TimeQuest Timing Analyzer report for DE2_115_LTM_EPHOTO
Wed Jan 17 14:37:22 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Output Enable Times
 37. Minimum Output Enable Times
 38. Output Disable Times
 39. Minimum Output Disable Times
 40. Slow 1200mV 85C Model Metastability Summary
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 50. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 51. Slow 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 56. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 57. Slow 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Propagation Delay
 69. Minimum Propagation Delay
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. Slow 1200mV 0C Model Metastability Summary
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 81. Fast 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 83. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 84. Fast 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 87. Fast 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 89. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 90. Fast 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Propagation Delay
102. Minimum Propagation Delay
103. Output Enable Times
104. Minimum Output Enable Times
105. Output Disable Times
106. Minimum Output Disable Times
107. Fast 1200mV 0C Model Metastability Summary
108. Multicorner Timing Analysis Summary
109. Setup Times
110. Hold Times
111. Clock to Output Times
112. Minimum Clock to Output Times
113. Propagation Delay
114. Minimum Propagation Delay
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_LTM_EPHOTO                                  ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------+
; SDC File List                                                  ;
+----------------------------+--------+--------------------------+
; SDC File Path              ; Status ; Read at                  ;
+----------------------------+--------+--------------------------+
; DE2_115_LTM_EPHOTO_out.sdc ; OK     ; Wed Jan 17 14:37:12 2018 ;
+----------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLOCK2_50                                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK2_50 }                                                             ;
; CLOCK3_50                                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK3_50 }                                                             ;
; CLOCK_50                                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                         ; { CLOCK_50 }                                                              ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] } ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -1.750 ; 3.250  ; 50.00      ; 1         ; 2           ; -63.0 ;        ;           ;            ; false    ; CLOCK_50 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] } ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 30.000 ; 33.33 MHz ; 0.000  ; 15.000 ; 50.00      ; 3         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|inclk[0] ; { ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] } ;
+-----------------------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 44.88 MHz  ; 44.88 MHz       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 55.84 MHz  ; 55.84 MHz       ; CLOCK_50                                                              ;      ;
; 144.78 MHz ; 144.78 MHz      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                           ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 1.011 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.538 ; 0.000         ;
; CLOCK_50                                                              ; 2.093 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                              ; 0.316 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.360 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.388 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2.925  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.940  ; 0.000         ;
; CLOCK_50                                                              ; 15.083 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                              ; 3.019 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 5.171 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.267 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.699  ; 0.000         ;
; CLOCK_50                                                              ; 9.645  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 14.701 ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.011 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.648      ;
; 1.011 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.648      ;
; 1.012 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.647      ;
; 1.012 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.647      ;
; 1.012 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.647      ;
; 1.013 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.646      ;
; 1.013 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.646      ;
; 1.014 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.645      ;
; 1.014 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.645      ;
; 1.014 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.645      ;
; 1.015 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.644      ;
; 1.015 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.644      ;
; 1.195 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.463      ;
; 1.195 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.463      ;
; 1.195 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.463      ;
; 1.196 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.462      ;
; 1.196 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.462      ;
; 1.197 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.461      ;
; 1.197 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.461      ;
; 1.199 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.459      ;
; 1.199 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.459      ;
; 1.199 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.459      ;
; 1.200 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.458      ;
; 1.200 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.458      ;
; 1.276 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.383      ;
; 1.276 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.383      ;
; 1.277 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.382      ;
; 1.277 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.382      ;
; 1.277 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.382      ;
; 1.278 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.381      ;
; 1.278 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.381      ;
; 1.279 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.380      ;
; 1.279 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.380      ;
; 1.279 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.380      ;
; 1.280 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.379      ;
; 1.280 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.289     ; 5.379      ;
; 1.287 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.387      ;
; 1.287 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.387      ;
; 1.288 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.386      ;
; 1.288 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.386      ;
; 1.288 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.386      ;
; 1.289 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.385      ;
; 1.289 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.385      ;
; 1.290 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.384      ;
; 1.290 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.384      ;
; 1.290 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.384      ;
; 1.291 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.383      ;
; 1.291 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.383      ;
; 1.428 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.246      ;
; 1.428 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.246      ;
; 1.429 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.245      ;
; 1.429 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.245      ;
; 1.429 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.245      ;
; 1.430 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.244      ;
; 1.430 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.244      ;
; 1.431 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.243      ;
; 1.431 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.243      ;
; 1.431 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.243      ;
; 1.432 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.242      ;
; 1.432 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.242      ;
; 1.447 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.227      ;
; 1.447 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.227      ;
; 1.448 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.226      ;
; 1.448 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.226      ;
; 1.448 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.226      ;
; 1.449 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.225      ;
; 1.449 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.225      ;
; 1.450 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.224      ;
; 1.450 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.224      ;
; 1.450 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.224      ;
; 1.451 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.223      ;
; 1.451 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.274     ; 5.223      ;
; 1.460 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.198      ;
; 1.460 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.198      ;
; 1.460 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.198      ;
; 1.461 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.197      ;
; 1.461 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.197      ;
; 1.462 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.196      ;
; 1.462 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.196      ;
; 1.464 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.194      ;
; 1.464 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.194      ;
; 1.464 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.194      ;
; 1.465 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.193      ;
; 1.465 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.290     ; 5.193      ;
; 1.471 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.202      ;
; 1.471 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.202      ;
; 1.471 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.202      ;
; 1.472 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.201      ;
; 1.472 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.201      ;
; 1.473 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.200      ;
; 1.473 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.200      ;
; 1.475 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.198      ;
; 1.475 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.198      ;
; 1.475 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.198      ;
; 1.476 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.197      ;
; 1.476 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.275     ; 5.197      ;
; 1.548 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.284     ; 5.116      ;
; 1.548 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.284     ; 5.116      ;
; 1.549 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.284     ; 5.115      ;
; 1.549 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.284     ; 5.115      ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.538 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 5.065      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.547 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.338     ; 5.063      ;
; 1.554 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 5.057      ;
; 1.554 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 5.057      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[7]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[8]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[9]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[10] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[11] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[12] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[13] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[14] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[15] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.016 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[16] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.343     ; 4.589      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[7]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[8]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[9]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[10] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[11] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[12] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[13] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[14] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[15] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.065 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[16] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.337     ; 4.546      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[17] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[18] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[21] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[19] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[20] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[25] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[22] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[23] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[24] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.280 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[26] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.346     ; 4.322      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[17] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[23] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[18] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[19] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[20] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[21] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[22] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[24] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[26] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.286 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[25] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.331     ; 4.331      ;
; 2.909 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK      ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.697      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.832      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.097 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.098 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.828      ;
; 3.098 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.828      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.774      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.155 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.763      ;
; 3.156 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.770      ;
; 3.156 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.770      ;
; 3.235 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR          ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.371      ;
; 3.584 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.350      ;
; 3.584 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.350      ;
; 3.584 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.350      ;
; 3.584 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.350      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                        ;
+-------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.093 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 18.231     ;
; 2.196 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 18.128     ;
; 2.240 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 18.084     ;
; 2.313 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 18.011     ;
; 2.526 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.328      ; 17.800     ;
; 2.600 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.328      ; 17.726     ;
; 2.645 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.328      ; 17.681     ;
; 2.666 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.328      ; 17.660     ;
; 2.894 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 17.430     ;
; 2.970 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 17.354     ;
; 3.168 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 17.157     ;
; 3.265 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.326      ; 17.059     ;
; 3.320 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 16.592     ;
; 3.423 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 16.489     ;
; 3.467 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 16.445     ;
; 3.540 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 16.372     ;
; 3.558 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 16.767     ;
; 3.666 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.327      ; 16.659     ;
; 3.753 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 16.161     ;
; 3.827 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 16.087     ;
; 3.872 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 16.042     ;
; 3.893 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 16.021     ;
; 4.121 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 15.791     ;
; 4.197 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 15.715     ;
; 4.395 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.518     ;
; 4.451 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.329      ; 15.876     ;
; 4.492 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 15.420     ;
; 4.785 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.128     ;
; 4.834 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 15.075     ;
; 4.893 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 15.020     ;
; 4.937 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.972     ;
; 4.981 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.928     ;
; 5.054 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.855     ;
; 5.267 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.644     ;
; 5.341 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.570     ;
; 5.386 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.525     ;
; 5.407 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 14.504     ;
; 5.635 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.274     ;
; 5.678 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 14.237     ;
; 5.711 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.198     ;
; 5.909 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 14.001     ;
; 6.006 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 13.903     ;
; 6.299 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 13.611     ;
; 6.407 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 13.503     ;
; 6.527 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 13.381     ;
; 6.630 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 13.278     ;
; 6.674 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 13.234     ;
; 6.747 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 13.161     ;
; 6.960 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.950     ;
; 7.034 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.876     ;
; 7.079 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.831     ;
; 7.100 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.810     ;
; 7.192 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.720     ;
; 7.328 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.580     ;
; 7.404 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.504     ;
; 7.602 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.307     ;
; 7.699 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.209     ;
; 7.776 ; Recognition:recognition|end_fat_r[10][1]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.118     ;
; 7.822 ; Recognition:recognition|end_fat_r[11][1]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 12.089     ;
; 7.828 ; Recognition:recognition|end_fat_r[10][2]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 12.066     ;
; 7.992 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.917     ;
; 8.098 ; Recognition:recognition|end_fat_r[11][2]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.813     ;
; 8.100 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.809     ;
; 8.107 ; Recognition:recognition|start_fat_r[11][2] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 11.775     ;
; 8.122 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.788     ;
; 8.131 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.779     ;
; 8.157 ; Recognition:recognition|start_fat_r[11][1] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 11.725     ;
; 8.184 ; Recognition:recognition|start_fat_r[10][1] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 11.702     ;
; 8.186 ; Recognition:recognition|start_fat_r[11][0] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 11.704     ;
; 8.240 ; Recognition:recognition|start_fat_r[10][2] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 11.652     ;
; 8.315 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.595     ;
; 8.323 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 11.578     ;
; 8.323 ; Recognition:recognition|start_fat_r[10][0] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 11.579     ;
; 8.324 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.586     ;
; 8.326 ; Recognition:recognition|end_fat_r[11][0]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 11.564     ;
; 8.414 ; Recognition:recognition|end_fat_r[10][1]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 11.480     ;
; 8.444 ; Recognition:recognition|end_fat_r[10][0]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 11.458     ;
; 8.465 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.453     ;
; 8.466 ; Recognition:recognition|end_fat_r[10][2]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 11.428     ;
; 8.474 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.444     ;
; 8.491 ; TUMOUR:tumour|lastpoint_y_r[1][1]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.419     ;
; 8.494 ; Recognition:recognition|end_fat_r[11][1]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.417     ;
; 8.506 ; TUMOUR:tumour|lastpoint_x_r[1][1]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.404     ;
; 8.516 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 11.385     ;
; 8.546 ; TUMOUR:tumour|startpoint_y_r[1][0]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.357     ;
; 8.666 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 11.243     ;
; 8.680 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.230     ;
; 8.684 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.223     ;
; 8.684 ; TUMOUR:tumour|lastpoint_y_r[1][1]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.226     ;
; 8.689 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.221     ;
; 8.699 ; TUMOUR:tumour|lastpoint_x_r[1][1]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.211     ;
; 8.705 ; TUMOUR:tumour|lastpoint_y_r[1][2]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.205     ;
; 8.711 ; TUMOUR:tumour|lastpoint_x_r[1][2]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 11.199     ;
; 8.739 ; TUMOUR:tumour|startpoint_y_r[1][0]         ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.164     ;
; 8.743 ; Recognition:recognition|start_fat_r[11][3] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 11.139     ;
; 8.754 ; Recognition:recognition|end_fat_r[11][2]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 11.157     ;
; 8.763 ; Recognition:recognition|start_fat_r[11][2] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 11.119     ;
; 8.787 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[4]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 11.120     ;
; 8.800 ; TUMOUR:tumour|startpoint_x_r[1][1]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.103     ;
; 8.822 ; Recognition:recognition|start_fat_r[10][1] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 11.064     ;
+-------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.316 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[21]                   ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.129      ; 1.631      ;
; 0.349 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[20]                   ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.129      ; 1.664      ;
; 0.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                     ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.403 ; calculator:comb_3|fin_r                                       ; calculator:comb_3|fin_r                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|num1_r[0][0]                                ; calculator:comb_3|num1_r[0][0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|num2_r[0][0]                                ; calculator:comb_3|num2_r[0][0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|state_r.run                                 ; calculator:comb_3|state_r.run                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|counter_r.10                                ; calculator:comb_3|counter_r.10                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|counter_r.01                                ; calculator:comb_3|counter_r.01                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|counter_r.00                                ; calculator:comb_3|counter_r.00                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|state_r.read2                               ; calculator:comb_3|state_r.read2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; calculator:comb_3|state_r.IDLE                                ; calculator:comb_3|state_r.IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][2]                                   ; TUMOUR:tumour|array_r[9][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][2]                                  ; TUMOUR:tumour|array_r[11][2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][2]                                   ; TUMOUR:tumour|array_r[8][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][2]                                  ; TUMOUR:tumour|array_r[10][2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][2]                                   ; TUMOUR:tumour|array_r[1][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][2]                                   ; TUMOUR:tumour|array_r[7][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][2]                                   ; TUMOUR:tumour|array_r[4][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][2]                                   ; TUMOUR:tumour|array_r[5][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][5]                                  ; TUMOUR:tumour|array_r[11][5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][5]                                   ; TUMOUR:tumour|array_r[9][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][5]                                   ; TUMOUR:tumour|array_r[8][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][5]                                  ; TUMOUR:tumour|array_r[10][5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][5]                                   ; TUMOUR:tumour|array_r[1][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][5]                                   ; TUMOUR:tumour|array_r[7][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][5]                                   ; TUMOUR:tumour|array_r[4][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][5]                                   ; TUMOUR:tumour|array_r[5][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][7]                                   ; TUMOUR:tumour|array_r[1][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][7]                                   ; TUMOUR:tumour|array_r[7][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][7]                                   ; TUMOUR:tumour|array_r[4][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][7]                                   ; TUMOUR:tumour|array_r[5][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][7]                                  ; TUMOUR:tumour|array_r[11][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][7]                                   ; TUMOUR:tumour|array_r[8][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][7]                                   ; TUMOUR:tumour|array_r[9][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][7]                                  ; TUMOUR:tumour|array_r[10][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][4]                                  ; TUMOUR:tumour|array_r[11][4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][4]                                   ; TUMOUR:tumour|array_r[9][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][4]                                   ; TUMOUR:tumour|array_r[8][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][4]                                  ; TUMOUR:tumour|array_r[10][4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][4]                                   ; TUMOUR:tumour|array_r[4][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][4]                                   ; TUMOUR:tumour|array_r[5][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][4]                                   ; TUMOUR:tumour|array_r[7][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][4]                                   ; TUMOUR:tumour|array_r[1][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][6]                                  ; TUMOUR:tumour|array_r[11][6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][6]                                  ; TUMOUR:tumour|array_r[10][6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][6]                                   ; TUMOUR:tumour|array_r[9][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][6]                                   ; TUMOUR:tumour|array_r[8][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][6]                                   ; TUMOUR:tumour|array_r[1][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][6]                                   ; TUMOUR:tumour|array_r[7][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][6]                                   ; TUMOUR:tumour|array_r[4][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][6]                                   ; TUMOUR:tumour|array_r[5][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][1]                                   ; TUMOUR:tumour|array_r[9][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][1]                                   ; TUMOUR:tumour|array_r[8][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][1]                                  ; TUMOUR:tumour|array_r[10][1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][1]                                  ; TUMOUR:tumour|array_r[11][1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][1]                                   ; TUMOUR:tumour|array_r[5][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][1]                                   ; TUMOUR:tumour|array_r[4][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][1]                                   ; TUMOUR:tumour|array_r[7][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][1]                                   ; TUMOUR:tumour|array_r[1][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][0]                                   ; TUMOUR:tumour|array_r[4][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][0]                                   ; TUMOUR:tumour|array_r[5][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][0]                                   ; TUMOUR:tumour|array_r[7][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][0]                                   ; TUMOUR:tumour|array_r[1][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][0]                                  ; TUMOUR:tumour|array_r[10][0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][0]                                   ; TUMOUR:tumour|array_r[8][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][0]                                  ; TUMOUR:tumour|array_r[11][0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][0]                                   ; TUMOUR:tumour|array_r[9][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Recognition:recognition|counter1_r[1]                         ; Recognition:recognition|counter1_r[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Recognition:recognition|counter1_r[2]                         ; Recognition:recognition|counter1_r[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[9][3]                                   ; TUMOUR:tumour|array_r[9][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[10][3]                                  ; TUMOUR:tumour|array_r[10][3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[8][3]                                   ; TUMOUR:tumour|array_r[8][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[11][3]                                  ; TUMOUR:tumour|array_r[11][3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[1][3]                                   ; TUMOUR:tumour|array_r[1][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[4][3]                                   ; TUMOUR:tumour|array_r[4][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[5][3]                                   ; TUMOUR:tumour|array_r[5][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; TUMOUR:tumour|array_r[7][3]                                   ; TUMOUR:tumour|array_r[7][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Recognition:recognition|result_r[3]                           ; Recognition:recognition|result_r[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|result_r[1]                           ; Recognition:recognition|result_r[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[5][2]                       ; Recognition:recognition|end_fat_r[5][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[5][1]                       ; Recognition:recognition|end_fat_r[5][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[6][2]                       ; Recognition:recognition|end_fat_r[6][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[6][1]                       ; Recognition:recognition|end_fat_r[6][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[7][2]                       ; Recognition:recognition|end_fat_r[7][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[7][1]                       ; Recognition:recognition|end_fat_r[7][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[11][2]                      ; Recognition:recognition|end_fat_r[11][2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[11][1]                      ; Recognition:recognition|end_fat_r[11][1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[10][2]                      ; Recognition:recognition|end_fat_r[10][2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[10][1]                      ; Recognition:recognition|end_fat_r[10][1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[9][2]                       ; Recognition:recognition|end_fat_r[9][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[9][1]                       ; Recognition:recognition|end_fat_r[9][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[8][2]                       ; Recognition:recognition|end_fat_r[8][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[8][1]                       ; Recognition:recognition|end_fat_r[8][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[4][2]                       ; Recognition:recognition|end_fat_r[4][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[4][1]                       ; Recognition:recognition|end_fat_r[4][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[3][2]                       ; Recognition:recognition|end_fat_r[3][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Recognition:recognition|end_fat_r[3][1]                       ; Recognition:recognition|end_fat_r[3][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.360 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[6]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.016      ;
; 0.371 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.026      ;
; 0.373 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[5]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.026      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 0.669      ;
; 0.400 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[7]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.056      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rw_flag                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rw_flag                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_rw                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_rw                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_write                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_write                                                                                                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_read                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_read                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                                                                                                                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                                                                                                                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR_DONE                                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR_DONE                                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|OUT_VALID                                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|OUT_VALID                                                                                                                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD_DONE                                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD_DONE                                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_load_mode                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_load_mode                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[24]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.066      ;
; 0.413 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.695      ;
; 0.415 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.696      ;
; 0.429 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[8]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[8]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[14]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[4]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[10]                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[10]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[1]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[1]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[23]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[0]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[11]                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[11]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]                                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[19]                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.434 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.698      ;
; 0.440 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|OE                                                                                                                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.705      ;
; 0.451 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|command_done                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.716      ;
; 0.456 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.722      ;
; 0.459 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.724      ;
; 0.461 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.727      ;
; 0.461 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.726      ;
; 0.468 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Write                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.733      ;
; 0.469 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.063      ;
; 0.481 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[0]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.482 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[1]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.747      ;
; 0.498 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[17]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.171      ;
; 0.510 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[22]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.183      ;
; 0.513 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[21]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.186      ;
; 0.525 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[10]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.198      ;
; 0.537 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.210      ;
; 0.540 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[23]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.213      ;
; 0.544 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.545 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.548 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[20]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.221      ;
; 0.554 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[19]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.227      ;
; 0.554 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[7]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.818      ;
; 0.555 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[24]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[1]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.555 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[6]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[6]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.556 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[0]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.822      ;
; 0.557 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[18]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[8]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.822      ;
; 0.567 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.831      ;
; 0.571 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[9]                                                                                                                              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.244      ;
; 0.573 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.839      ;
; 0.575 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[16]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.248      ;
; 0.575 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.841      ;
; 0.576 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.842      ;
; 0.583 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.847      ;
; 0.585 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.867      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.388 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.669      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.415 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.696      ;
; 0.416 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.697      ;
; 0.416 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.697      ;
; 0.423 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.688      ;
; 0.423 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.687      ;
; 0.432 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.696      ;
; 0.445 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.710      ;
; 0.450 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.715      ;
; 0.453 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.718      ;
; 0.544 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.809      ;
; 0.586 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.867      ;
; 0.586 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 0.867      ;
; 0.603 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.868      ;
; 0.605 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.870      ;
; 0.642 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.907      ;
; 0.652 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.932      ;
; 0.655 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 0.935      ;
; 0.669 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.935      ;
; 0.670 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.935      ;
; 0.811 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.463      ; 1.460      ;
; 0.816 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.081      ;
; 0.818 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.014     ; 1.026      ;
; 0.820 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.084      ;
; 0.821 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.306     ; 0.701      ;
; 0.822 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.014     ; 1.030      ;
; 0.822 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.086      ;
; 0.823 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.463      ; 1.472      ;
; 0.884 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.014     ; 1.092      ;
; 0.889 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.045     ; 1.066      ;
; 0.976 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.241      ;
; 0.996 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.306     ; 0.876      ;
; 0.997 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.262      ;
; 0.997 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.262      ;
; 1.000 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.280      ;
; 1.002 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.267      ;
; 1.003 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.268      ;
; 1.004 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.284      ;
; 1.022 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.302      ;
; 1.022 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.302      ;
; 1.023 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.303      ;
; 1.023 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.303      ;
; 1.028 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.337     ; 0.877      ;
; 1.030 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 1.310      ;
; 1.048 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.463      ; 1.697      ;
; 1.060 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.325      ;
; 1.099 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.364      ;
; 1.108 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.373      ;
; 1.121 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.134      ; 1.441      ;
; 1.123 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.388      ;
; 1.124 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.389      ;
; 1.127 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.392      ;
; 1.129 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.394      ;
; 1.134 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.399      ;
; 1.146 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.006     ; 1.362      ;
; 1.160 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.006     ; 1.376      ;
; 1.165 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.006     ; 1.381      ;
; 1.175 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.416      ;
; 1.178 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.419      ;
; 1.182 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.446      ;
; 1.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.463      ; 1.832      ;
; 1.190 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.455      ;
; 1.197 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.053     ; 1.366      ;
; 1.207 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.014     ; 1.415      ;
; 1.209 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.337     ; 1.058      ;
; 1.210 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.337     ; 1.059      ;
; 1.228 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.493      ;
; 1.229 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.494      ;
; 1.234 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.499      ;
; 1.239 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 1.928      ;
; 1.248 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.513      ;
; 1.250 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.515      ;
; 1.253 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.518      ;
; 1.255 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.520      ;
; 1.275 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.503      ; 1.964      ;
; 1.290 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.363      ; 1.875      ;
; 1.309 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.290     ; 1.205      ;
; 1.318 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.290     ; 1.214      ;
; 1.328 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.290     ; 1.224      ;
; 1.331 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.329     ; 1.188      ;
; 1.333 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.134      ; 1.653      ;
; 1.333 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.014     ; 1.541      ;
; 1.336 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.329     ; 1.193      ;
; 1.346 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.611      ;
; 1.347 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.612      ;
; 1.349 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.614      ;
; 1.349 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.614      ;
; 1.354 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.619      ;
; 1.355 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.620      ;
; 1.362 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.006     ; 1.578      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.925 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.069     ; 3.878      ;
; 2.925 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.069     ; 3.878      ;
; 2.925 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.069     ; 3.878      ;
; 2.925 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.069     ; 3.878      ;
; 2.925 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.069     ; 3.878      ;
; 2.925 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.069     ; 3.878      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.061     ; 3.870      ;
; 3.027 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.063     ; 3.898      ;
; 3.044 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.055     ; 3.889      ;
; 3.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 3.418      ;
; 3.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 3.418      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.352     ; 3.411      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.353     ; 3.409      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.344     ; 3.418      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.374 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.368     ; 3.206      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.555 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.975     ; 3.418      ;
; 3.570 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.961     ; 3.417      ;
; 3.570 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.961     ; 3.417      ;
; 3.570 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.961     ; 3.417      ;
; 3.570 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.961     ; 3.417      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.591 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.359     ; 2.998      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.602 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.936     ; 3.410      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
; 3.614 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -3.358     ; 2.976      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.940 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.036     ; 3.896      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 2.941 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.029     ; 3.902      ;
; 3.042 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.030     ; 3.916      ;
; 3.043 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.023     ; 3.922      ;
; 3.183 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.423      ;
; 3.183 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.423      ;
; 3.183 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.423      ;
; 3.183 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.423      ;
; 3.183 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.342     ; 3.423      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.328     ; 3.435      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.329     ; 3.434      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.185 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.321     ; 3.442      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.345     ; 3.417      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.344     ; 3.418      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.326     ; 3.436      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.327     ; 3.435      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.326     ; 3.436      ;
; 3.186 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.326     ; 3.436      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                    ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.083 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.423     ; 3.492      ;
; 16.399 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.464      ;
; 16.399 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.464      ;
; 16.399 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.135     ; 3.464      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.401 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 3.491      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.159     ; 3.425      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.158     ; 3.426      ;
; 16.414 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.157     ; 3.427      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.432      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.415 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.433      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 3.463      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.422 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 3.464      ;
; 16.423 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.464      ;
; 16.423 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.464      ;
; 16.423 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.464      ;
; 16.423 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 3.464      ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                    ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 3.311      ;
; 3.023 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.285      ;
; 3.023 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.285      ;
; 3.023 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 3.285      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 3.283      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.047 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.284      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.048 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 3.285      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.245      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.246      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.010      ; 3.254      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
; 3.058 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.011      ; 3.255      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.171 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.736     ; 2.721      ;
; 5.205 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.764     ; 2.727      ;
; 5.205 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.764     ; 2.727      ;
; 5.205 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.764     ; 2.727      ;
; 5.205 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.764     ; 2.727      ;
; 5.205 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.764     ; 2.727      ;
; 5.205 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.764     ; 2.727      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.208 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.760     ; 2.734      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.247 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 2.772      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.321     ; 3.232      ;
; 5.298 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.346     ; 3.238      ;
; 5.298 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.346     ; 3.238      ;
; 5.298 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.346     ; 3.238      ;
; 5.298 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.346     ; 3.238      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.315 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.361     ; 3.240      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.457 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.770     ; 2.973      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.753     ; 3.232      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.745     ; 3.240      ;
; 5.700 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.755     ; 3.231      ;
; 5.715 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 3.240      ;
; 5.715 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.761     ; 3.240      ;
; 5.785 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.461     ; 3.646      ;
; 5.793 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.465     ; 3.614      ;
; 5.793 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.465     ; 3.614      ;
; 5.793 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.465     ; 3.614      ;
; 5.793 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.465     ; 3.614      ;
; 5.793 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.465     ; 3.614      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.321     ; 3.232      ;
; 5.267 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.321     ; 3.232      ;
; 5.268 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.324     ; 3.230      ;
; 5.270 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 3.256      ;
; 5.270 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.300     ; 3.256      ;
; 5.297 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 3.252      ;
; 5.297 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 3.252      ;
; 5.297 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 3.252      ;
; 5.297 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.331     ; 3.252      ;
; 5.308 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.348     ; 3.246      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.746     ; 3.238      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.745     ; 3.239      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.230      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.727     ; 3.257      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.728     ; 3.256      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.729     ; 3.255      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.698 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.721     ; 3.263      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.747     ; 3.238      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.231      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.231      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.231      ;
; 5.699 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.754     ; 3.231      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[30]                                                                                                                             ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[0]                                                                                                                                    ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[3]                                                                                                                                    ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[5]                                                                                                                                    ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[6]                                                                                                                                    ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[9]                                                                                                                                    ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[0]                                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[3]                                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[5]                                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[6]                                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[9]                                                                                                                   ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[10]                                                                                                     ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[11]                                                                                                     ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[13]                                                                                                     ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[15]                                                                                                     ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[16]                                                                                                     ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[9]                                                                                                      ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]                                                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]                                                                                                                                 ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[10]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[11]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[12]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[13]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[14]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[15]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[16]                                                                                                                             ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[7]                                                                                                                              ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[8]                                                                                                                              ;
; 4.705 ; 4.925        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[9]                                                                                                                              ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[2]                                                                                                                                    ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[4]                                                                                                                                    ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[2]                                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[4]                                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[12]                                                                                                     ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[14]                                                                                                     ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[7]                                                                                                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[8]                                                                                                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]                                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]                                                                                                                                 ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[0]                                                                                                                                    ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[0]                                                                                                                                   ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[1]                                                                                                                                   ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9]                                           ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------+
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|div[3]                                                 ;
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[0]                                      ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[1]                                      ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[2]                                      ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[3]                                      ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][3]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][0]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][1]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][2]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][3]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[11][0]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[11][1]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[11][2]                                   ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[1][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[1][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[2][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[2][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[3][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[3][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[3][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[4][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[4][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[4][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][3]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][0]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][1]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][2]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][3]                                    ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][3]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][0]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][1]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][2]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][3]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][0]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][1]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][2]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][3]                                 ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[1][3]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[3][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[3][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[3][2]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[4][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[4][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[4][2]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[5][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[5][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][2]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[7][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[7][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][2]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][3]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][0]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][1]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][2]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][3]                                  ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|state_r.point_check                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][0]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][1]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][2]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][3]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][4]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][5]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][6]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][7]                                               ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][0]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][1]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][2]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][3]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][4]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][5]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][6]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][7]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][0]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][1]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][2]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][3]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][4]                                                ;
; 9.680 ; 9.868        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][5]                                                ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 14.701 ; 14.921       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ;
; 14.706 ; 14.926       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ;
; 14.707 ; 14.927       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ;
; 14.708 ; 14.928       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ;
; 14.709 ; 14.929       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 14.716 ; 14.936       ; 0.220          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 14.751 ; 14.986       ; 0.235          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ;
; 14.751 ; 14.986       ; 0.235          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ;
; 14.754 ; 14.989       ; 0.235          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ;
; 14.754 ; 14.989       ; 0.235          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ;
; 14.754 ; 14.989       ; 0.235          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ;
; 14.754 ; 14.989       ; 0.235          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; 4.702 ; 5.117 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; 3.108 ; 3.693 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; 3.891 ; 4.248 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; 4.702 ; 5.117 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; 1.760 ; 2.279 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; 1.521 ; 1.984 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; 6.199 ; 6.666 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; 5.856 ; 6.300 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; 6.199 ; 6.666 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; 6.072 ; 6.549 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; 5.742 ; 6.234 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; 3.718 ; 4.247 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; 5.875 ; 6.414 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 5.244 ; 5.737 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 5.443 ; 5.937 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 5.570 ; 6.081 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 5.164 ; 5.646 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 5.546 ; 6.059 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 5.413 ; 5.913 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 5.164 ; 5.641 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 5.413 ; 5.876 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; 5.649 ; 6.170 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; 5.699 ; 6.224 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; 5.875 ; 6.414 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; 5.647 ; 6.170 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; 5.691 ; 6.225 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; 5.782 ; 6.327 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; 5.652 ; 6.166 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; 5.669 ; 6.195 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; 5.265 ; 5.754 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; 4.799 ; 5.242 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; 4.758 ; 5.203 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; 4.824 ; 5.255 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; 5.251 ; 5.725 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; 4.809 ; 5.225 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; 5.262 ; 5.779 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; 4.505 ; 4.931 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; -1.382 ; -1.826 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; -2.355 ; -2.898 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; -1.454 ; -1.902 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; -1.382 ; -1.826 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; -1.295 ; -1.792 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; -1.052 ; -1.497 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; -1.037 ; -1.497 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; -2.181 ; -2.688 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; -2.309 ; -2.807 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; -2.431 ; -2.882 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; -2.704 ; -3.160 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; -1.037 ; -1.497 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; -3.686 ; -4.089 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -4.400 ; -4.867 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -4.605 ; -5.083 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -4.729 ; -5.223 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -4.337 ; -4.803 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -4.705 ; -5.200 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -4.564 ; -5.038 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -4.338 ; -4.799 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -4.563 ; -5.001 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; -4.787 ; -5.281 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; -4.835 ; -5.333 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; -5.020 ; -5.540 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; -4.786 ; -5.282 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; -4.828 ; -5.335 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; -4.915 ; -5.432 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; -4.790 ; -5.278 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; -4.806 ; -5.305 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; -4.416 ; -4.879 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; -3.967 ; -4.387 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; -3.927 ; -4.349 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; -3.992 ; -4.400 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; -4.406 ; -4.855 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; -3.977 ; -4.370 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; -4.386 ; -4.875 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; -3.686 ; -4.089 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 13.321 ; 12.877 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.597 ; 10.471 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 11.256 ; 11.134 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 10.906 ; 10.792 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 11.339 ; 11.179 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 10.381 ; 10.250 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 13.321 ; 12.877 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 11.502 ; 11.352 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 10.880 ; 10.788 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.539 ; 10.362 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 10.553 ; 10.392 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 10.404 ; 10.286 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 12.034 ; 11.844 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 10.885 ; 10.717 ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 14.140 ; 13.765 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 11.447 ; 11.474 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 12.271 ; 12.451 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 11.069 ; 11.092 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 9.543  ; 9.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 11.125 ; 11.083 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 14.140 ; 13.765 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 11.735 ; 11.951 ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 10.764 ; 10.393 ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 9.144  ; 8.961  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 8.305  ; 8.098  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 8.783  ; 8.602  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 8.141  ; 7.992  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 8.494  ; 8.472  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 10.764 ; 10.393 ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 9.707  ; 10.122 ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 9.836  ; 9.693  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 9.836  ; 9.693  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 9.782  ; 9.659  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 9.499  ; 9.373  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 9.487  ; 9.354  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 9.601  ; 9.487  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 9.542  ; 9.416  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 9.348  ; 9.515  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 11.148 ; 10.733 ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 9.111  ; 8.953  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 8.330  ; 8.246  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 11.148 ; 10.733 ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 10.482 ; 10.218 ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 9.356  ; 9.374  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 10.100 ; 9.883  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 10.098 ; 10.305 ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 50.027 ; 49.904 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 48.589 ; 48.401 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 49.347 ; 49.190 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 48.852 ; 48.764 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 49.600 ; 49.422 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 49.196 ; 49.033 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 49.218 ; 49.105 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 50.027 ; 49.904 ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 49.189 ; 48.752 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 46.934 ; 46.777 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 49.189 ; 48.752 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 47.702 ; 47.515 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 48.016 ; 47.788 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 48.074 ; 47.870 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 47.426 ; 47.241 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 48.040 ; 47.872 ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 46.307 ; 45.835 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 43.215 ; 43.043 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 44.237 ; 44.152 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 44.049 ; 44.022 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 43.508 ; 43.376 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 43.911 ; 43.748 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 46.307 ; 45.835 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 43.786 ; 43.612 ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 39.055 ; 38.832 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 36.826 ; 36.707 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 37.364 ; 37.075 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 36.983 ; 36.867 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 38.398 ; 38.399 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 37.286 ; 37.059 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 37.812 ; 37.751 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 39.055 ; 38.832 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 10.446 ; 10.574 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 6.708  ; 6.621  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.910  ; 5.854  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.126  ; 5.026  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.166  ; 4.066  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.299  ; 4.209  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.910  ; 5.854  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.143  ; 4.049  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.287  ; 4.196  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.296  ; 4.212  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.432  ; 4.360  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.285  ; 4.195  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.268  ; 4.190  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.639  ; 4.570  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.597  ; 4.534  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.138  ; 5.057  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.082  ; 4.011  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.138  ; 5.057  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.277  ; 4.199  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.173  ; 5.098  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.841  ; 7.788  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.766  ; 5.637  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.472  ; 5.316  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.572  ; 5.430  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.221  ; 5.087  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.758  ; 5.605  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.585  ; 5.442  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.597  ; 5.458  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.921  ; 5.785  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.926  ; 4.796  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.328  ; 5.157  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.578  ; 5.414  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.329  ; 5.151  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.489  ; 5.324  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.304  ; 5.159  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.994  ; 4.846  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.159  ; 5.010  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.816  ; 6.621  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.892  ; 6.720  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.512  ; 6.376  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.763  ; 5.618  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 7.070  ; 6.996  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 7.841  ; 7.788  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.875  ; 6.713  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.502  ; 6.370  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.272  ; 5.135  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.700  ; 5.640  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.786  ; 5.628  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.744  ; 5.592  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.740  ; 5.578  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.685  ; 5.524  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.423  ; 5.292  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.647  ; 5.495  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.419  ; 5.315  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.419  ; 5.315  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.511  ; 4.417  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.855  ; 4.801  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.983  ; 3.903  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.095 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.174 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 7.144  ; 7.063  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 5.104  ; 5.052  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 5.664  ; 5.524  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 7.144  ; 7.063  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 6.325  ; 6.195  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 5.386  ; 5.307  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 5.756  ; 5.608  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 5.544  ; 5.486  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 5.646  ; 5.655  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 6.047  ; 5.943  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 7.527  ; 7.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 7.527  ; 7.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 6.080  ; 5.962  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 6.052  ; 5.935  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 5.161  ; 5.094  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 5.343  ; 5.367  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 5.298  ; 5.288  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 6.235  ; 6.227  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 6.306  ; 6.220  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 5.852  ; 5.743  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 2.805  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 6.768  ; 6.585  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 6.061  ; 6.055  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 5.448  ; 5.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 6.768  ; 6.585  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 5.612  ; 5.489  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 5.800  ; 5.808  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 5.457  ; 5.386  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 5.573  ; 5.442  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 5.464  ; 5.343  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 5.291  ; 5.198  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 2.658  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 8.186  ; 8.011  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 8.446  ; 8.338  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 9.078  ; 8.977  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.078  ; 8.933  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.464  ; 9.306  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.925  ; 8.863  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 11.591 ; 11.055 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.565  ; 9.421  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.961  ; 8.808  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 8.186  ; 8.011  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.861  ; 8.747  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 8.260  ; 8.160  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.567  ; 9.390  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 8.338  ; 8.169  ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 8.249  ; 8.130  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 10.135 ; 10.103 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 10.991 ; 11.152 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 9.743  ; 9.794  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 8.249  ; 8.130  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 9.817  ; 9.747  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 12.793 ; 12.362 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 10.443 ; 10.620 ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 7.469  ; 7.326  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 8.430  ; 8.247  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 7.634  ; 7.499  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 8.081  ; 7.928  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 7.469  ; 7.326  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 7.856  ; 7.767  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 10.158 ; 9.694  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 9.036  ; 9.458  ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 8.373  ; 8.381  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 8.885  ; 8.708  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 8.850  ; 8.676  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 8.605  ; 8.402  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 8.549  ; 8.381  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 8.660  ; 8.534  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 8.614  ; 8.465  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 8.373  ; 8.573  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 7.315  ; 7.179  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 8.260  ; 8.092  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 7.315  ; 7.179  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 10.356 ; 9.887  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 9.561  ; 9.314  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 8.819  ; 8.589  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 9.283  ; 9.173  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 9.264  ; 9.494  ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 10.032 ; 9.803  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 10.110 ; 9.819  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 10.350 ; 10.004 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 10.379 ; 10.166 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 11.083 ; 10.801 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 10.687 ; 10.389 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 10.745 ; 10.494 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 10.032 ; 9.803  ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 9.413  ; 9.204  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 9.413  ; 9.204  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 11.640 ; 11.125 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 10.132 ; 9.942  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 10.444 ; 10.166 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 10.492 ; 10.239 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 9.874  ; 9.638  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 10.464 ; 10.227 ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 9.616  ; 9.389  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 9.616  ; 9.389  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 10.338 ; 10.161 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 10.214 ; 10.014 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 9.632  ; 9.397  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 10.297 ; 10.106 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 12.680 ; 12.179 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 10.175 ; 9.939  ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 9.639  ; 9.617  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 11.456 ; 11.252 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 10.598 ; 10.491 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 10.268 ; 10.105 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 10.199 ; 10.163 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 10.617 ; 10.417 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 9.639  ; 9.617  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 11.123 ; 10.915 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 7.994  ; 7.879  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 6.482  ; 6.395  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.534  ; 3.440  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.476  ; 4.376  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.556  ; 3.456  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.677  ; 3.588  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.231  ; 5.173  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.534  ; 3.440  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.671  ; 3.580  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.674  ; 3.590  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.806  ; 3.733  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.671  ; 3.580  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.653  ; 3.575  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.004  ; 3.935  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.970  ; 3.906  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.469  ; 3.397  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.469  ; 3.397  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.489  ; 4.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.662  ; 3.584  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.523  ; 4.448  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.303  ; 4.174  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.109  ; 4.981  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.828  ; 4.674  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.923  ; 4.784  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.587  ; 4.454  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.101  ; 4.951  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.936  ; 4.795  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.948  ; 4.811  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.259  ; 5.124  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.303  ; 4.174  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.689  ; 4.522  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.931  ; 4.769  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.690  ; 4.516  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.844  ; 4.682  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.668  ; 4.525  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.363  ; 4.217  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.528  ; 4.381  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.116  ; 5.925  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.190  ; 6.021  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 5.825  ; 5.692  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.107  ; 4.964  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.361  ; 6.287  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 7.101  ; 7.046  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.174  ; 6.014  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.815  ; 5.684  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 4.634  ; 4.499  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.045  ; 4.984  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.129  ; 4.973  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.089  ; 4.939  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.084  ; 4.925  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.031  ; 4.873  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 4.780  ; 4.651  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 4.996  ; 4.846  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.887  ; 3.793  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.760  ; 4.657  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.887  ; 3.793  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.217  ; 4.161  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.381  ; 3.300  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.554 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.634 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 4.456  ; 4.402  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 4.456  ; 4.402  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 4.995  ; 4.856  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 6.415  ; 6.333  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 5.629  ; 5.500  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 4.728  ; 4.647  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 5.085  ; 4.939  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 4.880  ; 4.820  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 4.980  ; 4.984  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 5.362  ; 5.258  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 4.513  ; 4.444  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 6.782  ; 6.663  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 5.394  ; 5.277  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 5.368  ; 5.251  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 4.513  ; 4.444  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 4.685  ; 4.704  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 4.645  ; 4.632  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 5.544  ; 5.532  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 5.614  ; 5.526  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 5.175  ; 5.066  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 2.259  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 4.789  ; 4.653  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 5.378  ; 5.367  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 4.789  ; 4.653  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 6.056  ; 5.876  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 4.946  ; 4.824  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 5.127  ; 5.131  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 4.795  ; 4.724  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 4.909  ; 4.779  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 4.803  ; 4.682  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 4.636  ; 4.543  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 2.113  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 7.457  ;        ;        ; 7.818  ;
; SW[0]      ; HEX4[0]     ; 44.445 ; 44.257 ; 44.968 ; 44.780 ;
; SW[0]      ; HEX4[1]     ; 45.203 ; 45.046 ; 45.726 ; 45.569 ;
; SW[0]      ; HEX4[2]     ; 44.708 ; 44.620 ; 45.231 ; 45.143 ;
; SW[0]      ; HEX4[3]     ; 45.456 ; 45.278 ; 45.979 ; 45.801 ;
; SW[0]      ; HEX4[4]     ; 45.052 ; 44.889 ; 45.575 ; 45.412 ;
; SW[0]      ; HEX4[5]     ; 45.074 ; 44.961 ; 45.597 ; 45.484 ;
; SW[0]      ; HEX4[6]     ; 45.883 ; 45.760 ; 46.406 ; 46.283 ;
; SW[0]      ; HEX5[0]     ; 42.790 ; 42.633 ; 43.313 ; 43.156 ;
; SW[0]      ; HEX5[1]     ; 45.045 ; 44.608 ; 45.568 ; 45.131 ;
; SW[0]      ; HEX5[2]     ; 43.558 ; 43.371 ; 44.081 ; 43.894 ;
; SW[0]      ; HEX5[3]     ; 43.872 ; 43.644 ; 44.395 ; 44.167 ;
; SW[0]      ; HEX5[4]     ; 43.930 ; 43.726 ; 44.453 ; 44.249 ;
; SW[0]      ; HEX5[5]     ; 43.282 ; 43.097 ; 43.805 ; 43.620 ;
; SW[0]      ; HEX5[6]     ; 43.896 ; 43.728 ; 44.419 ; 44.251 ;
; SW[0]      ; HEX6[0]     ; 39.071 ; 38.899 ; 39.594 ; 39.422 ;
; SW[0]      ; HEX6[1]     ; 40.093 ; 40.008 ; 40.616 ; 40.531 ;
; SW[0]      ; HEX6[2]     ; 39.905 ; 39.878 ; 40.428 ; 40.401 ;
; SW[0]      ; HEX6[3]     ; 39.364 ; 39.232 ; 39.887 ; 39.755 ;
; SW[0]      ; HEX6[4]     ; 39.767 ; 39.604 ; 40.290 ; 40.127 ;
; SW[0]      ; HEX6[5]     ; 42.163 ; 41.691 ; 42.686 ; 42.214 ;
; SW[0]      ; HEX6[6]     ; 39.642 ; 39.468 ; 40.165 ; 39.991 ;
; SW[0]      ; HEX7[0]     ; 31.541 ; 31.422 ; 32.053 ; 31.934 ;
; SW[0]      ; HEX7[1]     ; 32.079 ; 31.790 ; 32.591 ; 32.302 ;
; SW[0]      ; HEX7[2]     ; 31.698 ; 31.582 ; 32.210 ; 32.094 ;
; SW[0]      ; HEX7[3]     ; 33.113 ; 33.114 ; 33.625 ; 33.626 ;
; SW[0]      ; HEX7[4]     ; 32.001 ; 31.774 ; 32.513 ; 32.286 ;
; SW[0]      ; HEX7[5]     ; 32.527 ; 32.466 ; 33.039 ; 32.978 ;
; SW[0]      ; HEX7[6]     ; 33.770 ; 33.547 ; 34.282 ; 34.059 ;
; SW[1]      ; HEX4[0]     ; 44.341 ; 44.153 ; 44.860 ; 44.672 ;
; SW[1]      ; HEX4[1]     ; 45.099 ; 44.942 ; 45.618 ; 45.461 ;
; SW[1]      ; HEX4[2]     ; 44.604 ; 44.516 ; 45.123 ; 45.035 ;
; SW[1]      ; HEX4[3]     ; 45.352 ; 45.174 ; 45.871 ; 45.693 ;
; SW[1]      ; HEX4[4]     ; 44.948 ; 44.785 ; 45.467 ; 45.304 ;
; SW[1]      ; HEX4[5]     ; 44.970 ; 44.857 ; 45.489 ; 45.376 ;
; SW[1]      ; HEX4[6]     ; 45.779 ; 45.656 ; 46.298 ; 46.175 ;
; SW[1]      ; HEX5[0]     ; 42.686 ; 42.529 ; 43.205 ; 43.048 ;
; SW[1]      ; HEX5[1]     ; 44.941 ; 44.504 ; 45.460 ; 45.023 ;
; SW[1]      ; HEX5[2]     ; 43.454 ; 43.267 ; 43.973 ; 43.786 ;
; SW[1]      ; HEX5[3]     ; 43.768 ; 43.540 ; 44.287 ; 44.059 ;
; SW[1]      ; HEX5[4]     ; 43.826 ; 43.622 ; 44.345 ; 44.141 ;
; SW[1]      ; HEX5[5]     ; 43.178 ; 42.993 ; 43.697 ; 43.512 ;
; SW[1]      ; HEX5[6]     ; 43.792 ; 43.624 ; 44.311 ; 44.143 ;
; SW[1]      ; HEX6[0]     ; 38.967 ; 38.795 ; 39.486 ; 39.314 ;
; SW[1]      ; HEX6[1]     ; 39.989 ; 39.904 ; 40.508 ; 40.423 ;
; SW[1]      ; HEX6[2]     ; 39.801 ; 39.774 ; 40.320 ; 40.293 ;
; SW[1]      ; HEX6[3]     ; 39.260 ; 39.128 ; 39.779 ; 39.647 ;
; SW[1]      ; HEX6[4]     ; 39.663 ; 39.500 ; 40.182 ; 40.019 ;
; SW[1]      ; HEX6[5]     ; 42.059 ; 41.587 ; 42.578 ; 42.106 ;
; SW[1]      ; HEX6[6]     ; 39.538 ; 39.364 ; 40.057 ; 39.883 ;
; SW[1]      ; HEX7[0]     ; 31.774 ; 31.655 ; 32.271 ; 32.152 ;
; SW[1]      ; HEX7[1]     ; 32.312 ; 32.023 ; 32.809 ; 32.520 ;
; SW[1]      ; HEX7[2]     ; 31.931 ; 31.815 ; 32.428 ; 32.312 ;
; SW[1]      ; HEX7[3]     ; 33.346 ; 33.347 ; 33.843 ; 33.844 ;
; SW[1]      ; HEX7[4]     ; 32.234 ; 32.007 ; 32.731 ; 32.504 ;
; SW[1]      ; HEX7[5]     ; 32.760 ; 32.699 ; 33.257 ; 33.196 ;
; SW[1]      ; HEX7[6]     ; 34.003 ; 33.780 ; 34.500 ; 34.277 ;
; SW[2]      ; HEX4[0]     ; 44.378 ; 44.190 ; 44.940 ; 44.752 ;
; SW[2]      ; HEX4[1]     ; 45.136 ; 44.979 ; 45.698 ; 45.541 ;
; SW[2]      ; HEX4[2]     ; 44.641 ; 44.553 ; 45.203 ; 45.115 ;
; SW[2]      ; HEX4[3]     ; 45.389 ; 45.211 ; 45.951 ; 45.773 ;
; SW[2]      ; HEX4[4]     ; 44.985 ; 44.822 ; 45.547 ; 45.384 ;
; SW[2]      ; HEX4[5]     ; 45.007 ; 44.894 ; 45.569 ; 45.456 ;
; SW[2]      ; HEX4[6]     ; 45.816 ; 45.693 ; 46.378 ; 46.255 ;
; SW[2]      ; HEX5[0]     ; 42.723 ; 42.566 ; 43.285 ; 43.128 ;
; SW[2]      ; HEX5[1]     ; 44.978 ; 44.541 ; 45.540 ; 45.103 ;
; SW[2]      ; HEX5[2]     ; 43.491 ; 43.304 ; 44.053 ; 43.866 ;
; SW[2]      ; HEX5[3]     ; 43.805 ; 43.577 ; 44.367 ; 44.139 ;
; SW[2]      ; HEX5[4]     ; 43.863 ; 43.659 ; 44.425 ; 44.221 ;
; SW[2]      ; HEX5[5]     ; 43.215 ; 43.030 ; 43.777 ; 43.592 ;
; SW[2]      ; HEX5[6]     ; 43.829 ; 43.661 ; 44.391 ; 44.223 ;
; SW[2]      ; HEX6[0]     ; 39.004 ; 38.832 ; 39.566 ; 39.394 ;
; SW[2]      ; HEX6[1]     ; 40.026 ; 39.941 ; 40.588 ; 40.503 ;
; SW[2]      ; HEX6[2]     ; 39.838 ; 39.811 ; 40.400 ; 40.373 ;
; SW[2]      ; HEX6[3]     ; 39.297 ; 39.165 ; 39.859 ; 39.727 ;
; SW[2]      ; HEX6[4]     ; 39.700 ; 39.537 ; 40.262 ; 40.099 ;
; SW[2]      ; HEX6[5]     ; 42.096 ; 41.624 ; 42.658 ; 42.186 ;
; SW[2]      ; HEX6[6]     ; 39.575 ; 39.401 ; 40.137 ; 39.963 ;
; SW[2]      ; HEX7[0]     ; 31.677 ; 31.558 ; 32.124 ; 32.005 ;
; SW[2]      ; HEX7[1]     ; 32.215 ; 31.926 ; 32.662 ; 32.373 ;
; SW[2]      ; HEX7[2]     ; 31.834 ; 31.718 ; 32.281 ; 32.165 ;
; SW[2]      ; HEX7[3]     ; 33.249 ; 33.250 ; 33.696 ; 33.697 ;
; SW[2]      ; HEX7[4]     ; 32.137 ; 31.910 ; 32.584 ; 32.357 ;
; SW[2]      ; HEX7[5]     ; 32.663 ; 32.602 ; 33.110 ; 33.049 ;
; SW[2]      ; HEX7[6]     ; 33.906 ; 33.683 ; 34.353 ; 34.130 ;
; SW[3]      ; HEX4[0]     ; 43.327 ; 43.139 ; 43.871 ; 43.683 ;
; SW[3]      ; HEX4[1]     ; 44.085 ; 43.928 ; 44.629 ; 44.472 ;
; SW[3]      ; HEX4[2]     ; 43.590 ; 43.502 ; 44.134 ; 44.046 ;
; SW[3]      ; HEX4[3]     ; 44.338 ; 44.160 ; 44.882 ; 44.704 ;
; SW[3]      ; HEX4[4]     ; 43.934 ; 43.771 ; 44.478 ; 44.315 ;
; SW[3]      ; HEX4[5]     ; 43.956 ; 43.843 ; 44.500 ; 44.387 ;
; SW[3]      ; HEX4[6]     ; 44.765 ; 44.642 ; 45.309 ; 45.186 ;
; SW[3]      ; HEX5[0]     ; 41.672 ; 41.515 ; 42.216 ; 42.059 ;
; SW[3]      ; HEX5[1]     ; 43.927 ; 43.490 ; 44.471 ; 44.034 ;
; SW[3]      ; HEX5[2]     ; 42.440 ; 42.253 ; 42.984 ; 42.797 ;
; SW[3]      ; HEX5[3]     ; 42.754 ; 42.526 ; 43.298 ; 43.070 ;
; SW[3]      ; HEX5[4]     ; 42.812 ; 42.608 ; 43.356 ; 43.152 ;
; SW[3]      ; HEX5[5]     ; 42.164 ; 41.979 ; 42.708 ; 42.523 ;
; SW[3]      ; HEX5[6]     ; 42.778 ; 42.610 ; 43.322 ; 43.154 ;
; SW[3]      ; HEX6[0]     ; 37.740 ; 37.568 ; 38.497 ; 38.325 ;
; SW[3]      ; HEX6[1]     ; 38.762 ; 38.677 ; 39.519 ; 39.434 ;
; SW[3]      ; HEX6[2]     ; 38.574 ; 38.547 ; 39.331 ; 39.304 ;
; SW[3]      ; HEX6[3]     ; 38.033 ; 37.901 ; 38.790 ; 38.658 ;
; SW[3]      ; HEX6[4]     ; 38.436 ; 38.273 ; 39.193 ; 39.030 ;
; SW[3]      ; HEX6[5]     ; 40.832 ; 40.360 ; 41.589 ; 41.117 ;
; SW[3]      ; HEX6[6]     ; 38.311 ; 38.137 ; 39.068 ; 38.894 ;
; SW[3]      ; HEX7[0]     ; 31.648 ; 31.529 ; 32.215 ; 32.096 ;
; SW[3]      ; HEX7[1]     ; 32.186 ; 31.897 ; 32.753 ; 32.464 ;
; SW[3]      ; HEX7[2]     ; 31.805 ; 31.689 ; 32.372 ; 32.256 ;
; SW[3]      ; HEX7[3]     ; 33.220 ; 33.221 ; 33.787 ; 33.788 ;
; SW[3]      ; HEX7[4]     ; 32.108 ; 31.881 ; 32.675 ; 32.448 ;
; SW[3]      ; HEX7[5]     ; 32.634 ; 32.573 ; 33.201 ; 33.140 ;
; SW[3]      ; HEX7[6]     ; 33.877 ; 33.654 ; 34.444 ; 34.221 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 7.204  ;        ;        ; 7.550  ;
; SW[0]      ; HEX4[0]     ; 11.965 ; 11.784 ; 12.412 ; 12.231 ;
; SW[0]      ; HEX4[1]     ; 12.690 ; 12.508 ; 13.137 ; 12.955 ;
; SW[0]      ; HEX4[2]     ; 12.239 ; 12.146 ; 12.686 ; 12.585 ;
; SW[0]      ; HEX4[3]     ; 12.939 ; 12.767 ; 13.386 ; 13.214 ;
; SW[0]      ; HEX4[4]     ; 12.548 ; 12.360 ; 12.995 ; 12.807 ;
; SW[0]      ; HEX4[5]     ; 12.603 ; 12.473 ; 13.050 ; 12.912 ;
; SW[0]      ; HEX4[6]     ; 13.311 ; 13.221 ; 13.758 ; 13.668 ;
; SW[0]      ; HEX5[0]     ; 11.539 ; 11.392 ; 11.986 ; 11.839 ;
; SW[0]      ; HEX5[1]     ; 13.786 ; 13.357 ; 14.233 ; 13.804 ;
; SW[0]      ; HEX5[2]     ; 12.315 ; 12.171 ; 12.754 ; 12.618 ;
; SW[0]      ; HEX5[3]     ; 12.578 ; 12.363 ; 13.025 ; 12.810 ;
; SW[0]      ; HEX5[4]     ; 12.634 ; 12.442 ; 13.081 ; 12.889 ;
; SW[0]      ; HEX5[5]     ; 12.011 ; 11.837 ; 12.458 ; 12.284 ;
; SW[0]      ; HEX5[6]     ; 12.609 ; 12.435 ; 13.056 ; 12.882 ;
; SW[0]      ; HEX6[0]     ; 12.695 ; 12.553 ; 13.134 ; 13.000 ;
; SW[0]      ; HEX6[1]     ; 13.620 ; 13.549 ; 14.059 ; 13.996 ;
; SW[0]      ; HEX6[2]     ; 13.501 ; 13.417 ; 13.940 ; 13.864 ;
; SW[0]      ; HEX6[3]     ; 12.918 ; 12.799 ; 13.357 ; 13.246 ;
; SW[0]      ; HEX6[4]     ; 13.388 ; 13.267 ; 13.835 ; 13.706 ;
; SW[0]      ; HEX6[5]     ; 15.773 ; 15.341 ; 16.220 ; 15.780 ;
; SW[0]      ; HEX6[6]     ; 13.273 ; 13.070 ; 13.717 ; 13.509 ;
; SW[0]      ; HEX7[0]     ; 13.106 ; 12.988 ; 13.553 ; 13.435 ;
; SW[0]      ; HEX7[1]     ; 13.624 ; 13.341 ; 14.071 ; 13.788 ;
; SW[0]      ; HEX7[2]     ; 13.333 ; 13.141 ; 13.772 ; 13.588 ;
; SW[0]      ; HEX7[3]     ; 14.273 ; 14.219 ; 14.720 ; 14.663 ;
; SW[0]      ; HEX7[4]     ; 13.494 ; 13.336 ; 13.941 ; 13.775 ;
; SW[0]      ; HEX7[5]     ; 13.711 ; 13.675 ; 14.158 ; 14.114 ;
; SW[0]      ; HEX7[6]     ; 14.983 ; 14.780 ; 15.427 ; 15.227 ;
; SW[1]      ; HEX4[0]     ; 12.175 ; 11.993 ; 12.627 ; 12.445 ;
; SW[1]      ; HEX4[1]     ; 12.892 ; 12.709 ; 13.344 ; 13.161 ;
; SW[1]      ; HEX4[2]     ; 12.489 ; 12.340 ; 12.954 ; 12.792 ;
; SW[1]      ; HEX4[3]     ; 13.148 ; 12.975 ; 13.600 ; 13.427 ;
; SW[1]      ; HEX4[4]     ; 12.748 ; 12.639 ; 13.200 ; 13.104 ;
; SW[1]      ; HEX4[5]     ; 12.810 ; 12.749 ; 13.262 ; 13.214 ;
; SW[1]      ; HEX4[6]     ; 13.517 ; 13.427 ; 13.969 ; 13.879 ;
; SW[1]      ; HEX5[0]     ; 12.265 ; 12.118 ; 12.702 ; 12.555 ;
; SW[1]      ; HEX5[1]     ; 14.512 ; 14.083 ; 14.949 ; 14.520 ;
; SW[1]      ; HEX5[2]     ; 13.095 ; 12.897 ; 13.569 ; 13.334 ;
; SW[1]      ; HEX5[3]     ; 13.304 ; 13.089 ; 13.741 ; 13.526 ;
; SW[1]      ; HEX5[4]     ; 13.360 ; 13.168 ; 13.797 ; 13.605 ;
; SW[1]      ; HEX5[5]     ; 12.737 ; 12.563 ; 13.174 ; 13.000 ;
; SW[1]      ; HEX5[6]     ; 13.335 ; 13.161 ; 13.772 ; 13.598 ;
; SW[1]      ; HEX6[0]     ; 13.447 ; 13.279 ; 13.884 ; 13.716 ;
; SW[1]      ; HEX6[1]     ; 14.371 ; 14.275 ; 14.808 ; 14.712 ;
; SW[1]      ; HEX6[2]     ; 14.246 ; 14.143 ; 14.683 ; 14.580 ;
; SW[1]      ; HEX6[3]     ; 13.663 ; 13.525 ; 14.100 ; 13.962 ;
; SW[1]      ; HEX6[4]     ; 14.114 ; 14.047 ; 14.551 ; 14.497 ;
; SW[1]      ; HEX6[5]     ; 16.499 ; 16.089 ; 16.936 ; 16.526 ;
; SW[1]      ; HEX6[6]     ; 13.999 ; 13.826 ; 14.436 ; 14.263 ;
; SW[1]      ; HEX7[0]     ; 13.832 ; 13.714 ; 14.269 ; 14.151 ;
; SW[1]      ; HEX7[1]     ; 14.350 ; 14.067 ; 14.787 ; 14.504 ;
; SW[1]      ; HEX7[2]     ; 14.113 ; 13.867 ; 14.574 ; 14.304 ;
; SW[1]      ; HEX7[3]     ; 14.999 ; 14.945 ; 15.436 ; 15.382 ;
; SW[1]      ; HEX7[4]     ; 14.220 ; 14.116 ; 14.657 ; 14.572 ;
; SW[1]      ; HEX7[5]     ; 14.437 ; 14.455 ; 14.874 ; 14.929 ;
; SW[1]      ; HEX7[6]     ; 15.709 ; 15.506 ; 16.146 ; 15.943 ;
; SW[2]      ; HEX4[0]     ; 12.251 ; 12.069 ; 12.748 ; 12.566 ;
; SW[2]      ; HEX4[1]     ; 12.968 ; 12.785 ; 13.465 ; 13.282 ;
; SW[2]      ; HEX4[2]     ; 12.578 ; 12.416 ; 13.062 ; 12.913 ;
; SW[2]      ; HEX4[3]     ; 13.224 ; 13.051 ; 13.721 ; 13.548 ;
; SW[2]      ; HEX4[4]     ; 12.824 ; 12.728 ; 13.321 ; 13.212 ;
; SW[2]      ; HEX4[5]     ; 12.886 ; 12.838 ; 13.383 ; 13.322 ;
; SW[2]      ; HEX4[6]     ; 13.593 ; 13.503 ; 14.090 ; 14.000 ;
; SW[2]      ; HEX5[0]     ; 12.731 ; 12.584 ; 13.169 ; 13.022 ;
; SW[2]      ; HEX5[1]     ; 14.978 ; 14.549 ; 15.416 ; 14.987 ;
; SW[2]      ; HEX5[2]     ; 13.584 ; 13.363 ; 14.058 ; 13.801 ;
; SW[2]      ; HEX5[3]     ; 13.770 ; 13.555 ; 14.208 ; 13.993 ;
; SW[2]      ; HEX5[4]     ; 13.826 ; 13.634 ; 14.264 ; 14.072 ;
; SW[2]      ; HEX5[5]     ; 13.203 ; 13.029 ; 13.641 ; 13.467 ;
; SW[2]      ; HEX5[6]     ; 13.801 ; 13.627 ; 14.239 ; 14.065 ;
; SW[2]      ; HEX6[0]     ; 13.913 ; 13.745 ; 14.351 ; 14.183 ;
; SW[2]      ; HEX6[1]     ; 14.837 ; 14.741 ; 15.275 ; 15.179 ;
; SW[2]      ; HEX6[2]     ; 14.712 ; 14.609 ; 15.150 ; 15.047 ;
; SW[2]      ; HEX6[3]     ; 14.129 ; 13.991 ; 14.567 ; 14.429 ;
; SW[2]      ; HEX6[4]     ; 14.580 ; 14.526 ; 15.018 ; 14.964 ;
; SW[2]      ; HEX6[5]     ; 16.965 ; 16.555 ; 17.403 ; 16.993 ;
; SW[2]      ; HEX6[6]     ; 14.465 ; 14.292 ; 14.903 ; 14.730 ;
; SW[2]      ; HEX7[0]     ; 14.298 ; 14.180 ; 14.736 ; 14.618 ;
; SW[2]      ; HEX7[1]     ; 14.816 ; 14.533 ; 15.254 ; 14.971 ;
; SW[2]      ; HEX7[2]     ; 14.602 ; 14.333 ; 15.041 ; 14.771 ;
; SW[2]      ; HEX7[3]     ; 15.465 ; 15.411 ; 15.903 ; 15.849 ;
; SW[2]      ; HEX7[4]     ; 14.686 ; 14.601 ; 15.124 ; 15.039 ;
; SW[2]      ; HEX7[5]     ; 14.903 ; 14.944 ; 15.341 ; 15.418 ;
; SW[2]      ; HEX7[6]     ; 16.175 ; 15.972 ; 16.613 ; 16.410 ;
; SW[3]      ; HEX4[0]     ; 13.229 ; 13.047 ; 13.719 ; 13.537 ;
; SW[3]      ; HEX4[1]     ; 13.946 ; 13.763 ; 14.436 ; 14.253 ;
; SW[3]      ; HEX4[2]     ; 13.556 ; 13.394 ; 14.033 ; 13.884 ;
; SW[3]      ; HEX4[3]     ; 14.202 ; 14.029 ; 14.692 ; 14.519 ;
; SW[3]      ; HEX4[4]     ; 13.802 ; 13.706 ; 14.292 ; 14.183 ;
; SW[3]      ; HEX4[5]     ; 13.864 ; 13.816 ; 14.354 ; 14.293 ;
; SW[3]      ; HEX4[6]     ; 14.571 ; 14.481 ; 15.061 ; 14.971 ;
; SW[3]      ; HEX5[0]     ; 13.386 ; 13.231 ; 13.927 ; 13.780 ;
; SW[3]      ; HEX5[1]     ; 15.634 ; 15.197 ; 16.174 ; 15.745 ;
; SW[3]      ; HEX5[2]     ; 14.121 ; 14.869 ; 15.470 ; 14.559 ;
; SW[3]      ; HEX5[3]     ; 14.427 ; 14.204 ; 14.966 ; 14.751 ;
; SW[3]      ; HEX5[4]     ; 14.482 ; 14.282 ; 15.022 ; 14.830 ;
; SW[3]      ; HEX5[5]     ; 13.859 ; 13.677 ; 14.399 ; 14.225 ;
; SW[3]      ; HEX5[6]     ; 14.449 ; 14.283 ; 14.997 ; 14.823 ;
; SW[3]      ; HEX6[0]     ; 14.499 ; 14.366 ; 15.108 ; 14.940 ;
; SW[3]      ; HEX6[1]     ; 15.424 ; 15.362 ; 16.034 ; 15.936 ;
; SW[3]      ; HEX6[2]     ; 15.305 ; 15.450 ; 16.144 ; 15.804 ;
; SW[3]      ; HEX6[3]     ; 14.722 ; 14.612 ; 15.332 ; 15.186 ;
; SW[3]      ; HEX6[4]     ; 15.435 ; 15.071 ; 15.775 ; 15.882 ;
; SW[3]      ; HEX6[5]     ; 17.962 ; 17.145 ; 18.160 ; 18.027 ;
; SW[3]      ; HEX6[6]     ; 15.082 ; 14.874 ; 15.660 ; 15.487 ;
; SW[3]      ; HEX7[0]     ; 15.381 ; 15.255 ; 15.820 ; 15.702 ;
; SW[3]      ; HEX7[1]     ; 15.899 ; 15.608 ; 16.338 ; 16.055 ;
; SW[3]      ; HEX7[2]     ; 15.560 ; 15.563 ; 16.125 ; 15.855 ;
; SW[3]      ; HEX7[3]     ; 16.510 ; 16.448 ; 16.987 ; 16.933 ;
; SW[3]      ; HEX7[4]     ; 15.869 ; 15.563 ; 16.208 ; 16.123 ;
; SW[3]      ; HEX7[5]     ; 16.075 ; 15.899 ; 16.425 ; 16.519 ;
; SW[3]      ; HEX7[6]     ; 17.212 ; 17.017 ; 17.697 ; 17.494 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.376 ; 4.231 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.376 ; 4.231 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.100 ; 4.955 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.713 ; 4.568 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.094 ; 4.949 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.713 ; 4.568 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.049 ; 4.904 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.049 ; 4.904 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.028 ; 4.883 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.697 ; 4.552 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.697 ; 4.552 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.094 ; 4.949 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.424 ; 4.279 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.094 ; 4.949 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.047 ; 4.902 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.931 ; 4.793 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.697 ; 4.552 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.169 ; 6.024 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.813 ; 5.668 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.122 ; 4.977 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.133 ; 5.988 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.133 ; 5.988 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.471 ; 5.326 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.169 ; 6.024 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.120 ; 5.975 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.697 ; 4.552 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 5.000 ; 4.855 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 5.000 ; 4.855 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 5.000 ; 4.855 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 5.028 ; 4.883 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.714 ; 4.569 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 5.028 ; 4.883 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.717 ; 4.572 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.767 ; 3.622 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.767 ; 3.622 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.462 ; 4.317 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.090 ; 3.945 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.456 ; 4.311 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.090 ; 3.945 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.413 ; 4.268 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.413 ; 4.268 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.393 ; 4.248 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.075 ; 3.930 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.075 ; 3.930 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.455 ; 4.310 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.813 ; 3.668 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.455 ; 4.310 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.411 ; 4.266 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.293 ; 4.155 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.075 ; 3.930 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.488 ; 5.343 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.147 ; 5.002 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.483 ; 4.338 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.453 ; 5.308 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.453 ; 5.308 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.818 ; 4.673 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.488 ; 5.343 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.441 ; 5.296 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.075 ; 3.930 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.366 ; 4.221 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.366 ; 4.221 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.366 ; 4.221 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.393 ; 4.248 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.092 ; 3.947 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.393 ; 4.248 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.094 ; 3.949 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.250     ; 4.395     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.250     ; 4.395     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.012     ; 5.157     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.630     ; 4.775     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.986     ; 5.131     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.630     ; 4.775     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.956     ; 5.101     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.956     ; 5.101     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.924     ; 5.069     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.611     ; 4.756     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.611     ; 4.756     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.004     ; 5.149     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.299     ; 4.444     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.004     ; 5.149     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.943     ; 5.088     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.818     ; 4.956     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.611     ; 4.756     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 6.137     ; 6.282     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.769     ; 5.914     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 5.057     ; 5.202     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 6.099     ; 6.244     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 6.099     ; 6.244     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.448     ; 5.593     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 6.137     ; 6.282     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 6.085     ; 6.230     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.611     ; 4.756     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.905     ; 5.050     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.905     ; 5.050     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.905     ; 5.050     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.924     ; 5.069     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.628     ; 4.773     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.924     ; 5.069     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.629     ; 4.774     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.640     ; 3.785     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.640     ; 3.785     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.371     ; 4.516     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.004     ; 4.149     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.346     ; 4.491     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.004     ; 4.149     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.318     ; 4.463     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.318     ; 4.463     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.287     ; 4.432     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.987     ; 4.132     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.987     ; 4.132     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.364     ; 4.509     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.687     ; 3.832     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.364     ; 4.509     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.306     ; 4.451     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.180     ; 4.318     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.987     ; 4.132     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.451     ; 5.596     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.098     ; 5.243     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.415     ; 4.560     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.415     ; 5.560     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.415     ; 5.560     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.790     ; 4.935     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.451     ; 5.596     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.402     ; 5.547     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.987     ; 4.132     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.269     ; 4.414     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.269     ; 4.414     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.269     ; 4.414     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.287     ; 4.432     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.002     ; 4.147     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.287     ; 4.432     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.004     ; 4.149     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.063 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 49.69 MHz  ; 49.69 MHz       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 62.34 MHz  ; 62.34 MHz       ; CLOCK_50                                                              ;      ;
; 159.97 MHz ; 159.97 MHz      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 1.985 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.455 ; 0.000         ;
; CLOCK_50                                                              ; 3.959 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                              ; 0.243 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.340 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.341 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 3.713  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 3.728  ; 0.000         ;
; CLOCK_50                                                              ; 15.601 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                              ; 2.688 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 4.612 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.615 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.687  ; 0.000         ;
; CLOCK_50                                                              ; 9.636  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 14.691 ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                          ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.985 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.086      ;
; 1.985 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.086      ;
; 1.985 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.086      ;
; 1.986 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.085      ;
; 1.986 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.085      ;
; 1.986 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.085      ;
; 1.987 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.084      ;
; 1.987 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.084      ;
; 1.988 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.083      ;
; 1.988 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.083      ;
; 1.988 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.083      ;
; 1.989 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 5.082      ;
; 2.144 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.926      ;
; 2.145 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.925      ;
; 2.145 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.925      ;
; 2.145 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.925      ;
; 2.146 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.924      ;
; 2.146 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.924      ;
; 2.147 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.923      ;
; 2.148 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.922      ;
; 2.148 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.922      ;
; 2.149 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.921      ;
; 2.149 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.921      ;
; 2.150 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.920      ;
; 2.200 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.887      ;
; 2.200 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.887      ;
; 2.200 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.887      ;
; 2.200 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.887      ;
; 2.201 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.886      ;
; 2.201 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.886      ;
; 2.201 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.886      ;
; 2.202 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.885      ;
; 2.202 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.885      ;
; 2.202 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.885      ;
; 2.203 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.884      ;
; 2.203 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.884      ;
; 2.208 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.863      ;
; 2.208 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.863      ;
; 2.208 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.863      ;
; 2.209 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.862      ;
; 2.209 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.862      ;
; 2.209 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.862      ;
; 2.210 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.861      ;
; 2.210 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.861      ;
; 2.211 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.860      ;
; 2.211 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.860      ;
; 2.211 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.860      ;
; 2.212 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.878     ; 4.859      ;
; 2.304 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.783      ;
; 2.304 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.783      ;
; 2.304 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.783      ;
; 2.304 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.783      ;
; 2.305 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.782      ;
; 2.305 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.782      ;
; 2.305 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.782      ;
; 2.306 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.781      ;
; 2.306 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.781      ;
; 2.306 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.781      ;
; 2.307 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.780      ;
; 2.307 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.780      ;
; 2.341 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.746      ;
; 2.341 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.746      ;
; 2.341 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.746      ;
; 2.341 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.746      ;
; 2.342 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.745      ;
; 2.342 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.745      ;
; 2.342 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.745      ;
; 2.343 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.744      ;
; 2.343 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.744      ;
; 2.343 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.744      ;
; 2.344 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.743      ;
; 2.344 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.862     ; 4.743      ;
; 2.367 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.703      ;
; 2.368 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.702      ;
; 2.368 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.702      ;
; 2.368 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.702      ;
; 2.369 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.701      ;
; 2.369 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.701      ;
; 2.370 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.700      ;
; 2.371 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.699      ;
; 2.371 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.699      ;
; 2.372 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.698      ;
; 2.372 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.698      ;
; 2.373 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.879     ; 4.697      ;
; 2.394 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.692      ;
; 2.394 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.692      ;
; 2.395 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.691      ;
; 2.395 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.691      ;
; 2.396 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.690      ;
; 2.396 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.690      ;
; 2.396 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.690      ;
; 2.398 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.688      ;
; 2.398 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.688      ;
; 2.398 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.688      ;
; 2.399 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.687      ;
; 2.399 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.863     ; 4.687      ;
; 2.415 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.873     ; 4.661      ;
; 2.415 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.873     ; 4.661      ;
; 2.415 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.873     ; 4.661      ;
; 2.415 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.873     ; 4.661      ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.455 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.935     ; 4.559      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.929     ; 4.564      ;
; 2.460 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.561      ;
; 2.460 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.561      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[7]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[8]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[9]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[10] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[11] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[12] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[13] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[14] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[15] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.849 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[16] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 4.166      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[7]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[8]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[9]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[10] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[11] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[12] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[13] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[14] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[15] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 2.892 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[16] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.928     ; 4.129      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[17] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[18] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[21] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[19] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[20] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[25] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[22] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[23] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[24] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.088 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[26] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.936     ; 3.925      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[17] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[23] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[18] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[19] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[20] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[21] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[22] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[24] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[26] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.091 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[25] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.921     ; 3.937      ;
; 3.706 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK      ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.310      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.749 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.178      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.758 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.175      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.761 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.172      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.764 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.163      ;
; 3.765 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.169      ;
; 3.765 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.169      ;
; 3.768 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.166      ;
; 3.768 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.166      ;
; 3.996 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR          ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.020      ;
; 4.133 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.802      ;
; 4.133 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.802      ;
; 4.133 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.802      ;
; 4.133 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 5.802      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+-------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.959 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 16.341     ;
; 4.023 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 16.277     ;
; 4.081 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 16.219     ;
; 4.129 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 16.171     ;
; 4.327 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 15.974     ;
; 4.381 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 15.920     ;
; 4.424 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 15.877     ;
; 4.447 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.302      ; 15.854     ;
; 4.678 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 15.622     ;
; 4.715 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 15.585     ;
; 4.888 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 15.412     ;
; 4.998 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 15.302     ;
; 5.031 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.891     ;
; 5.095 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.827     ;
; 5.153 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.769     ;
; 5.201 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.721     ;
; 5.267 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 15.033     ;
; 5.361 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.301      ; 14.939     ;
; 5.399 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 14.524     ;
; 5.453 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 14.470     ;
; 5.496 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 14.427     ;
; 5.519 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 14.404     ;
; 5.750 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.172     ;
; 5.787 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 14.135     ;
; 5.960 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.962     ;
; 6.064 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.303      ; 14.238     ;
; 6.070 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.852     ;
; 6.339 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.583     ;
; 6.381 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.538     ;
; 6.433 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 13.489     ;
; 6.445 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.474     ;
; 6.503 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.416     ;
; 6.551 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 13.368     ;
; 6.749 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.171     ;
; 6.803 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.117     ;
; 6.846 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.074     ;
; 6.869 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.051     ;
; 7.100 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.819     ;
; 7.136 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.788     ;
; 7.137 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.782     ;
; 7.310 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.609     ;
; 7.420 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.499     ;
; 7.689 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.230     ;
; 7.783 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 12.136     ;
; 7.864 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.054     ;
; 7.928 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.990     ;
; 7.986 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.932     ;
; 8.034 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.884     ;
; 8.232 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.687     ;
; 8.286 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.633     ;
; 8.329 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.590     ;
; 8.352 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 11.567     ;
; 8.486 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.435     ;
; 8.583 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.335     ;
; 8.620 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.298     ;
; 8.707 ; Recognition:recognition|end_fat_r[10][2]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.197     ;
; 8.715 ; Recognition:recognition|end_fat_r[10][1]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 11.189     ;
; 8.793 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.125     ;
; 8.807 ; Recognition:recognition|end_fat_r[11][1]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.115     ;
; 8.903 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.015     ;
; 9.008 ; Recognition:recognition|end_fat_r[11][2]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.914     ;
; 9.053 ; Recognition:recognition|start_fat_r[10][1] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 10.843     ;
; 9.062 ; Recognition:recognition|start_fat_r[11][2] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.830     ;
; 9.111 ; Recognition:recognition|start_fat_r[11][1] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.781     ;
; 9.127 ; Recognition:recognition|start_fat_r[10][2] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 10.775     ;
; 9.137 ; Recognition:recognition|start_fat_r[11][0] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 10.763     ;
; 9.172 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.746     ;
; 9.212 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.709     ;
; 9.214 ; Recognition:recognition|start_fat_r[10][0] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.697     ;
; 9.220 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.701     ;
; 9.227 ; Recognition:recognition|end_fat_r[11][0]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 10.673     ;
; 9.266 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 10.652     ;
; 9.305 ; Recognition:recognition|end_fat_r[10][2]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 10.599     ;
; 9.312 ; Recognition:recognition|end_fat_r[10][0]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 10.599     ;
; 9.313 ; Recognition:recognition|end_fat_r[10][1]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 10.591     ;
; 9.375 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.537     ;
; 9.390 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.531     ;
; 9.398 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.523     ;
; 9.405 ; Recognition:recognition|end_fat_r[11][1]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.517     ;
; 9.515 ; TUMOUR:tumour|lastpoint_y_r[1][1]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.406     ;
; 9.528 ; TUMOUR:tumour|lastpoint_x_r[1][1]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.393     ;
; 9.542 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.386     ;
; 9.550 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 10.378     ;
; 9.553 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 10.359     ;
; 9.583 ; TUMOUR:tumour|startpoint_y_r[1][0]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.331     ;
; 9.606 ; Recognition:recognition|end_fat_r[11][2]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 10.316     ;
; 9.620 ; Recognition:recognition|start_fat_r[11][3] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.272     ;
; 9.651 ; Recognition:recognition|start_fat_r[10][1] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 10.245     ;
; 9.658 ; Recognition:recognition|start_fat_r[10][3] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 10.244     ;
; 9.660 ; Recognition:recognition|start_fat_r[11][2] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.232     ;
; 9.693 ; TUMOUR:tumour|lastpoint_y_r[1][1]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.228     ;
; 9.705 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 10.214     ;
; 9.706 ; TUMOUR:tumour|lastpoint_x_r[1][1]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.215     ;
; 9.709 ; Recognition:recognition|start_fat_r[11][1] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 10.183     ;
; 9.713 ; TUMOUR:tumour|lastpoint_y_r[1][2]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.208     ;
; 9.717 ; TUMOUR:tumour|lastpoint_x_r[1][2]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.204     ;
; 9.725 ; Recognition:recognition|start_fat_r[10][2] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 10.177     ;
; 9.735 ; Recognition:recognition|start_fat_r[11][0] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 10.165     ;
; 9.761 ; TUMOUR:tumour|startpoint_y_r[1][0]         ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 10.153     ;
; 9.762 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 10.159     ;
+-------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.243 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[21]                   ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.042      ; 1.456      ;
; 0.313 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[20]                   ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.042      ; 1.526      ;
; 0.353 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                     ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; calculator:comb_3|fin_r                                       ; calculator:comb_3|fin_r                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|num1_r[0][0]                                ; calculator:comb_3|num1_r[0][0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|num2_r[0][0]                                ; calculator:comb_3|num2_r[0][0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|state_r.run                                 ; calculator:comb_3|state_r.run                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|counter_r.10                                ; calculator:comb_3|counter_r.10                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|counter_r.01                                ; calculator:comb_3|counter_r.01                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|counter_r.00                                ; calculator:comb_3|counter_r.00                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|state_r.read2                               ; calculator:comb_3|state_r.read2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; calculator:comb_3|state_r.IDLE                                ; calculator:comb_3|state_r.IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[5][2]                       ; Recognition:recognition|end_fat_r[5][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[5][1]                       ; Recognition:recognition|end_fat_r[5][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[6][2]                       ; Recognition:recognition|end_fat_r[6][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[6][1]                       ; Recognition:recognition|end_fat_r[6][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[7][2]                       ; Recognition:recognition|end_fat_r[7][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[7][1]                       ; Recognition:recognition|end_fat_r[7][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[10][2]                      ; Recognition:recognition|end_fat_r[10][2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[10][1]                      ; Recognition:recognition|end_fat_r[10][1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[9][2]                       ; Recognition:recognition|end_fat_r[9][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[9][1]                       ; Recognition:recognition|end_fat_r[9][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[8][2]                       ; Recognition:recognition|end_fat_r[8][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[8][1]                       ; Recognition:recognition|end_fat_r[8][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[4][2]                       ; Recognition:recognition|end_fat_r[4][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|end_fat_r[3][1]                       ; Recognition:recognition|end_fat_r[3][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][2]                                  ; TUMOUR:tumour|array_r[11][2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[8][2]                                   ; TUMOUR:tumour|array_r[8][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][2]                                   ; TUMOUR:tumour|array_r[1][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[7][2]                                   ; TUMOUR:tumour|array_r[7][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][5]                                  ; TUMOUR:tumour|array_r[11][5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][5]                                   ; TUMOUR:tumour|array_r[1][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][7]                                   ; TUMOUR:tumour|array_r[1][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][7]                                  ; TUMOUR:tumour|array_r[11][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[8][7]                                   ; TUMOUR:tumour|array_r[8][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][4]                                  ; TUMOUR:tumour|array_r[11][4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][4]                                   ; TUMOUR:tumour|array_r[1][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][6]                                  ; TUMOUR:tumour|array_r[11][6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[9][6]                                   ; TUMOUR:tumour|array_r[9][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[8][6]                                   ; TUMOUR:tumour|array_r[8][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][6]                                   ; TUMOUR:tumour|array_r[1][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[9][1]                                   ; TUMOUR:tumour|array_r[9][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][1]                                  ; TUMOUR:tumour|array_r[11][1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[7][1]                                   ; TUMOUR:tumour|array_r[7][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][1]                                   ; TUMOUR:tumour|array_r[1][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[7][0]                                   ; TUMOUR:tumour|array_r[7][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][0]                                   ; TUMOUR:tumour|array_r[1][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[8][0]                                   ; TUMOUR:tumour|array_r[8][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][0]                                  ; TUMOUR:tumour|array_r[11][0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|counter1_r[1]                         ; Recognition:recognition|counter1_r[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Recognition:recognition|counter1_r[2]                         ; Recognition:recognition|counter1_r[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[9][3]                                   ; TUMOUR:tumour|array_r[9][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[11][3]                                  ; TUMOUR:tumour|array_r[11][3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[1][3]                                   ; TUMOUR:tumour|array_r[1][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; TUMOUR:tumour|array_r[7][3]                                   ; TUMOUR:tumour|array_r[7][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[9][2]                                   ; TUMOUR:tumour|array_r[9][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][2]                                  ; TUMOUR:tumour|array_r[10][2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][2]                                   ; TUMOUR:tumour|array_r[0][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][2]                                   ; TUMOUR:tumour|array_r[4][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][2]                                   ; TUMOUR:tumour|array_r[5][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[9][5]                                   ; TUMOUR:tumour|array_r[9][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[8][5]                                   ; TUMOUR:tumour|array_r[8][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][5]                                  ; TUMOUR:tumour|array_r[10][5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][5]                                   ; TUMOUR:tumour|array_r[0][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[7][5]                                   ; TUMOUR:tumour|array_r[7][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][5]                                   ; TUMOUR:tumour|array_r[4][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][5]                                   ; TUMOUR:tumour|array_r[5][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][7]                                   ; TUMOUR:tumour|array_r[0][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[7][7]                                   ; TUMOUR:tumour|array_r[7][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][7]                                   ; TUMOUR:tumour|array_r[4][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][7]                                   ; TUMOUR:tumour|array_r[5][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[9][7]                                   ; TUMOUR:tumour|array_r[9][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][7]                                  ; TUMOUR:tumour|array_r[10][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[9][4]                                   ; TUMOUR:tumour|array_r[9][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[8][4]                                   ; TUMOUR:tumour|array_r[8][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][4]                                  ; TUMOUR:tumour|array_r[10][4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][4]                                   ; TUMOUR:tumour|array_r[4][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][4]                                   ; TUMOUR:tumour|array_r[5][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[7][4]                                   ; TUMOUR:tumour|array_r[7][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][4]                                   ; TUMOUR:tumour|array_r[0][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][6]                                  ; TUMOUR:tumour|array_r[10][6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][6]                                   ; TUMOUR:tumour|array_r[0][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[7][6]                                   ; TUMOUR:tumour|array_r[7][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][6]                                   ; TUMOUR:tumour|array_r[4][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][6]                                   ; TUMOUR:tumour|array_r[5][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[8][1]                                   ; TUMOUR:tumour|array_r[8][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][1]                                  ; TUMOUR:tumour|array_r[10][1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][1]                                   ; TUMOUR:tumour|array_r[5][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][1]                                   ; TUMOUR:tumour|array_r[4][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][1]                                   ; TUMOUR:tumour|array_r[0][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[4][0]                                   ; TUMOUR:tumour|array_r[4][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[5][0]                                   ; TUMOUR:tumour|array_r[5][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][0]                                   ; TUMOUR:tumour|array_r[0][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][0]                                  ; TUMOUR:tumour|array_r[10][0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[9][0]                                   ; TUMOUR:tumour|array_r[9][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[10][3]                                  ; TUMOUR:tumour|array_r[10][3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[8][3]                                   ; TUMOUR:tumour|array_r[8][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; TUMOUR:tumour|array_r[0][3]                                   ; TUMOUR:tumour|array_r[0][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.340 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.597      ;
; 0.382 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.623      ;
; 0.383 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.624      ;
; 0.383 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.639      ;
; 0.384 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.641      ;
; 0.398 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.639      ;
; 0.404 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.645      ;
; 0.408 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.649      ;
; 0.411 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.652      ;
; 0.494 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.735      ;
; 0.534 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 0.791      ;
; 0.536 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 0.792      ;
; 0.553 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.794      ;
; 0.589 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.830      ;
; 0.597 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.852      ;
; 0.598 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 0.853      ;
; 0.612 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.854      ;
; 0.613 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.854      ;
; 0.741 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.331      ;
; 0.744 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.985      ;
; 0.746 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 0.987      ;
; 0.748 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.338      ;
; 0.755 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.282     ; 0.644      ;
; 0.760 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.001      ;
; 0.782 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.026     ; 0.957      ;
; 0.786 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.026     ; 0.961      ;
; 0.843 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.026     ; 1.018      ;
; 0.847 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.056     ; 0.992      ;
; 0.889 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.130      ;
; 0.901 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.142      ;
; 0.901 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.142      ;
; 0.910 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.282     ; 0.799      ;
; 0.912 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.153      ;
; 0.913 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.154      ;
; 0.914 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.169      ;
; 0.918 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.173      ;
; 0.930 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.185      ;
; 0.930 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.185      ;
; 0.930 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.185      ;
; 0.930 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.185      ;
; 0.930 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 1.185      ;
; 0.946 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.313     ; 0.804      ;
; 0.968 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.209      ;
; 0.979 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.569      ;
; 1.006 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.247      ;
; 1.008 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.249      ;
; 1.011 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.252      ;
; 1.012 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.253      ;
; 1.021 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.262      ;
; 1.023 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.264      ;
; 1.039 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 1.336      ;
; 1.046 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.287      ;
; 1.070 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.311      ;
; 1.079 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.016     ; 1.264      ;
; 1.088 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.303      ;
; 1.088 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.678      ;
; 1.093 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 1.308      ;
; 1.094 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.335      ;
; 1.098 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.016     ; 1.283      ;
; 1.105 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.016     ; 1.290      ;
; 1.105 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.346      ;
; 1.109 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.350      ;
; 1.116 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.357      ;
; 1.118 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.026     ; 1.293      ;
; 1.120 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.361      ;
; 1.121 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.313     ; 0.979      ;
; 1.122 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.313     ; 0.980      ;
; 1.122 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.363      ;
; 1.124 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.365      ;
; 1.131 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.372      ;
; 1.132 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.066     ; 1.267      ;
; 1.132 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.461      ; 1.764      ;
; 1.160 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.461      ; 1.792      ;
; 1.194 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.265     ; 1.100      ;
; 1.194 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.265     ; 1.100      ;
; 1.203 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.126      ; 1.500      ;
; 1.208 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.449      ;
; 1.215 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.319      ; 1.735      ;
; 1.215 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.456      ;
; 1.219 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.460      ;
; 1.221 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.265     ; 1.127      ;
; 1.221 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.305     ; 1.087      ;
; 1.229 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.305     ; 1.095      ;
; 1.230 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.471      ;
; 1.232 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.026     ; 1.407      ;
; 1.245 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.486      ;
; 1.245 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.486      ;
; 1.247 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 1.488      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.341 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rw_flag                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rw_flag                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_rw                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_rw                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_write                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_write                                                                                                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_read                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_read                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                                                                                                                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                                                                                                                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR_DONE                                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR_DONE                                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|OUT_VALID                                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|OUT_VALID                                                                                                                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD_DONE                                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD_DONE                                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.362 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[6]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.950      ;
; 0.366 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_load_mode                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_load_mode                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[5]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.955      ;
; 0.375 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.962      ;
; 0.382 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.383 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.639      ;
; 0.396 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[14]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[4]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[8]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[8]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[23]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[0]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[11]                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[11]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[10]                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[10]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.400 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[1]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[1]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]                                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[19]                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.400 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.641      ;
; 0.406 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|OE                                                                                                                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.647      ;
; 0.407 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[7]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.995      ;
; 0.409 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|command_done                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.650      ;
; 0.412 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[24]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.997      ;
; 0.413 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.655      ;
; 0.416 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.657      ;
; 0.418 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.659      ;
; 0.423 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Write                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.664      ;
; 0.439 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[0]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.681      ;
; 0.439 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[1]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.681      ;
; 0.458 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[17]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.062      ;
; 0.465 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.329      ; 0.995      ;
; 0.468 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[22]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.072      ;
; 0.472 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[21]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.076      ;
; 0.479 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[10]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.083      ;
; 0.492 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.096      ;
; 0.494 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.736      ;
; 0.495 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[23]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.099      ;
; 0.495 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.736      ;
; 0.501 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.742      ;
; 0.503 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[20]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.107      ;
; 0.507 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[19]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.111      ;
; 0.508 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[7]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.749      ;
; 0.510 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[24]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[1]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.751      ;
; 0.510 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[6]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[6]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.752      ;
; 0.511 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[0]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.753      ;
; 0.512 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[18]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[8]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.753      ;
; 0.513 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.754      ;
; 0.520 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.762      ;
; 0.520 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.762      ;
; 0.523 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.765      ;
; 0.528 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[9]                                                                                                                              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.132      ;
; 0.528 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.531 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[16]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.135      ;
; 0.531 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.772      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.713 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.693     ; 3.475      ;
; 3.713 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.693     ; 3.475      ;
; 3.713 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.693     ; 3.475      ;
; 3.713 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.693     ; 3.475      ;
; 3.713 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.693     ; 3.475      ;
; 3.713 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.693     ; 3.475      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.684     ; 3.469      ;
; 3.817 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.688     ; 3.475      ;
; 3.832 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.679     ; 3.469      ;
; 3.928 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 3.072      ;
; 3.928 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.940     ; 3.066      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 3.944 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.933     ; 3.072      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.071 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.959     ; 2.919      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.279 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.598     ; 3.072      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.281 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.950     ; 2.718      ;
; 4.293 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.584     ; 3.072      ;
; 4.293 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.584     ; 3.072      ;
; 4.293 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.584     ; 3.072      ;
; 4.293 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.584     ; 3.072      ;
; 4.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.953     ; 2.684      ;
; 4.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.953     ; 2.684      ;
; 4.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.953     ; 2.684      ;
; 4.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.953     ; 2.684      ;
; 4.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.953     ; 2.684      ;
; 4.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.953     ; 2.684      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.319 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.949     ; 2.681      ;
; 4.326 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -2.558     ; 3.065      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.728 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.658     ; 3.495      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.729 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.652     ; 3.500      ;
; 3.832 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.653     ; 3.495      ;
; 3.833 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.647     ; 3.500      ;
; 3.939 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.077      ;
; 3.939 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.077      ;
; 3.939 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.077      ;
; 3.939 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.077      ;
; 3.939 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.077      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.934     ; 3.072      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 3.073      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.064      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.089      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.089      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.909     ; 3.097      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.909     ; 3.097      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.089      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.917     ; 3.089      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.909     ; 3.097      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.916     ; 3.090      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
; 3.943 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.915     ; 3.091      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                     ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.601 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.251     ; 3.147      ;
; 16.755 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.120      ;
; 16.755 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.120      ;
; 16.755 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.124     ; 3.120      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.758 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 3.146      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.081      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.082      ;
; 16.766 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.151     ; 3.082      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.152     ; 3.080      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.144     ; 3.088      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.143     ; 3.089      ;
; 16.767 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.150     ; 3.082      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 3.117      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.777 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 3.119      ;
; 16.778 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.119      ;
; 16.778 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.119      ;
; 16.778 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.119      ;
; 16.778 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 3.119      ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                     ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.688 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 2.952      ;
; 2.692 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.926      ;
; 2.692 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.926      ;
; 2.692 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.926      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.924      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 2.925      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.712 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 2.923      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.893      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.723 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 2.894      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.010     ; 2.887      ;
; 2.726 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.009     ; 2.888      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.612 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.012     ; 2.871      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.633 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.394     ; 2.510      ;
; 4.646 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.039     ; 2.878      ;
; 4.646 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.039     ; 2.878      ;
; 4.646 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.039     ; 2.878      ;
; 4.646 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.039     ; 2.878      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.662 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.054     ; 2.879      ;
; 4.667 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.423     ; 2.515      ;
; 4.667 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.423     ; 2.515      ;
; 4.667 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.423     ; 2.515      ;
; 4.667 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.423     ; 2.515      ;
; 4.667 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.423     ; 2.515      ;
; 4.667 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.423     ; 2.515      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.670 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.419     ; 2.522      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.690 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.541      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 4.887 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.430     ; 2.728      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.403     ; 2.879      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.412     ; 2.871      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.012 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.411     ; 2.872      ;
; 5.028 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.879      ;
; 5.028 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.420     ; 2.879      ;
; 5.112 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.159     ; 3.221      ;
; 5.112 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.159     ; 3.221      ;
; 5.112 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.159     ; 3.221      ;
; 5.112 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.159     ; 3.221      ;
; 5.112 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.159     ; 3.221      ;
; 5.112 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -2.159     ; 3.221      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 4.615 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.014     ; 2.872      ;
; 4.615 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.014     ; 2.872      ;
; 4.615 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.014     ; 2.872      ;
; 4.615 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.014     ; 2.872      ;
; 4.615 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.016     ; 2.870      ;
; 4.618 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.993     ; 2.896      ;
; 4.618 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.993     ; 2.896      ;
; 4.645 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.024     ; 2.892      ;
; 4.645 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.024     ; 2.892      ;
; 4.645 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.024     ; 2.892      ;
; 4.645 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.024     ; 2.892      ;
; 4.656 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.042     ; 2.885      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.877      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.410     ; 2.871      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.410     ; 2.871      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.410     ; 2.871      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.410     ; 2.871      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.410     ; 2.871      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.384     ; 2.897      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.010 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.378     ; 2.903      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.404     ; 2.878      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.403     ; 2.879      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.412     ; 2.870      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.411     ; 2.871      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.385     ; 2.897      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.385     ; 2.897      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.385     ; 2.897      ;
; 5.011 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.385     ; 2.897      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[30]                                                                                                                             ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ;
; 4.690 ; 4.908        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|command_delay[6]                                                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_reada                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_refresh                                                                                                              ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_writea                                                                                                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|READA                                                                                                         ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|WRITEA                                                                                                        ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[17]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[18]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[19]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[20]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[21]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[22]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[23]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[24]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[25]                                                                                                                             ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[26]                                                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[0]                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[1]                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CAS_N                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[0]                                                                                                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[1]                                                                                                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CS_N[0]                                                                                                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RAS_N                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[10]                                                                                                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[11]                                                                                                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[1]                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[7]                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[8]                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9]                                           ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[1]                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[2]                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[3]                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[8]                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|WE_N                                                                                                                                     ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[0]                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------+
; 9.636 ; 9.822        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|div[3]                                                 ;
; 9.636 ; 9.822        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][1]                                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][2]                                   ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[1][3]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[3][1]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[4][2]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][0]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][1]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][2]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][0]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][1]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][2]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][0]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][1]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][2]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][1]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][2]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][1]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][2]                                    ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][2]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[1][1]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[1][2]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[5][0]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][0]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[7][0]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[7][2]                                  ;
; 9.687 ; 9.873        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[7][3]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][3]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][0]                                   ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[5][3]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[6][3]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[7][3]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][0]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][0]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[9][3]                                    ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][3]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][0]                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][1]                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][1]                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][2]                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][3]                                 ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[3][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[3][2]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[4][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[4][2]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[5][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[5][2]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[5][3]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][2]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[6][3]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[7][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][0]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][0]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][1]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][2]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[9][3]                                  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][0]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][1]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][2]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][3]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][4]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][5]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][6]                                                ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][7]                                                ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[0]                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[1]                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[2]                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[3]                                      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][0]                                    ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[10][3]                                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[11][0]                                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[8][3]                                    ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[0][0]                                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][2]                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[10][3]                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[11][0]                                 ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[1][3]                                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][1]                                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][2]                                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|start_fat_r[8][3]                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[0]                                 ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2                                  ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                     ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                      ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                      ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 14.691 ; 14.909       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 14.697 ; 14.915       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ;
; 14.709 ; 14.927       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ;
; 14.710 ; 14.928       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ;
; 14.711 ; 14.929       ; 0.218          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ;
; 14.766 ; 14.999       ; 0.233          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ;
; 14.766 ; 14.999       ; 0.233          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ;
; 14.766 ; 14.999       ; 0.233          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ;
; 14.766 ; 14.999       ; 0.233          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ;
; 14.766 ; 14.999       ; 0.233          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ;
; 14.766 ; 14.999       ; 0.233          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; 4.271 ; 4.476 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; 2.802 ; 3.192 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; 3.491 ; 3.711 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; 4.271 ; 4.476 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; 1.545 ; 1.933 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; 1.313 ; 1.661 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; 5.548 ; 5.925 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; 5.281 ; 5.563 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; 5.548 ; 5.925 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; 5.488 ; 5.787 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; 5.214 ; 5.570 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; 3.322 ; 3.757 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; 5.189 ; 5.579 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 4.614 ; 4.959 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 4.788 ; 5.151 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 4.908 ; 5.288 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 4.527 ; 4.898 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 4.892 ; 5.262 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 4.771 ; 5.125 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 4.533 ; 4.890 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 4.767 ; 5.093 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; 4.989 ; 5.343 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; 5.034 ; 5.391 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; 5.189 ; 5.579 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; 4.989 ; 5.346 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; 5.028 ; 5.397 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; 5.110 ; 5.493 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; 4.995 ; 5.342 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; 5.009 ; 5.366 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; 4.634 ; 4.971 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; 4.197 ; 4.509 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; 4.156 ; 4.471 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; 4.213 ; 4.517 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; 4.626 ; 4.949 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; 4.200 ; 4.498 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; 4.642 ; 4.996 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; 3.921 ; 4.237 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; -1.198 ; -1.514 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; -2.117 ; -2.493 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; -1.272 ; -1.589 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; -1.198 ; -1.514 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; -1.131 ; -1.501 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; -0.890 ; -1.222 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; -0.886 ; -1.237 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; -1.894 ; -2.342 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; -2.013 ; -2.436 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; -2.192 ; -2.454 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; -2.388 ; -2.778 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; -0.886 ; -1.237 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; -3.193 ; -3.490 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.863 ; -4.189 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -4.045 ; -4.395 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -4.161 ; -4.528 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.794 ; -4.152 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -4.145 ; -4.502 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -4.016 ; -4.349 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -3.800 ; -4.145 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -4.012 ; -4.319 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; -4.222 ; -4.556 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; -4.265 ; -4.602 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; -4.429 ; -4.805 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; -4.223 ; -4.560 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; -4.261 ; -4.608 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; -4.339 ; -4.700 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; -4.228 ; -4.556 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; -4.241 ; -4.578 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; -3.878 ; -4.196 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; -3.457 ; -3.750 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; -3.419 ; -3.716 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; -3.473 ; -3.759 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; -3.875 ; -4.179 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; -3.460 ; -3.740 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; -3.860 ; -4.194 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; -3.193 ; -3.490 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 12.109 ; 11.490 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 9.676  ; 9.446  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.310 ; 10.063 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.966  ; 9.732  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 10.327 ; 10.171 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.442  ; 9.270  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 12.109 ; 11.490 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 10.532 ; 10.255 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.916  ; 9.731  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.621  ; 9.372  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.635  ; 9.401  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.492  ; 9.283  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 11.030 ; 10.685 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 9.949  ; 9.682  ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 12.904 ; 12.261 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 10.496 ; 10.282 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 11.125 ; 11.098 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 10.039 ; 10.014 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 8.680  ; 8.518  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 10.204 ; 9.962  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 12.904 ; 12.261 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 10.634 ; 10.901 ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 9.746  ; 9.222  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 8.302  ; 8.064  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 7.491  ; 7.227  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 7.924  ; 7.667  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 7.324  ; 7.124  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 7.658  ; 7.556  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 9.746  ; 9.222  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 8.608  ; 9.105  ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 8.942  ; 8.644  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 8.942  ; 8.644  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 8.895  ; 8.625  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 8.622  ; 8.410  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 8.613  ; 8.347  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 8.725  ; 8.468  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 8.659  ; 8.448  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 8.409  ; 8.608  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 10.058 ; 9.532  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 8.248  ; 7.981  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 7.588  ; 7.409  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 10.058 ; 9.532  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 9.567  ; 9.183  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 8.544  ; 8.428  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 9.219  ; 8.911  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 9.104  ; 9.412  ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 45.477 ; 45.400 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 44.193 ; 43.949 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 44.899 ; 44.623 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 44.444 ; 44.248 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 45.155 ; 44.875 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 44.785 ; 44.509 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 44.789 ; 44.580 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 45.477 ; 45.400 ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 44.582 ; 44.088 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 42.602 ; 42.424 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 44.582 ; 44.088 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 43.319 ; 43.148 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 43.641 ; 43.332 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 43.702 ; 43.406 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 43.082 ; 42.840 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 43.660 ; 43.412 ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 42.060 ; 41.362 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 39.277 ; 39.074 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 40.236 ; 40.062 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 39.967 ; 39.944 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 39.544 ; 39.372 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 39.934 ; 39.611 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 42.060 ; 41.362 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 39.815 ; 39.587 ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 35.697 ; 35.301 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 33.609 ; 33.319 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 34.136 ; 33.665 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 33.776 ; 33.486 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 35.093 ; 34.902 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 34.054 ; 33.666 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 34.538 ; 34.282 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 35.697 ; 35.301 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 9.654  ; 9.543  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 6.070  ; 5.963  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.474  ; 5.272  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.752  ; 4.526  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.842  ; 3.667  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.011  ; 3.856  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.474  ; 5.272  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.824  ; 3.650  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.945  ; 3.784  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.007  ; 3.858  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.125  ; 3.999  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.944  ; 3.787  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.926  ; 3.779  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.331  ; 4.177  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.245  ; 4.084  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.753  ; 4.551  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.798  ; 3.681  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.753  ; 4.551  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.933  ; 3.790  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.786  ; 4.595  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.238  ; 7.014  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.305  ; 5.078  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.058  ; 4.783  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.132  ; 4.884  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.813  ; 4.577  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.325  ; 5.043  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.147  ; 4.899  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.160  ; 4.915  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.471  ; 5.199  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.528  ; 4.315  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.927  ; 4.635  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.146  ; 4.875  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.930  ; 4.631  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.071  ; 4.788  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.888  ; 4.647  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.643  ; 4.419  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.757  ; 4.506  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.307  ; 5.977  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.369  ; 6.065  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.018  ; 5.735  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.289  ; 5.061  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 6.528  ; 6.297  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 7.238  ; 7.014  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.354  ; 6.047  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.012  ; 5.727  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 4.846  ; 4.617  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.254  ; 5.062  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.350  ; 5.052  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.310  ; 5.019  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.299  ; 5.015  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.253  ; 4.955  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.012  ; 4.751  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.205  ; 4.948  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.015  ; 4.793  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.015  ; 4.793  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.166  ; 3.980  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.480  ; 4.322  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.667  ; 3.523  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.027 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.102 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 6.647  ; 6.424  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 4.754  ; 4.610  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 5.287  ; 5.041  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 6.647  ; 6.424  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 5.883  ; 5.649  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 5.027  ; 4.837  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 5.353  ; 5.131  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 5.149  ; 5.003  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 5.241  ; 5.175  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 5.625  ; 5.423  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 7.005  ; 6.726  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 7.005  ; 6.726  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 5.656  ; 5.439  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 5.629  ; 5.405  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 4.801  ; 4.654  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 4.972  ; 4.893  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 4.931  ; 4.829  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 5.805  ; 5.669  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 5.861  ; 5.685  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 5.467  ; 5.225  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 2.618  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 6.301  ; 5.993  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 5.643  ; 5.525  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 5.064  ; 4.853  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 6.301  ; 5.993  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 5.213  ; 5.017  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 5.393  ; 5.303  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 5.081  ; 4.914  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 5.178  ; 4.975  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 5.072  ; 4.877  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 4.923  ; 4.739  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 2.459  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 7.445  ; 7.185  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 7.708  ; 7.476  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.287  ; 8.046  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.276  ; 8.034  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 8.649  ; 8.391  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.125  ; 7.950  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 10.474 ; 9.852  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.770  ; 8.446  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 8.173  ; 7.954  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 7.445  ; 7.185  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.062  ; 7.845  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 7.531  ; 7.319  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 8.772  ; 8.422  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 7.598  ; 7.333  ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 7.516  ; 7.330  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 9.265  ; 9.075  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 9.946  ; 9.919  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 8.871  ; 8.795  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 7.516  ; 7.330  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 8.979  ; 8.755  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 11.644 ; 11.026 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 9.424  ; 9.730  ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 6.741  ; 6.534  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 7.682  ; 7.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 6.898  ; 6.666  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 7.304  ; 7.074  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 6.741  ; 6.534  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 7.102  ; 6.932  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 9.174  ; 8.603  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 8.023  ; 8.518  ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 7.503  ; 7.477  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 8.029  ; 7.763  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 7.997  ; 7.745  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 7.740  ; 7.527  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 7.714  ; 7.477  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 7.847  ; 7.594  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 7.800  ; 7.532  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 7.503  ; 7.710  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 6.621  ; 6.441  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 7.466  ; 7.196  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 6.621  ; 6.441  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 9.334  ; 8.758  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 8.723  ; 8.357  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 8.021  ; 7.713  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 8.474  ; 8.253  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 8.343  ; 8.670  ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 9.054  ; 8.917  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 9.117  ; 8.925  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 9.351  ; 9.082  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 9.378  ; 9.244  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 10.042 ; 9.815  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 9.680  ; 9.433  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 9.719  ; 9.528  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 9.054  ; 8.917  ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 8.471  ; 8.375  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 8.471  ; 8.375  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 10.412 ; 9.989  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 9.130  ; 9.036  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 9.461  ; 9.238  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 9.511  ; 9.303  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 8.919  ; 8.762  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 9.485  ; 9.291  ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 8.661  ; 8.540  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 8.661  ; 8.540  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 9.344  ; 9.228  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 9.231  ; 9.094  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 8.674  ; 8.545  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 9.304  ; 9.183  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 11.416 ; 10.923 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 9.199  ; 9.026  ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 8.838  ; 8.624  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 10.391 ; 10.206 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 9.729  ; 9.406  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 9.269  ; 9.196  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 9.368  ; 9.111  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 9.618  ; 9.464  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 8.838  ; 8.624  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 10.172 ; 9.845  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 7.270  ; 7.075  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 5.850  ; 5.743  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.267  ; 3.095  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.157  ; 3.935  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.284  ; 3.112  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.442  ; 3.290  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.852  ; 4.653  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.267  ; 3.095  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.382  ; 3.223  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.439  ; 3.292  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.553  ; 3.429  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.382  ; 3.227  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.364  ; 3.219  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.750  ; 3.599  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.672  ; 3.513  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.238  ; 3.123  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.238  ; 3.123  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.159  ; 3.960  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.372  ; 3.230  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.191  ; 4.004  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.960  ; 3.751  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.706  ; 4.484  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.470  ; 4.201  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.540  ; 4.298  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.235  ; 4.004  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.725  ; 4.450  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.556  ; 4.313  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.568  ; 4.329  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.866  ; 4.600  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.960  ; 3.751  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.344  ; 4.060  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.556  ; 4.291  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.346  ; 4.055  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.482  ; 4.206  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.308  ; 4.073  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.068  ; 3.850  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.182  ; 3.936  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 5.667  ; 5.346  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 5.727  ; 5.430  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 5.391  ; 5.115  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 4.691  ; 4.468  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 5.880  ; 5.655  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 6.562  ; 6.343  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 5.714  ; 5.415  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 5.384  ; 5.106  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 4.265  ; 4.040  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 4.657  ; 4.467  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 4.750  ; 4.459  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 4.711  ; 4.428  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 4.700  ; 4.423  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 4.656  ; 4.365  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 4.426  ; 4.171  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 4.611  ; 4.361  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.596  ; 3.413  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.412  ; 4.194  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.596  ; 3.413  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.896  ; 3.740  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.117  ; 2.974  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.452 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.528 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 4.158  ; 4.015  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 4.158  ; 4.015  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 4.670  ; 4.430  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 5.975  ; 5.757  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 5.242  ; 5.014  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 4.420  ; 4.235  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 4.736  ; 4.519  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 4.538  ; 4.394  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 4.628  ; 4.561  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 4.996  ; 4.797  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 4.204  ; 4.059  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 6.318  ; 6.047  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 5.025  ; 4.812  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 4.999  ; 4.780  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 4.204  ; 4.059  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 4.367  ; 4.287  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 4.330  ; 4.229  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 5.169  ; 5.034  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 5.224  ; 5.051  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 4.843  ; 4.607  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 2.116  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 4.457  ; 4.251  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 5.014  ; 4.897  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 4.457  ; 4.251  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 5.644  ; 5.345  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 4.601  ; 4.409  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 4.774  ; 4.684  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 4.472  ; 4.308  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 4.567  ; 4.369  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 4.463  ; 4.272  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 4.320  ; 4.140  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 1.960  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 6.685  ;        ;        ; 6.919  ;
; SW[0]      ; HEX4[0]     ; 40.352 ; 40.108 ; 40.685 ; 40.441 ;
; SW[0]      ; HEX4[1]     ; 41.058 ; 40.782 ; 41.391 ; 41.115 ;
; SW[0]      ; HEX4[2]     ; 40.603 ; 40.407 ; 40.936 ; 40.740 ;
; SW[0]      ; HEX4[3]     ; 41.314 ; 41.034 ; 41.647 ; 41.367 ;
; SW[0]      ; HEX4[4]     ; 40.944 ; 40.668 ; 41.277 ; 41.001 ;
; SW[0]      ; HEX4[5]     ; 40.948 ; 40.739 ; 41.281 ; 41.072 ;
; SW[0]      ; HEX4[6]     ; 41.636 ; 41.559 ; 41.969 ; 41.892 ;
; SW[0]      ; HEX5[0]     ; 38.761 ; 38.583 ; 39.094 ; 38.916 ;
; SW[0]      ; HEX5[1]     ; 40.741 ; 40.247 ; 41.074 ; 40.580 ;
; SW[0]      ; HEX5[2]     ; 39.478 ; 39.307 ; 39.811 ; 39.640 ;
; SW[0]      ; HEX5[3]     ; 39.800 ; 39.491 ; 40.133 ; 39.824 ;
; SW[0]      ; HEX5[4]     ; 39.861 ; 39.565 ; 40.194 ; 39.898 ;
; SW[0]      ; HEX5[5]     ; 39.241 ; 38.999 ; 39.574 ; 39.332 ;
; SW[0]      ; HEX5[6]     ; 39.819 ; 39.571 ; 40.152 ; 39.904 ;
; SW[0]      ; HEX6[0]     ; 35.436 ; 35.233 ; 35.769 ; 35.566 ;
; SW[0]      ; HEX6[1]     ; 36.395 ; 36.221 ; 36.728 ; 36.554 ;
; SW[0]      ; HEX6[2]     ; 36.126 ; 36.103 ; 36.459 ; 36.436 ;
; SW[0]      ; HEX6[3]     ; 35.703 ; 35.531 ; 36.036 ; 35.864 ;
; SW[0]      ; HEX6[4]     ; 36.093 ; 35.770 ; 36.426 ; 36.103 ;
; SW[0]      ; HEX6[5]     ; 38.219 ; 37.521 ; 38.552 ; 37.854 ;
; SW[0]      ; HEX6[6]     ; 35.974 ; 35.746 ; 36.307 ; 36.079 ;
; SW[0]      ; HEX7[0]     ; 28.665 ; 28.375 ; 29.096 ; 28.806 ;
; SW[0]      ; HEX7[1]     ; 29.192 ; 28.721 ; 29.623 ; 29.152 ;
; SW[0]      ; HEX7[2]     ; 28.832 ; 28.542 ; 29.263 ; 28.973 ;
; SW[0]      ; HEX7[3]     ; 30.149 ; 29.958 ; 30.580 ; 30.389 ;
; SW[0]      ; HEX7[4]     ; 29.110 ; 28.722 ; 29.541 ; 29.153 ;
; SW[0]      ; HEX7[5]     ; 29.594 ; 29.338 ; 30.025 ; 29.769 ;
; SW[0]      ; HEX7[6]     ; 30.753 ; 30.357 ; 31.184 ; 30.788 ;
; SW[1]      ; HEX4[0]     ; 40.259 ; 40.015 ; 40.592 ; 40.348 ;
; SW[1]      ; HEX4[1]     ; 40.965 ; 40.689 ; 41.298 ; 41.022 ;
; SW[1]      ; HEX4[2]     ; 40.510 ; 40.314 ; 40.843 ; 40.647 ;
; SW[1]      ; HEX4[3]     ; 41.221 ; 40.941 ; 41.554 ; 41.274 ;
; SW[1]      ; HEX4[4]     ; 40.851 ; 40.575 ; 41.184 ; 40.908 ;
; SW[1]      ; HEX4[5]     ; 40.855 ; 40.646 ; 41.188 ; 40.979 ;
; SW[1]      ; HEX4[6]     ; 41.543 ; 41.466 ; 41.876 ; 41.799 ;
; SW[1]      ; HEX5[0]     ; 38.668 ; 38.490 ; 39.001 ; 38.823 ;
; SW[1]      ; HEX5[1]     ; 40.648 ; 40.154 ; 40.981 ; 40.487 ;
; SW[1]      ; HEX5[2]     ; 39.385 ; 39.214 ; 39.718 ; 39.547 ;
; SW[1]      ; HEX5[3]     ; 39.707 ; 39.398 ; 40.040 ; 39.731 ;
; SW[1]      ; HEX5[4]     ; 39.768 ; 39.472 ; 40.101 ; 39.805 ;
; SW[1]      ; HEX5[5]     ; 39.148 ; 38.906 ; 39.481 ; 39.239 ;
; SW[1]      ; HEX5[6]     ; 39.726 ; 39.478 ; 40.059 ; 39.811 ;
; SW[1]      ; HEX6[0]     ; 35.343 ; 35.140 ; 35.676 ; 35.473 ;
; SW[1]      ; HEX6[1]     ; 36.302 ; 36.128 ; 36.635 ; 36.461 ;
; SW[1]      ; HEX6[2]     ; 36.033 ; 36.010 ; 36.366 ; 36.343 ;
; SW[1]      ; HEX6[3]     ; 35.610 ; 35.438 ; 35.943 ; 35.771 ;
; SW[1]      ; HEX6[4]     ; 36.000 ; 35.677 ; 36.333 ; 36.010 ;
; SW[1]      ; HEX6[5]     ; 38.126 ; 37.428 ; 38.459 ; 37.761 ;
; SW[1]      ; HEX6[6]     ; 35.881 ; 35.653 ; 36.214 ; 35.986 ;
; SW[1]      ; HEX7[0]     ; 28.877 ; 28.587 ; 29.272 ; 28.982 ;
; SW[1]      ; HEX7[1]     ; 29.404 ; 28.933 ; 29.799 ; 29.328 ;
; SW[1]      ; HEX7[2]     ; 29.044 ; 28.754 ; 29.439 ; 29.149 ;
; SW[1]      ; HEX7[3]     ; 30.361 ; 30.170 ; 30.756 ; 30.565 ;
; SW[1]      ; HEX7[4]     ; 29.322 ; 28.934 ; 29.717 ; 29.329 ;
; SW[1]      ; HEX7[5]     ; 29.806 ; 29.550 ; 30.201 ; 29.945 ;
; SW[1]      ; HEX7[6]     ; 30.965 ; 30.569 ; 31.360 ; 30.964 ;
; SW[2]      ; HEX4[0]     ; 40.286 ; 40.042 ; 40.665 ; 40.421 ;
; SW[2]      ; HEX4[1]     ; 40.992 ; 40.716 ; 41.371 ; 41.095 ;
; SW[2]      ; HEX4[2]     ; 40.537 ; 40.341 ; 40.916 ; 40.720 ;
; SW[2]      ; HEX4[3]     ; 41.248 ; 40.968 ; 41.627 ; 41.347 ;
; SW[2]      ; HEX4[4]     ; 40.878 ; 40.602 ; 41.257 ; 40.981 ;
; SW[2]      ; HEX4[5]     ; 40.882 ; 40.673 ; 41.261 ; 41.052 ;
; SW[2]      ; HEX4[6]     ; 41.570 ; 41.493 ; 41.949 ; 41.872 ;
; SW[2]      ; HEX5[0]     ; 38.695 ; 38.517 ; 39.074 ; 38.896 ;
; SW[2]      ; HEX5[1]     ; 40.675 ; 40.181 ; 41.054 ; 40.560 ;
; SW[2]      ; HEX5[2]     ; 39.412 ; 39.241 ; 39.791 ; 39.620 ;
; SW[2]      ; HEX5[3]     ; 39.734 ; 39.425 ; 40.113 ; 39.804 ;
; SW[2]      ; HEX5[4]     ; 39.795 ; 39.499 ; 40.174 ; 39.878 ;
; SW[2]      ; HEX5[5]     ; 39.175 ; 38.933 ; 39.554 ; 39.312 ;
; SW[2]      ; HEX5[6]     ; 39.753 ; 39.505 ; 40.132 ; 39.884 ;
; SW[2]      ; HEX6[0]     ; 35.370 ; 35.167 ; 35.749 ; 35.546 ;
; SW[2]      ; HEX6[1]     ; 36.329 ; 36.155 ; 36.708 ; 36.534 ;
; SW[2]      ; HEX6[2]     ; 36.060 ; 36.037 ; 36.439 ; 36.416 ;
; SW[2]      ; HEX6[3]     ; 35.637 ; 35.465 ; 36.016 ; 35.844 ;
; SW[2]      ; HEX6[4]     ; 36.027 ; 35.704 ; 36.406 ; 36.083 ;
; SW[2]      ; HEX6[5]     ; 38.153 ; 37.455 ; 38.532 ; 37.834 ;
; SW[2]      ; HEX6[6]     ; 35.908 ; 35.680 ; 36.287 ; 36.059 ;
; SW[2]      ; HEX7[0]     ; 28.835 ; 28.545 ; 29.116 ; 28.826 ;
; SW[2]      ; HEX7[1]     ; 29.362 ; 28.891 ; 29.643 ; 29.172 ;
; SW[2]      ; HEX7[2]     ; 29.002 ; 28.712 ; 29.283 ; 28.993 ;
; SW[2]      ; HEX7[3]     ; 30.319 ; 30.128 ; 30.600 ; 30.409 ;
; SW[2]      ; HEX7[4]     ; 29.280 ; 28.892 ; 29.561 ; 29.173 ;
; SW[2]      ; HEX7[5]     ; 29.764 ; 29.508 ; 30.045 ; 29.789 ;
; SW[2]      ; HEX7[6]     ; 30.923 ; 30.527 ; 31.204 ; 30.808 ;
; SW[3]      ; HEX4[0]     ; 39.163 ; 38.919 ; 39.758 ; 39.514 ;
; SW[3]      ; HEX4[1]     ; 39.869 ; 39.593 ; 40.464 ; 40.188 ;
; SW[3]      ; HEX4[2]     ; 39.414 ; 39.218 ; 40.009 ; 39.813 ;
; SW[3]      ; HEX4[3]     ; 40.125 ; 39.845 ; 40.720 ; 40.440 ;
; SW[3]      ; HEX4[4]     ; 39.755 ; 39.479 ; 40.350 ; 40.074 ;
; SW[3]      ; HEX4[5]     ; 39.759 ; 39.550 ; 40.354 ; 40.145 ;
; SW[3]      ; HEX4[6]     ; 40.447 ; 40.370 ; 41.042 ; 40.965 ;
; SW[3]      ; HEX5[0]     ; 37.572 ; 37.394 ; 38.167 ; 37.989 ;
; SW[3]      ; HEX5[1]     ; 39.552 ; 39.058 ; 40.147 ; 39.653 ;
; SW[3]      ; HEX5[2]     ; 38.289 ; 38.118 ; 38.884 ; 38.713 ;
; SW[3]      ; HEX5[3]     ; 38.611 ; 38.302 ; 39.206 ; 38.897 ;
; SW[3]      ; HEX5[4]     ; 38.672 ; 38.376 ; 39.267 ; 38.971 ;
; SW[3]      ; HEX5[5]     ; 38.052 ; 37.810 ; 38.647 ; 38.405 ;
; SW[3]      ; HEX5[6]     ; 38.630 ; 38.382 ; 39.225 ; 38.977 ;
; SW[3]      ; HEX6[0]     ; 34.121 ; 33.918 ; 34.842 ; 34.639 ;
; SW[3]      ; HEX6[1]     ; 35.080 ; 34.906 ; 35.801 ; 35.627 ;
; SW[3]      ; HEX6[2]     ; 34.811 ; 34.788 ; 35.532 ; 35.509 ;
; SW[3]      ; HEX6[3]     ; 34.388 ; 34.216 ; 35.109 ; 34.937 ;
; SW[3]      ; HEX6[4]     ; 34.778 ; 34.455 ; 35.499 ; 35.176 ;
; SW[3]      ; HEX6[5]     ; 36.904 ; 36.206 ; 37.625 ; 36.927 ;
; SW[3]      ; HEX6[6]     ; 34.659 ; 34.431 ; 35.380 ; 35.152 ;
; SW[3]      ; HEX7[0]     ; 28.749 ; 28.459 ; 29.185 ; 28.895 ;
; SW[3]      ; HEX7[1]     ; 29.276 ; 28.805 ; 29.712 ; 29.241 ;
; SW[3]      ; HEX7[2]     ; 28.916 ; 28.626 ; 29.352 ; 29.062 ;
; SW[3]      ; HEX7[3]     ; 30.233 ; 30.042 ; 30.669 ; 30.478 ;
; SW[3]      ; HEX7[4]     ; 29.194 ; 28.806 ; 29.630 ; 29.242 ;
; SW[3]      ; HEX7[5]     ; 29.678 ; 29.422 ; 30.114 ; 29.858 ;
; SW[3]      ; HEX7[6]     ; 30.837 ; 30.441 ; 31.273 ; 30.877 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 6.444  ;        ;        ; 6.667  ;
; SW[0]      ; HEX4[0]     ; 10.764 ; 10.516 ; 11.089 ; 10.841 ;
; SW[0]      ; HEX4[1]     ; 11.433 ; 11.169 ; 11.758 ; 11.494 ;
; SW[0]      ; HEX4[2]     ; 11.135 ; 10.839 ; 11.478 ; 11.164 ;
; SW[0]      ; HEX4[3]     ; 11.691 ; 11.408 ; 12.016 ; 11.733 ;
; SW[0]      ; HEX4[4]     ; 11.333 ; 11.030 ; 11.658 ; 11.355 ;
; SW[0]      ; HEX4[5]     ; 11.489 ; 11.122 ; 11.819 ; 11.447 ;
; SW[0]      ; HEX4[6]     ; 11.958 ; 11.917 ; 12.283 ; 12.242 ;
; SW[0]      ; HEX5[0]     ; 10.362 ; 10.185 ; 10.687 ; 10.510 ;
; SW[0]      ; HEX5[1]     ; 12.332 ; 11.840 ; 12.657 ; 12.165 ;
; SW[0]      ; HEX5[2]     ; 11.047 ; 11.020 ; 11.372 ; 11.350 ;
; SW[0]      ; HEX5[3]     ; 11.361 ; 11.057 ; 11.686 ; 11.382 ;
; SW[0]      ; HEX5[4]     ; 11.418 ; 11.128 ; 11.743 ; 11.453 ;
; SW[0]      ; HEX5[5]     ; 10.821 ; 10.582 ; 11.146 ; 10.907 ;
; SW[0]      ; HEX5[6]     ; 11.378 ; 11.137 ; 11.703 ; 11.462 ;
; SW[0]      ; HEX6[0]     ; 11.383 ; 11.217 ; 11.708 ; 11.542 ;
; SW[0]      ; HEX6[1]     ; 12.248 ; 12.104 ; 12.573 ; 12.429 ;
; SW[0]      ; HEX6[2]     ; 12.138 ; 12.055 ; 12.463 ; 12.380 ;
; SW[0]      ; HEX6[3]     ; 11.580 ; 11.433 ; 11.905 ; 11.758 ;
; SW[0]      ; HEX6[4]     ; 12.129 ; 11.848 ; 12.454 ; 12.173 ;
; SW[0]      ; HEX6[5]     ; 14.250 ; 13.589 ; 14.575 ; 13.914 ;
; SW[0]      ; HEX6[6]     ; 11.931 ; 11.674 ; 12.256 ; 11.999 ;
; SW[0]      ; HEX7[0]     ; 11.920 ; 11.630 ; 12.245 ; 11.955 ;
; SW[0]      ; HEX7[1]     ; 12.427 ; 11.963 ; 12.752 ; 12.288 ;
; SW[0]      ; HEX7[2]     ; 12.092 ; 11.841 ; 12.417 ; 12.171 ;
; SW[0]      ; HEX7[3]     ; 12.947 ; 12.712 ; 13.272 ; 13.037 ;
; SW[0]      ; HEX7[4]     ; 12.338 ; 11.923 ; 12.668 ; 12.248 ;
; SW[0]      ; HEX7[5]     ; 12.533 ; 12.222 ; 12.858 ; 12.547 ;
; SW[0]      ; HEX7[6]     ; 13.598 ; 13.236 ; 13.923 ; 13.561 ;
; SW[1]      ; HEX4[0]     ; 10.995 ; 10.781 ; 11.392 ; 11.161 ;
; SW[1]      ; HEX4[1]     ; 11.654 ; 11.426 ; 12.051 ; 11.806 ;
; SW[1]      ; HEX4[2]     ; 11.254 ; 11.100 ; 11.651 ; 11.480 ;
; SW[1]      ; HEX4[3]     ; 11.919 ; 11.672 ; 12.316 ; 12.052 ;
; SW[1]      ; HEX4[4]     ; 11.582 ; 11.286 ; 11.962 ; 11.683 ;
; SW[1]      ; HEX4[5]     ; 11.626 ; 11.386 ; 12.006 ; 11.783 ;
; SW[1]      ; HEX4[6]     ; 12.218 ; 12.140 ; 12.599 ; 12.537 ;
; SW[1]      ; HEX5[0]     ; 11.065 ; 10.888 ; 11.414 ; 11.237 ;
; SW[1]      ; HEX5[1]     ; 13.035 ; 12.543 ; 13.384 ; 12.892 ;
; SW[1]      ; HEX5[2]     ; 11.750 ; 11.684 ; 12.099 ; 12.001 ;
; SW[1]      ; HEX5[3]     ; 12.064 ; 11.760 ; 12.413 ; 12.109 ;
; SW[1]      ; HEX5[4]     ; 12.121 ; 11.831 ; 12.470 ; 12.180 ;
; SW[1]      ; HEX5[5]     ; 11.524 ; 11.285 ; 11.873 ; 11.634 ;
; SW[1]      ; HEX5[6]     ; 12.081 ; 11.840 ; 12.430 ; 12.189 ;
; SW[1]      ; HEX6[0]     ; 12.086 ; 11.920 ; 12.435 ; 12.269 ;
; SW[1]      ; HEX6[1]     ; 12.951 ; 12.807 ; 13.300 ; 13.156 ;
; SW[1]      ; HEX6[2]     ; 12.841 ; 12.758 ; 13.190 ; 13.107 ;
; SW[1]      ; HEX6[3]     ; 12.283 ; 12.136 ; 12.632 ; 12.485 ;
; SW[1]      ; HEX6[4]     ; 12.832 ; 12.551 ; 13.181 ; 12.900 ;
; SW[1]      ; HEX6[5]     ; 14.953 ; 14.292 ; 15.302 ; 14.641 ;
; SW[1]      ; HEX6[6]     ; 12.634 ; 12.377 ; 12.983 ; 12.726 ;
; SW[1]      ; HEX7[0]     ; 12.623 ; 12.333 ; 12.945 ; 12.660 ;
; SW[1]      ; HEX7[1]     ; 13.130 ; 12.666 ; 13.451 ; 12.992 ;
; SW[1]      ; HEX7[2]     ; 12.795 ; 12.505 ; 13.144 ; 12.822 ;
; SW[1]      ; HEX7[3]     ; 13.650 ; 13.415 ; 13.999 ; 13.764 ;
; SW[1]      ; HEX7[4]     ; 13.002 ; 12.626 ; 13.319 ; 12.975 ;
; SW[1]      ; HEX7[5]     ; 13.204 ; 12.925 ; 13.521 ; 13.274 ;
; SW[1]      ; HEX7[6]     ; 14.301 ; 13.939 ; 14.650 ; 14.288 ;
; SW[2]      ; HEX4[0]     ; 11.135 ; 10.904 ; 11.436 ; 11.222 ;
; SW[2]      ; HEX4[1]     ; 11.794 ; 11.549 ; 12.095 ; 11.867 ;
; SW[2]      ; HEX4[2]     ; 11.394 ; 11.223 ; 11.695 ; 11.541 ;
; SW[2]      ; HEX4[3]     ; 12.059 ; 11.795 ; 12.360 ; 12.113 ;
; SW[2]      ; HEX4[4]     ; 11.705 ; 11.426 ; 12.023 ; 11.727 ;
; SW[2]      ; HEX4[5]     ; 11.749 ; 11.526 ; 12.067 ; 11.827 ;
; SW[2]      ; HEX4[6]     ; 12.342 ; 12.280 ; 12.659 ; 12.581 ;
; SW[2]      ; HEX5[0]     ; 11.510 ; 11.333 ; 11.859 ; 11.682 ;
; SW[2]      ; HEX5[1]     ; 13.480 ; 12.988 ; 13.829 ; 13.337 ;
; SW[2]      ; HEX5[2]     ; 12.195 ; 12.121 ; 12.544 ; 12.439 ;
; SW[2]      ; HEX5[3]     ; 12.509 ; 12.205 ; 12.858 ; 12.554 ;
; SW[2]      ; HEX5[4]     ; 12.566 ; 12.276 ; 12.915 ; 12.625 ;
; SW[2]      ; HEX5[5]     ; 11.969 ; 11.730 ; 12.318 ; 12.079 ;
; SW[2]      ; HEX5[6]     ; 12.526 ; 12.285 ; 12.875 ; 12.634 ;
; SW[2]      ; HEX6[0]     ; 12.531 ; 12.365 ; 12.880 ; 12.714 ;
; SW[2]      ; HEX6[1]     ; 13.396 ; 13.252 ; 13.745 ; 13.601 ;
; SW[2]      ; HEX6[2]     ; 13.286 ; 13.203 ; 13.635 ; 13.552 ;
; SW[2]      ; HEX6[3]     ; 12.728 ; 12.581 ; 13.077 ; 12.930 ;
; SW[2]      ; HEX6[4]     ; 13.277 ; 12.996 ; 13.626 ; 13.345 ;
; SW[2]      ; HEX6[5]     ; 15.398 ; 14.737 ; 15.740 ; 15.086 ;
; SW[2]      ; HEX6[6]     ; 13.079 ; 12.822 ; 13.428 ; 13.171 ;
; SW[2]      ; HEX7[0]     ; 13.065 ; 12.778 ; 13.383 ; 13.098 ;
; SW[2]      ; HEX7[1]     ; 13.571 ; 13.111 ; 13.889 ; 13.430 ;
; SW[2]      ; HEX7[2]     ; 13.240 ; 12.942 ; 13.589 ; 13.260 ;
; SW[2]      ; HEX7[3]     ; 14.095 ; 13.860 ; 14.444 ; 14.209 ;
; SW[2]      ; HEX7[4]     ; 13.439 ; 13.071 ; 13.757 ; 13.420 ;
; SW[2]      ; HEX7[5]     ; 13.641 ; 13.370 ; 13.959 ; 13.719 ;
; SW[2]      ; HEX7[6]     ; 14.746 ; 14.384 ; 15.095 ; 14.733 ;
; SW[3]      ; HEX4[0]     ; 12.001 ; 11.770 ; 12.356 ; 12.142 ;
; SW[3]      ; HEX4[1]     ; 12.660 ; 12.415 ; 13.015 ; 12.787 ;
; SW[3]      ; HEX4[2]     ; 12.260 ; 12.089 ; 12.615 ; 12.461 ;
; SW[3]      ; HEX4[3]     ; 12.925 ; 12.661 ; 13.280 ; 13.033 ;
; SW[3]      ; HEX4[4]     ; 12.571 ; 12.292 ; 12.943 ; 12.647 ;
; SW[3]      ; HEX4[5]     ; 12.615 ; 12.392 ; 12.987 ; 12.747 ;
; SW[3]      ; HEX4[6]     ; 13.208 ; 13.146 ; 13.579 ; 13.501 ;
; SW[3]      ; HEX5[0]     ; 11.992 ; 11.815 ; 12.647 ; 12.475 ;
; SW[3]      ; HEX5[1]     ; 13.962 ; 13.470 ; 14.617 ; 14.130 ;
; SW[3]      ; HEX5[2]     ; 12.677 ; 13.298 ; 14.082 ; 13.174 ;
; SW[3]      ; HEX5[3]     ; 12.991 ; 12.687 ; 13.646 ; 13.347 ;
; SW[3]      ; HEX5[4]     ; 13.048 ; 12.758 ; 13.704 ; 13.419 ;
; SW[3]      ; HEX5[5]     ; 12.451 ; 12.212 ; 13.107 ; 12.873 ;
; SW[3]      ; HEX5[6]     ; 13.008 ; 12.767 ; 13.667 ; 13.421 ;
; SW[3]      ; HEX6[0]     ; 13.011 ; 12.845 ; 13.753 ; 13.557 ;
; SW[3]      ; HEX6[1]     ; 13.876 ; 13.732 ; 14.619 ; 14.444 ;
; SW[3]      ; HEX6[2]     ; 13.766 ; 13.814 ; 14.729 ; 14.322 ;
; SW[3]      ; HEX6[3]     ; 13.208 ; 13.061 ; 13.950 ; 13.772 ;
; SW[3]      ; HEX6[4]     ; 13.888 ; 13.476 ; 14.383 ; 14.413 ;
; SW[3]      ; HEX6[5]     ; 16.105 ; 15.217 ; 16.496 ; 16.204 ;
; SW[3]      ; HEX6[6]     ; 13.559 ; 13.302 ; 14.273 ; 14.047 ;
; SW[3]      ; HEX7[0]     ; 13.915 ; 13.625 ; 14.393 ; 14.108 ;
; SW[3]      ; HEX7[1]     ; 14.422 ; 13.958 ; 14.899 ; 14.440 ;
; SW[3]      ; HEX7[2]     ; 14.087 ; 13.928 ; 14.677 ; 14.270 ;
; SW[3]      ; HEX7[3]     ; 14.939 ; 14.704 ; 15.500 ; 15.270 ;
; SW[3]      ; HEX7[4]     ; 14.382 ; 13.918 ; 14.767 ; 14.502 ;
; SW[3]      ; HEX7[5]     ; 14.525 ; 14.214 ; 14.969 ; 14.900 ;
; SW[3]      ; HEX7[6]     ; 15.590 ; 15.228 ; 16.157 ; 15.790 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.014 ; 3.849 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.014 ; 3.849 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.686 ; 4.521 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.326 ; 4.161 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.679 ; 4.514 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.326 ; 4.161 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.637 ; 4.472 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.637 ; 4.472 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.630 ; 4.465 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.310 ; 4.145 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.310 ; 4.145 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.680 ; 4.515 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.048 ; 3.883 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.680 ; 4.515 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.632 ; 4.467 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.563 ; 4.433 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.310 ; 4.145 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.686 ; 5.521 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.354 ; 5.189 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.714 ; 4.549 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.652 ; 5.487 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.652 ; 5.487 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 5.035 ; 4.870 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.686 ; 5.521 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.639 ; 5.474 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.310 ; 4.145 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.602 ; 4.437 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.602 ; 4.437 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.602 ; 4.437 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.630 ; 4.465 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.328 ; 4.163 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.630 ; 4.465 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.332 ; 4.167 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.471 ; 3.306 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.471 ; 3.306 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.116 ; 3.951 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.771 ; 3.606 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.109 ; 3.944 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.771 ; 3.606 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.069 ; 3.904 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.069 ; 3.904 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.062 ; 3.897 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.755 ; 3.590 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.755 ; 3.590 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.110 ; 3.945 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.504 ; 3.339 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.110 ; 3.945 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.065 ; 3.900 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.994 ; 3.864 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.755 ; 3.590 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.076 ; 4.911 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.757 ; 4.592 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.143 ; 3.978 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.043 ; 4.878 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.043 ; 4.878 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.452 ; 4.287 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.076 ; 4.911 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.031 ; 4.866 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.755 ; 3.590 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.035 ; 3.870 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.035 ; 3.870 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.035 ; 3.870 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.062 ; 3.897 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.773 ; 3.608 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.062 ; 3.897 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.776 ; 3.611 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.814     ; 3.979     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.814     ; 3.979     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.495     ; 4.660     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.150     ; 4.315     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.472     ; 4.637     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.150     ; 4.315     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.444     ; 4.609     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.444     ; 4.609     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.414     ; 4.579     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.131     ; 4.296     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.131     ; 4.296     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.488     ; 4.653     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.858     ; 4.023     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.488     ; 4.653     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.428     ; 4.593     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.383     ; 4.513     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.131     ; 4.296     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 5.503     ; 5.668     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 5.171     ; 5.336     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 4.531     ; 4.696     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 5.469     ; 5.634     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 5.469     ; 5.634     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.880     ; 5.045     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 5.503     ; 5.668     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 5.456     ; 5.621     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 4.131     ; 4.296     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 4.398     ; 4.563     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 4.398     ; 4.563     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 4.398     ; 4.563     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 4.414     ; 4.579     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 4.148     ; 4.313     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 4.414     ; 4.579     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 4.149     ; 4.314     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.272     ; 3.437     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.272     ; 3.437     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.926     ; 4.091     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.595     ; 3.760     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.904     ; 4.069     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.595     ; 3.760     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.877     ; 4.042     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.877     ; 4.042     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.848     ; 4.013     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.577     ; 3.742     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.577     ; 3.742     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.919     ; 4.084     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.314     ; 3.479     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.919     ; 4.084     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.862     ; 4.027     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.816     ; 3.946     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.577     ; 3.742     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 4.894     ; 5.059     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 4.575     ; 4.740     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.960     ; 4.125     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 4.861     ; 5.026     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 4.861     ; 5.026     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 4.296     ; 4.461     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 4.894     ; 5.059     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 4.848     ; 5.013     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.577     ; 3.742     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.833     ; 3.998     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.833     ; 3.998     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.833     ; 3.998     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.848     ; 4.013     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.593     ; 3.758     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.848     ; 4.013     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.594     ; 3.759     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.553 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 5.326  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 5.447  ; 0.000         ;
; CLOCK_50                                                              ; 11.307 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                              ; 0.019 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.175 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 6.190  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 6.203  ; 0.000         ;
; CLOCK_50                                                              ; 17.312 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                              ; 1.560 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2.664 ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 2.799 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 4.753  ; 0.000         ;
; CLOCK_50                                                              ; 9.244  ; 0.000         ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 14.755 ; 0.000         ;
; CLOCK2_50                                                             ; 16.000 ; 0.000         ;
; CLOCK3_50                                                             ; 16.000 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                          ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.326 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.797      ;
; 5.327 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.796      ;
; 5.327 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.796      ;
; 5.327 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.796      ;
; 5.328 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.795      ;
; 5.328 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.795      ;
; 5.329 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.794      ;
; 5.329 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.794      ;
; 5.330 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.793      ;
; 5.330 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.793      ;
; 5.330 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.793      ;
; 5.330 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.793      ;
; 5.429 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.693      ;
; 5.430 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.692      ;
; 5.430 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.692      ;
; 5.431 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.691      ;
; 5.432 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.690      ;
; 5.432 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.690      ;
; 5.433 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.689      ;
; 5.435 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.687      ;
; 5.435 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.687      ;
; 5.436 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.686      ;
; 5.436 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.686      ;
; 5.436 ; TUMOUR:tumour|array_r[8][2] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.686      ;
; 5.458 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.665      ;
; 5.459 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.664      ;
; 5.459 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.664      ;
; 5.459 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.664      ;
; 5.460 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.663      ;
; 5.460 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.663      ;
; 5.461 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.662      ;
; 5.461 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.662      ;
; 5.462 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.661      ;
; 5.462 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.661      ;
; 5.462 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.661      ;
; 5.462 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.814     ; 2.661      ;
; 5.464 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.675      ;
; 5.465 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.674      ;
; 5.465 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.674      ;
; 5.465 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.674      ;
; 5.466 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.673      ;
; 5.466 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.673      ;
; 5.467 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.672      ;
; 5.467 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.672      ;
; 5.468 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.671      ;
; 5.468 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.671      ;
; 5.468 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.671      ;
; 5.468 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.671      ;
; 5.522 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.617      ;
; 5.523 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.616      ;
; 5.523 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.616      ;
; 5.523 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.616      ;
; 5.524 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.615      ;
; 5.524 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.615      ;
; 5.525 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.614      ;
; 5.525 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.614      ;
; 5.526 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.613      ;
; 5.526 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.613      ;
; 5.526 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.613      ;
; 5.526 ; TUMOUR:tumour|array_r[4][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.613      ;
; 5.542 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.597      ;
; 5.543 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.596      ;
; 5.543 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.596      ;
; 5.543 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.596      ;
; 5.544 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.595      ;
; 5.544 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.595      ;
; 5.545 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.594      ;
; 5.545 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.594      ;
; 5.546 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.593      ;
; 5.546 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.593      ;
; 5.546 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.593      ;
; 5.546 ; TUMOUR:tumour|array_r[4][1] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.798     ; 2.593      ;
; 5.561 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.561      ;
; 5.562 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.560      ;
; 5.562 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.560      ;
; 5.563 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.559      ;
; 5.564 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.558      ;
; 5.564 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.558      ;
; 5.565 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.557      ;
; 5.567 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.571      ;
; 5.567 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.555      ;
; 5.567 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.555      ;
; 5.568 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.570      ;
; 5.568 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.570      ;
; 5.568 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.554      ;
; 5.568 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.554      ;
; 5.568 ; TUMOUR:tumour|array_r[8][0] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.815     ; 2.554      ;
; 5.569 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.569      ;
; 5.570 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.568      ;
; 5.570 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.568      ;
; 5.571 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.567      ;
; 5.573 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.565      ;
; 5.573 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.565      ;
; 5.574 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.564      ;
; 5.574 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.564      ;
; 5.574 ; TUMOUR:tumour|array_r[4][3] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.799     ; 2.564      ;
; 5.594 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.531      ;
; 5.595 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.530      ;
; 5.595 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.530      ;
; 5.595 ; TUMOUR:tumour|array_r[8][5] ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.812     ; 2.530      ;
+-------+-----------------------------+--------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.447 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 2.620      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.451 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.864     ; 2.622      ;
; 5.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.618      ;
; 5.456 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.618      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[7]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[8]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[9]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[10] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[11] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[12] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[13] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[14] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[15] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.742 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[16] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 2.323      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[7]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[8]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[9]  ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[10] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[11] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[12] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[13] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[14] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[15] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.791 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[16] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.863     ; 2.283      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[17] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[18] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[21] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[19] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[20] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[25] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[22] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[23] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[24] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.873 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rWR_ADDR[26] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 2.193      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[17] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[23] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[18] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[19] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[20] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[21] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[22] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[24] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[26] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 5.875 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|rRD_ADDR[25] ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.856     ; 2.206      ;
; 6.137 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK      ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.929      ;
; 6.294 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR          ; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.772      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.493 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.461      ;
; 6.496 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.459      ;
; 6.496 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.459      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.497 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.451      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[12]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[11]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[10]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.529 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[9]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 3.425      ;
; 6.532 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[8]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.423      ;
; 6.532 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[7]     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.423      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[17]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[26]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[24]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[23]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[21]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[20]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[18]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.415      ;
; 6.765 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[16]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.194      ;
; 6.765 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[15]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.194      ;
; 6.765 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[14]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.194      ;
; 6.765 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[13]    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.194      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                          ;
+--------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.307 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.825      ;
; 11.388 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.744      ;
; 11.390 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.742      ;
; 11.390 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.742      ;
; 11.547 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 8.587      ;
; 11.565 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 8.569      ;
; 11.587 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 8.547      ;
; 11.617 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 8.517      ;
; 11.696 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.436      ;
; 11.742 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.390      ;
; 11.868 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 8.265      ;
; 11.872 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 8.260      ;
; 11.933 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 8.006      ;
; 12.013 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 8.120      ;
; 12.014 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.925      ;
; 12.016 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.923      ;
; 12.016 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.923      ;
; 12.093 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 8.040      ;
; 12.173 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.768      ;
; 12.191 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.750      ;
; 12.213 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.728      ;
; 12.243 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.698      ;
; 12.322 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.617      ;
; 12.368 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.571      ;
; 12.420 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.149      ; 7.716      ;
; 12.494 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 7.446      ;
; 12.498 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.441      ;
; 12.639 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 7.301      ;
; 12.680 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.257      ;
; 12.719 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 7.221      ;
; 12.761 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.176      ;
; 12.763 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.174      ;
; 12.763 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 7.174      ;
; 12.920 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.019      ;
; 12.938 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 7.001      ;
; 12.960 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.979      ;
; 12.990 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 6.949      ;
; 13.046 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.897      ;
; 13.069 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.868      ;
; 13.115 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.822      ;
; 13.241 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.697      ;
; 13.245 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 6.692      ;
; 13.386 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.552      ;
; 13.466 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.472      ;
; 13.501 ; calculator:comb_3|num2_r[1][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.435      ;
; 13.582 ; calculator:comb_3|num2_r[1][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.354      ;
; 13.584 ; calculator:comb_3|num2_r[1][0]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.352      ;
; 13.584 ; calculator:comb_3|num2_r[1][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.352      ;
; 13.741 ; calculator:comb_3|num1_r[1][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.197      ;
; 13.759 ; calculator:comb_3|num1_r[1][0]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.179      ;
; 13.781 ; calculator:comb_3|num1_r[1][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.157      ;
; 13.793 ; calculator:comb_3|num2_r[0][0]             ; calculator:comb_3|ans_r[2]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.148      ;
; 13.811 ; calculator:comb_3|num1_r[1][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 6.127      ;
; 13.890 ; calculator:comb_3|num2_r[0][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.046      ;
; 13.911 ; Recognition:recognition|end_fat_r[10][1]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 6.016      ;
; 13.936 ; calculator:comb_3|num2_r[0][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 6.000      ;
; 13.946 ; Recognition:recognition|end_fat_r[11][1]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.998      ;
; 14.009 ; Recognition:recognition|end_fat_r[10][2]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.918      ;
; 14.062 ; calculator:comb_3|num1_r[0][1]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.875      ;
; 14.066 ; calculator:comb_3|num2_r[0][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 5.870      ;
; 14.093 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.846      ;
; 14.100 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.839      ;
; 14.110 ; Recognition:recognition|start_fat_r[11][2] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.804      ;
; 14.125 ; Recognition:recognition|start_fat_r[10][1] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.793      ;
; 14.149 ; Recognition:recognition|start_fat_r[11][1] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.765      ;
; 14.154 ; Recognition:recognition|start_fat_r[10][2] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.770      ;
; 14.156 ; Recognition:recognition|start_fat_r[11][0] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.766      ;
; 14.174 ; Recognition:recognition|end_fat_r[11][2]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.770      ;
; 14.207 ; calculator:comb_3|num1_r[0][2]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.730      ;
; 14.217 ; Recognition:recognition|start_fat_r[10][0] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.713      ;
; 14.223 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.706      ;
; 14.244 ; Recognition:recognition|end_fat_r[10][1]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.683      ;
; 14.248 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.691      ;
; 14.255 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.684      ;
; 14.264 ; Recognition:recognition|end_fat_r[11][0]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 5.658      ;
; 14.278 ; TUMOUR:tumour|lastpoint_y_r[1][1]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.661      ;
; 14.279 ; Recognition:recognition|end_fat_r[11][1]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 5.665      ;
; 14.287 ; calculator:comb_3|num1_r[0][3]             ; calculator:comb_3|ans_r[3]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.650      ;
; 14.289 ; TUMOUR:tumour|lastpoint_x_r[1][1]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.650      ;
; 14.293 ; Recognition:recognition|end_fat_r[10][0]   ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 5.637      ;
; 14.328 ; TUMOUR:tumour|startpoint_y_r[1][0]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.603      ;
; 14.331 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.616      ;
; 14.338 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 5.609      ;
; 14.342 ; Recognition:recognition|end_fat_r[10][2]   ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 5.585      ;
; 14.378 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 5.551      ;
; 14.394 ; TUMOUR:tumour|lastpoint_y_r[1][0]          ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.545      ;
; 14.401 ; TUMOUR:tumour|lastpoint_x_r[1][0]          ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.538      ;
; 14.417 ; TUMOUR:tumour|lastpoint_y_r[1][2]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.522      ;
; 14.421 ; Recognition:recognition|start_fat_r[11][3] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.493      ;
; 14.421 ; TUMOUR:tumour|lastpoint_x_r[1][2]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.518      ;
; 14.426 ; TUMOUR:tumour|startpoint_x_r[1][1]         ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.505      ;
; 14.429 ; Recognition:recognition|start_fat_r[10][3] ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 5.495      ;
; 14.433 ; TUMOUR:tumour|lastpoint_y_r[1][1]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.506      ;
; 14.443 ; Recognition:recognition|start_fat_r[11][2] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.471      ;
; 14.444 ; TUMOUR:tumour|lastpoint_x_r[1][1]          ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.495      ;
; 14.454 ; TUMOUR:tumour|lastpoint_x_r[1][3]          ; Recognition:recognition|result_r[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 5.485      ;
; 14.458 ; Recognition:recognition|start_fat_r[10][1] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.460      ;
; 14.461 ; TUMOUR:tumour|startpoint_x_r[1][0]         ; Recognition:recognition|result_r[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.050     ; 5.476      ;
; 14.482 ; Recognition:recognition|start_fat_r[11][1] ; Recognition:recognition|result_r[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 5.432      ;
; 14.483 ; TUMOUR:tumour|startpoint_y_r[1][0]         ; Recognition:recognition|result_r[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 5.448      ;
+--------+--------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.019 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[21]                   ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 0.732      ;
; 0.037 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|Cont[20]                   ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 0.750      ;
; 0.181 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                     ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; calculator:comb_3|fin_r                                       ; calculator:comb_3|fin_r                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|num1_r[0][0]                                ; calculator:comb_3|num1_r[0][0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|num2_r[0][0]                                ; calculator:comb_3|num2_r[0][0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|state_r.run                                 ; calculator:comb_3|state_r.run                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|counter_r.10                                ; calculator:comb_3|counter_r.10                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|counter_r.01                                ; calculator:comb_3|counter_r.01                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|counter_r.00                                ; calculator:comb_3|counter_r.00                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|state_r.read2                               ; calculator:comb_3|state_r.read2                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; calculator:comb_3|state_r.IDLE                                ; calculator:comb_3|state_r.IDLE                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][2]                                   ; TUMOUR:tumour|array_r[1][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][5]                                   ; TUMOUR:tumour|array_r[1][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][7]                                   ; TUMOUR:tumour|array_r[1][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][4]                                   ; TUMOUR:tumour|array_r[1][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][6]                                   ; TUMOUR:tumour|array_r[1][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][1]                                   ; TUMOUR:tumour|array_r[1][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][0]                                   ; TUMOUR:tumour|array_r[1][0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Recognition:recognition|counter1_r[1]                         ; Recognition:recognition|counter1_r[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Recognition:recognition|counter1_r[2]                         ; Recognition:recognition|counter1_r[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; TUMOUR:tumour|array_r[1][3]                                   ; TUMOUR:tumour|array_r[1][3]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Recognition:recognition|result_r[3]                           ; Recognition:recognition|result_r[3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[5][2]                       ; Recognition:recognition|end_fat_r[5][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[5][1]                       ; Recognition:recognition|end_fat_r[5][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[6][2]                       ; Recognition:recognition|end_fat_r[6][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[6][1]                       ; Recognition:recognition|end_fat_r[6][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[7][2]                       ; Recognition:recognition|end_fat_r[7][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[7][1]                       ; Recognition:recognition|end_fat_r[7][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[10][2]                      ; Recognition:recognition|end_fat_r[10][2]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[10][1]                      ; Recognition:recognition|end_fat_r[10][1]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[9][2]                       ; Recognition:recognition|end_fat_r[9][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[9][1]                       ; Recognition:recognition|end_fat_r[9][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[8][2]                       ; Recognition:recognition|end_fat_r[8][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[8][1]                       ; Recognition:recognition|end_fat_r[8][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[4][2]                       ; Recognition:recognition|end_fat_r[4][2]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Recognition:recognition|end_fat_r[3][1]                       ; Recognition:recognition|end_fat_r[3][1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[9][2]                                   ; TUMOUR:tumour|array_r[9][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[11][2]                                  ; TUMOUR:tumour|array_r[11][2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[8][2]                                   ; TUMOUR:tumour|array_r[8][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[10][2]                                  ; TUMOUR:tumour|array_r[10][2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[2][2]                                   ; TUMOUR:tumour|array_r[2][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[0][2]                                   ; TUMOUR:tumour|array_r[0][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[3][2]                                   ; TUMOUR:tumour|array_r[3][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[6][2]                                   ; TUMOUR:tumour|array_r[6][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[7][2]                                   ; TUMOUR:tumour|array_r[7][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[4][2]                                   ; TUMOUR:tumour|array_r[4][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[5][2]                                   ; TUMOUR:tumour|array_r[5][2]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[11][5]                                  ; TUMOUR:tumour|array_r[11][5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[9][5]                                   ; TUMOUR:tumour|array_r[9][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[8][5]                                   ; TUMOUR:tumour|array_r[8][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[10][5]                                  ; TUMOUR:tumour|array_r[10][5]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[0][5]                                   ; TUMOUR:tumour|array_r[0][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[3][5]                                   ; TUMOUR:tumour|array_r[3][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[2][5]                                   ; TUMOUR:tumour|array_r[2][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[7][5]                                   ; TUMOUR:tumour|array_r[7][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[6][5]                                   ; TUMOUR:tumour|array_r[6][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[4][5]                                   ; TUMOUR:tumour|array_r[4][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[5][5]                                   ; TUMOUR:tumour|array_r[5][5]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[0][7]                                   ; TUMOUR:tumour|array_r[0][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[3][7]                                   ; TUMOUR:tumour|array_r[3][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[2][7]                                   ; TUMOUR:tumour|array_r[2][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[7][7]                                   ; TUMOUR:tumour|array_r[7][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[6][7]                                   ; TUMOUR:tumour|array_r[6][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[4][7]                                   ; TUMOUR:tumour|array_r[4][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[5][7]                                   ; TUMOUR:tumour|array_r[5][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[11][7]                                  ; TUMOUR:tumour|array_r[11][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[8][7]                                   ; TUMOUR:tumour|array_r[8][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[9][7]                                   ; TUMOUR:tumour|array_r[9][7]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[10][7]                                  ; TUMOUR:tumour|array_r[10][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[11][4]                                  ; TUMOUR:tumour|array_r[11][4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[9][4]                                   ; TUMOUR:tumour|array_r[9][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[8][4]                                   ; TUMOUR:tumour|array_r[8][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[10][4]                                  ; TUMOUR:tumour|array_r[10][4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[4][4]                                   ; TUMOUR:tumour|array_r[4][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[6][4]                                   ; TUMOUR:tumour|array_r[6][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[5][4]                                   ; TUMOUR:tumour|array_r[5][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[7][4]                                   ; TUMOUR:tumour|array_r[7][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[3][4]                                   ; TUMOUR:tumour|array_r[3][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[2][4]                                   ; TUMOUR:tumour|array_r[2][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[0][4]                                   ; TUMOUR:tumour|array_r[0][4]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[11][6]                                  ; TUMOUR:tumour|array_r[11][6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[10][6]                                  ; TUMOUR:tumour|array_r[10][6]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[9][6]                                   ; TUMOUR:tumour|array_r[9][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[8][6]                                   ; TUMOUR:tumour|array_r[8][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[2][6]                                   ; TUMOUR:tumour|array_r[2][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[3][6]                                   ; TUMOUR:tumour|array_r[3][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[0][6]                                   ; TUMOUR:tumour|array_r[0][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[7][6]                                   ; TUMOUR:tumour|array_r[7][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[6][6]                                   ; TUMOUR:tumour|array_r[6][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[4][6]                                   ; TUMOUR:tumour|array_r[4][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[5][6]                                   ; TUMOUR:tumour|array_r[5][6]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[9][1]                                   ; TUMOUR:tumour|array_r[9][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[8][1]                                   ; TUMOUR:tumour|array_r[8][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[10][1]                                  ; TUMOUR:tumour|array_r[10][1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[11][1]                                  ; TUMOUR:tumour|array_r[11][1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[5][1]                                   ; TUMOUR:tumour|array_r[5][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; TUMOUR:tumour|array_r[6][1]                                   ; TUMOUR:tumour|array_r[6][1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.151 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[5]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[6]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.480      ;
; 0.161 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.165 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[7]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.492      ;
; 0.176 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.179 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[24]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.495      ;
; 0.182 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rw_flag                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|rw_flag                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_write                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_write                                                                                                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_read                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|ex_read                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                                                                                                                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR                                                                                                                                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|RD_MASK                                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Read                                                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR_DONE                                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mWR_DONE                                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_rw                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_rw                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|REF_ACK                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|OUT_VALID                                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|OUT_VALID                                                                                                                                ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD_DONE                                                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mRD_DONE                                                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|REF_REQ                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|init_timer[0]                                                                                                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.190 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[14]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[4]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_load_mode                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_load_mode                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[1]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[1]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[23]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[0]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[10]                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[10]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[8]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[8]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[11]                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[11]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mADDR[19]                                                                                                                                ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[19]                                                                                                     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|CM_ACK                                                                                                                  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|CMD_ACK                                                                                                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.316      ;
; 0.195 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[17]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.534      ;
; 0.196 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|oe4                                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|OE                                                                                                                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.320      ;
; 0.200 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[22]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.539      ;
; 0.204 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[21]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.543      ;
; 0.207 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[10]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.546      ;
; 0.207 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.209 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|command_done                                                                                                            ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|do_precharge                                                                                                            ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.333      ;
; 0.210 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.333      ;
; 0.211 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.550      ;
; 0.211 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.336      ;
; 0.212 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.191      ; 0.507      ;
; 0.212 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.335      ;
; 0.213 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[23]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.552      ;
; 0.217 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Write                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|IN_REQ                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.341      ;
; 0.219 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[20]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.558      ;
; 0.222 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[19]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.561      ;
; 0.228 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[0]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.352      ;
; 0.228 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|ST[0]                                                                                                                                    ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|CMD[1]                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.352      ;
; 0.236 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[9]                                                                                                                              ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.575      ;
; 0.247 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[16]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.586      ;
; 0.249 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[17]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[7]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.372      ;
; 0.249 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[24]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[1]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[6]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[6]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[0]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|SA[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.374      ;
; 0.252 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.376      ;
; 0.253 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|control_interface:control1|SADDR[18]                                                                                                     ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|SA[8]                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.376      ;
; 0.253 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.576      ;
; 0.255 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[2]                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.581      ;
; 0.256 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|mDATAOUT[14]                                                                                                                             ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.595      ;
; 0.256 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.388      ;
; 0.257 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.580      ;
; 0.258 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|command:command1|BA[0]                                                                                                                   ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|BA[0]                                                                                                                                    ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.382      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.175 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.316      ;
; 0.191 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.314      ;
; 0.196 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.318      ;
; 0.203 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.329      ;
; 0.211 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.335      ;
; 0.248 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.372      ;
; 0.255 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 0.387      ;
; 0.257 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 0.388      ;
; 0.266 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.390      ;
; 0.293 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.417      ;
; 0.300 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.430      ;
; 0.303 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.433      ;
; 0.307 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.369 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.493      ;
; 0.376 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 0.317      ;
; 0.377 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.675      ;
; 0.379 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.484      ;
; 0.381 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.486      ;
; 0.383 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.681      ;
; 0.386 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.508      ;
; 0.388 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.510      ;
; 0.405 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.510      ;
; 0.411 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.012     ; 0.503      ;
; 0.452 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.576      ;
; 0.453 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.143     ; 0.394      ;
; 0.454 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.584      ;
; 0.458 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.588      ;
; 0.460 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.156     ; 0.388      ;
; 0.465 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.589      ;
; 0.465 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.589      ;
; 0.468 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.592      ;
; 0.470 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.594      ;
; 0.472 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.596      ;
; 0.480 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.610      ;
; 0.480 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.610      ;
; 0.481 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.611      ;
; 0.481 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.611      ;
; 0.484 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.782      ;
; 0.487 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 0.617      ;
; 0.488 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.612      ;
; 0.509 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.661      ;
; 0.518 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.642      ;
; 0.520 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.644      ;
; 0.531 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.655      ;
; 0.533 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.645      ;
; 0.533 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.657      ;
; 0.534 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.658      ;
; 0.536 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.660      ;
; 0.537 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.156     ; 0.465      ;
; 0.537 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.156     ; 0.465      ;
; 0.539 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.651      ;
; 0.541 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.651      ;
; 0.542 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.654      ;
; 0.542 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.026      ; 0.652      ;
; 0.542 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.666      ;
; 0.552 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.872      ;
; 0.557 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.019     ; 0.642      ;
; 0.559 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.664      ;
; 0.562 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.684      ;
; 0.563 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.861      ;
; 0.581 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.705      ;
; 0.583 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.707      ;
; 0.584 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.708      ;
; 0.586 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.710      ;
; 0.597 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.721      ;
; 0.599 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.723      ;
; 0.599 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.723      ;
; 0.600 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.724      ;
; 0.602 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.726      ;
; 0.603 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.128     ; 0.559      ;
; 0.603 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.128     ; 0.559      ;
; 0.603 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.727      ;
; 0.604 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.148     ; 0.540      ;
; 0.604 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 0.924      ;
; 0.606 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.758      ;
; 0.607 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.148     ; 0.543      ;
; 0.610 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.176      ; 0.890      ;
; 0.612 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.128     ; 0.568      ;
; 0.619 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 0.724      ;
; 0.627 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.751      ;
; 0.634 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 0.746      ;
; 0.647 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.771      ;
; 0.649 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.773      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.190 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.979      ;
; 6.190 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.979      ;
; 6.190 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.979      ;
; 6.190 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.979      ;
; 6.190 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.979      ;
; 6.190 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.979      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.972      ;
; 6.226 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.736     ; 1.997      ;
; 6.240 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.729     ; 1.990      ;
; 6.270 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.881     ; 1.786      ;
; 6.270 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.881     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.876     ; 1.777      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.867     ; 1.786      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.874     ; 1.778      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.336 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.898     ; 1.703      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.452 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.699     ; 1.786      ;
; 6.467 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.689     ; 1.781      ;
; 6.467 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.689     ; 1.781      ;
; 6.467 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.689     ; 1.781      ;
; 6.467 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.689     ; 1.781      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.477 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.888     ; 1.572      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.480 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.679     ; 1.778      ;
; 6.485 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.891     ; 1.561      ;
; 6.485 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.891     ; 1.561      ;
; 6.485 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.891     ; 1.561      ;
; 6.485 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.891     ; 1.561      ;
; 6.485 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.891     ; 1.561      ;
; 6.485 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.891     ; 1.561      ;
; 6.491 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.887     ; 1.559      ;
; 6.491 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -1.887     ; 1.559      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.203 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.004      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[0]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[1]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.204 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 1.998      ;
; 6.239 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a18~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.698     ; 2.022      ;
; 6.240 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.703     ; 2.016      ;
; 6.277 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 1.788      ;
; 6.277 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 1.788      ;
; 6.277 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 1.788      ;
; 6.277 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 1.788      ;
; 6.277 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.872     ; 1.788      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.853     ; 1.800      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.284 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.845     ; 1.808      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.870     ; 1.782      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.876     ; 1.776      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.875     ; 1.777      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.875     ; 1.777      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.875     ; 1.777      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.875     ; 1.777      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.871     ; 1.781      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.874     ; 1.778      ;
; 6.285 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.874     ; 1.778      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                     ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.312 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 1.854      ;
; 18.072 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.832      ;
; 18.072 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[0]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.832      ;
; 18.072 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[1]                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 1.832      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.077 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.853      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.079 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.119     ; 1.789      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 1.787      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 1.790      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 1.790      ;
; 18.080 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 1.791      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 1.795      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.081 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 1.796      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 1.828      ;
; 18.089 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 1.830      ;
+--------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                     ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.560 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.701      ;
; 1.566 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.680      ;
; 1.566 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[0]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.680      ;
; 1.566 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|photo_cnt[1]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.030      ; 1.680      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|transmit_en                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[12]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[15]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[13]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|dclk_cnt[14]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.013      ; 1.677      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d2_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|spi_ctrl_cnt[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.014      ; 1.678      ;
; 1.580 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d1_PENIRQ_n                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.015      ; 1.679      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.037     ; 1.639      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.030     ; 1.646      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[4]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[3]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[2]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[1]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.029     ; 1.647      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.036     ; 1.640      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.036     ; 1.640      ;
; 1.592 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|madc_out                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.035     ; 1.641      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
; 1.593 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.039     ; 1.638      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oDEN                                                                                                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.664 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.544     ; 1.304      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.696 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.569     ; 1.311      ;
; 2.705 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.574     ; 1.315      ;
; 2.705 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.574     ; 1.315      ;
; 2.705 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.574     ; 1.315      ;
; 2.705 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.574     ; 1.315      ;
; 2.705 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.574     ; 1.315      ;
; 2.705 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.574     ; 1.315      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.711 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.570     ; 1.325      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.798 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.352     ; 1.630      ;
; 2.812 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.363     ; 1.633      ;
; 2.812 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.363     ; 1.633      ;
; 2.812 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.363     ; 1.633      ;
; 2.812 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.363     ; 1.633      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.828 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.374     ; 1.638      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 2.843 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_2 ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.581     ; 1.446      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.548     ; 1.638      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.558     ; 1.629      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.003 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.556     ; 1.631      ;
; 3.017 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.563     ; 1.638      ;
; 3.017 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.563     ; 1.638      ;
; 3.039 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.412     ; 1.831      ;
; 3.053 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.419     ; 1.838      ;
; 3.062 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.413     ; 1.839      ;
; 3.062 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.413     ; 1.839      ;
; 3.062 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.413     ; 1.839      ;
; 3.062 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -1.413     ; 1.839      ;
+-------+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.799 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.631      ;
; 2.799 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.631      ;
; 2.799 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.631      ;
; 2.799 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.352     ; 1.631      ;
; 2.799 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.628      ;
; 2.800 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.336     ; 1.648      ;
; 2.800 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.336     ; 1.648      ;
; 2.810 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.349     ; 1.645      ;
; 2.810 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.349     ; 1.645      ;
; 2.810 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.349     ; 1.645      ;
; 2.810 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.349     ; 1.645      ;
; 2.822 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.366     ; 1.640      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.533     ; 1.651      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.536     ; 1.648      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.537     ; 1.647      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.000 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.525     ; 1.659      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.633      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.001 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.535     ; 1.650      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.552     ; 1.634      ;
; 3.002 ; LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_0 ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.558     ; 1.628      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_address_reg0   ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_we_reg         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_address_reg0    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_we_reg          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~porta_datain_reg0    ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~porta_datain_reg0     ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[0]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[1]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[2]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[3]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[4]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[5]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[6]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[7]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a18~portb_address_reg0  ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[0]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[1]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[2]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[3]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[4]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[5]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[6]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[7]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a18~portb_address_reg0  ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                        ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+
; 9.244 ; 9.428        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; calculator:comb_3|ans_r[0]                                    ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[0]                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[1]                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[2]                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|counter1_r[3]                         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][0]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][1]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][2]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][3]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][4]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][5]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][6]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[10][7]                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][0]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][1]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][2]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][3]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][4]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][5]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][6]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[1][7]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][0]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][1]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][2]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][3]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][4]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][5]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][6]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[5][7]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[8][0]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[8][2]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[8][6]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[8][7]                                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; TUMOUR:tumour|array_r[9][6]                                   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d1_PENIRQ_n         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|d2_PENIRQ_n         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|madc_out            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[1]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[2]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[3]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[4]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[5]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[6]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdata_in[7]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mdclk               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[0]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[10]   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[11]   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[1]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[2]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[3]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[4]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[5]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[6]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[7]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[8]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|mx_coordinate[9]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[0]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[10]   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[11]   ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[1]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[2]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[3]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[4]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[5]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[6]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[7]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[8]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|my_coordinate[9]    ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oNEW_COORD          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[0]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[10]        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[11]        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[1]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[2]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[3]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[4]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[5]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[6]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[7]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[8]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oX_COORD[9]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[0]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[10]        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[11]        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[1]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[2]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[3]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[4]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[5]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[6]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[7]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[8]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|oY_COORD[9]         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|transmit_en         ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|adc_spi_controller:u2|y_coordinate_config ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|mnew_coord        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|nextpic_set       ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; LTM_TOP:ltm_top_ins|touch_point_detector:u3|prepic_set        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Recognition:recognition|end_fat_r[0][0]                       ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ;
; 14.755 ; 14.985       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ;
; 14.757 ; 14.987       ; 0.230          ; Low Pulse Width  ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ;
; 14.777 ; 15.007       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[26]                            ;
; 14.777 ; 15.007       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[27]                            ;
; 14.777 ; 15.007       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[28]                            ;
; 14.777 ; 15.007       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[29]                            ;
; 14.777 ; 15.007       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[30]                            ;
; 14.777 ; 15.007       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[31]                            ;
; 14.778 ; 15.008       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a26~portb_address_reg0  ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[10]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[11]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[12]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[13]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[14]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[15]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[16]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[17]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[18]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[19]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[20]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[21]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[22]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[23]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[24]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[25]                            ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[8]                             ;
; 14.779 ; 15.009       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|q_b[9]                             ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[8]                                                  ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|rdptr_g[9]                                                  ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mhd                                                                                                                                   ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|mvd                                                                                                                                   ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oHD                                                                                                                                   ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oVD                                                                                                                                   ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[10]                                                                                                                             ;
; 14.779 ; 14.995       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|x_cnt[5]                                                                                                                              ;
; 14.780 ; 15.010       ; 0.230          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|altsyncram_nf51:fifo_ram|ram_block11a8~portb_address_reg0   ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[0]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[1]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[2]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[3]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[4]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[5]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[6]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_B[7]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[0]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[1]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[2]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[3]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[4]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[5]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[6]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_G[7]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[0]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[1]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[2]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[3]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[4]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[5]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[6]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|oLCD_R[7]                                                                                                                             ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[0]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[1]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[2]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[3]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[4]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[5]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[6]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[7]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[8]                                                                                                                              ;
; 14.780 ; 14.996       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|lcd_timing_controller:u6|y_cnt[9]                                                                                                                              ;
; 14.781 ; 14.997       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 14.781 ; 14.997       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 14.781 ; 14.997       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 14.781 ; 14.997       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 14.781 ; 14.997       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 14.781 ; 14.997       ; 0.216          ; High Pulse Width ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; 2.140 ; 3.045 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; 1.529 ; 2.457 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; 1.820 ; 2.632 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; 2.140 ; 3.045 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; 0.859 ; 1.697 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; 0.692 ; 1.479 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; 2.991 ; 3.740 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; 2.748 ; 3.615 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; 2.991 ; 3.740 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; 2.864 ; 3.731 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; 2.823 ; 3.635 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; 1.831 ; 2.610 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; 3.079 ; 3.945 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 2.758 ; 3.592 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 2.844 ; 3.668 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 2.939 ; 3.775 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 2.718 ; 3.521 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 2.912 ; 3.751 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 2.865 ; 3.713 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 2.722 ; 3.525 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 2.857 ; 3.700 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; 2.959 ; 3.828 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; 2.984 ; 3.857 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; 3.079 ; 3.945 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; 2.976 ; 3.842 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; 2.990 ; 3.870 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; 3.055 ; 3.939 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; 2.969 ; 3.839 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; 2.961 ; 3.836 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; 2.745 ; 3.588 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; 2.489 ; 3.289 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; 2.481 ; 3.268 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; 2.505 ; 3.298 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; 2.756 ; 3.588 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; 2.498 ; 3.282 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; 2.792 ; 3.658 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; 2.370 ; 3.135 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; -0.603 ; -1.395 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; -1.166 ; -2.048 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; -0.661 ; -1.458 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; -0.603 ; -1.395 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; -0.631 ; -1.450 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; -0.454 ; -1.237 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; -0.497 ; -1.290 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; -1.063 ; -1.808 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; -1.094 ; -1.864 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; -1.119 ; -1.976 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; -1.335 ; -2.057 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; -0.497 ; -1.290 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; -1.950 ; -2.701 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -2.325 ; -3.142 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -2.412 ; -3.227 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -2.505 ; -3.331 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -2.291 ; -3.086 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -2.478 ; -3.307 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -2.430 ; -3.260 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -2.296 ; -3.090 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -2.420 ; -3.247 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; -2.516 ; -3.367 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; -2.541 ; -3.396 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; -2.637 ; -3.492 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; -2.534 ; -3.382 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; -2.547 ; -3.409 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; -2.610 ; -3.475 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; -2.526 ; -3.379 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; -2.519 ; -3.375 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; -2.310 ; -3.136 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; -2.063 ; -2.847 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; -2.055 ; -2.828 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; -2.079 ; -2.856 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; -2.325 ; -3.140 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; -2.072 ; -2.841 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; -2.343 ; -3.191 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; -1.950 ; -2.701 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 7.498  ; 7.347  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.683  ; 5.722  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 6.014  ; 6.077  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 5.819  ; 5.890  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 6.078  ; 6.100  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 5.569  ; 5.596  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 7.498  ; 7.347  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 6.140  ; 6.190  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 5.846  ; 5.904  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 5.635  ; 5.633  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 5.666  ; 5.661  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 5.593  ; 5.623  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 6.383  ; 6.466  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 5.831  ; 5.842  ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 7.700  ; 7.834  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 5.933  ; 6.193  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 6.600  ; 6.885  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 5.761  ; 5.849  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 5.062  ; 5.101  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 5.719  ; 6.040  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 7.700  ; 7.834  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 6.310  ; 6.266  ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 5.999  ; 5.902  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 4.776  ; 4.838  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 4.369  ; 4.321  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 4.595  ; 4.590  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 4.303  ; 4.265  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 4.478  ; 4.532  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 5.999  ; 5.902  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 5.537  ; 5.753  ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 5.167  ; 5.223  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 5.167  ; 5.218  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 5.063  ; 5.223  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 5.052  ; 5.058  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 5.014  ; 5.044  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 5.059  ; 5.120  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 5.068  ; 5.083  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 5.030  ; 5.069  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 6.267  ; 6.122  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 4.753  ; 4.799  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 4.307  ; 4.412  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 6.267  ; 6.122  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 5.422  ; 5.526  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 4.882  ; 5.056  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 5.293  ; 5.390  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 5.499  ; 5.381  ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 24.781 ; 24.709 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 23.985 ; 23.988 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 24.351 ; 24.428 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 24.134 ; 24.244 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 24.521 ; 24.582 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 24.280 ; 24.327 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 24.291 ; 24.386 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 24.781 ; 24.709 ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 24.815 ; 24.624 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 23.252 ; 23.250 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 24.815 ; 24.624 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 23.629 ; 23.663 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 23.743 ; 23.817 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 23.786 ; 23.867 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 23.508 ; 23.508 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 23.827 ; 23.854 ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 23.349 ; 23.350 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 21.462 ; 21.478 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 21.980 ; 22.082 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 21.902 ; 21.843 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 21.598 ; 21.637 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 21.671 ; 21.892 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 23.349 ; 23.350 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 21.775 ; 21.764 ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 19.374 ; 19.546 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 18.175 ; 18.365 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 18.419 ; 18.601 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 18.281 ; 18.512 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 19.077 ; 19.262 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 18.413 ; 18.580 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 18.715 ; 18.940 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 19.374 ; 19.546 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 5.384  ; 5.768  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 3.582  ; 3.576  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.995  ; 3.126  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.586  ; 2.648  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.109  ; 2.103  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.178  ; 2.209  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.995  ; 3.126  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.110  ; 2.100  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.189  ; 2.189  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.185  ; 2.216  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.266  ; 2.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.191  ; 2.191  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.183  ; 2.186  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.338  ; 2.406  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.338  ; 2.370  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.591  ; 2.660  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.079  ; 2.104  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.591  ; 2.660  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.181  ; 2.193  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.625  ; 2.695  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.025  ; 4.253  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.968  ; 3.025  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.806  ; 2.842  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.868  ; 2.915  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.702  ; 2.719  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.956  ; 3.008  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.876  ; 2.920  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.892  ; 2.936  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.024  ; 3.100  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.540  ; 2.544  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.726  ; 2.739  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.870  ; 2.908  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.718  ; 2.736  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.813  ; 2.842  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.740  ; 2.763  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.559  ; 2.587  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.664  ; 2.673  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.508  ; 3.625  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 3.549  ; 3.682  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 3.324  ; 3.439  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 2.982  ; 3.017  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.620  ; 3.798  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 4.025  ; 4.253  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.521  ; 3.643  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 3.307  ; 3.426  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.687  ; 2.717  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 2.908  ; 2.989  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.949  ; 2.995  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.919  ; 2.971  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 2.933  ; 2.980  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.874  ; 2.923  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.775  ; 2.811  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 2.901  ; 2.948  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.767  ; 2.839  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.767  ; 2.839  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.296  ; 2.312  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.456  ; 2.515  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.038  ; 2.024  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.397 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.450 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 3.612  ; 3.829  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 2.579  ; 2.673  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 2.855  ; 2.963  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 3.612  ; 3.829  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 3.208  ; 3.346  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 2.719  ; 2.818  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 2.947  ; 3.048  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 2.828  ; 2.941  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 2.948  ; 3.095  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 3.075  ; 3.212  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 3.786  ; 4.017  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 3.786  ; 4.017  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 3.093  ; 3.228  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 3.058  ; 3.183  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 2.628  ; 2.717  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 2.733  ; 2.855  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 2.734  ; 2.842  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 3.192  ; 3.361  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 3.248  ; 3.404  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 2.936  ; 3.056  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 1.512  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 3.409  ; 3.563  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 3.128  ; 3.288  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 2.781  ; 2.867  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 3.409  ; 3.563  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 2.879  ; 2.977  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 2.997  ; 3.149  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 2.776  ; 2.881  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 2.850  ; 2.946  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 2.776  ; 2.862  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 2.663  ; 2.752  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 1.485  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 4.221  ; 4.290  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.411  ; 4.522  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.700  ; 4.842  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.683  ; 4.751  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.875  ; 4.950  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.612  ; 4.727  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 6.462  ; 6.226  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.909  ; 5.021  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.654  ; 4.707  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.221  ; 4.290  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.566  ; 4.670  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.324  ; 4.426  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.912  ; 5.076  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 4.335  ; 4.430  ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 4.315  ; 4.361  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 5.183  ; 5.409  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 5.858  ; 6.174  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 4.996  ; 5.220  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 4.315  ; 4.361  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 5.090  ; 5.309  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 7.051  ; 7.036  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 5.684  ; 5.502  ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 3.931  ; 3.907  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 4.387  ; 4.451  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 3.995  ; 4.017  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 4.207  ; 4.228  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 3.931  ; 3.907  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 4.126  ; 4.152  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 5.695  ; 5.525  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 5.175  ; 5.382  ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 4.434  ; 4.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 4.592  ; 4.600  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 4.600  ; 4.604  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 4.576  ; 4.445  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 4.444  ; 4.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 4.508  ; 4.615  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 4.474  ; 4.579  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 4.434  ; 4.566  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 3.841  ; 3.868  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 4.313  ; 4.363  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 3.841  ; 3.868  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 5.854  ; 5.684  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 4.937  ; 5.067  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 4.615  ; 4.654  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 4.865  ; 5.025  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 5.068  ; 4.956  ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 5.242  ; 5.155  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 5.242  ; 5.156  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 5.485  ; 5.309  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 5.562  ; 5.394  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 5.761  ; 5.747  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 5.529  ; 5.492  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 5.564  ; 5.541  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 5.365  ; 5.155  ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 5.071  ; 4.838  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 5.071  ; 4.838  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 6.660  ; 6.183  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 5.419  ; 5.224  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 5.566  ; 5.389  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 5.591  ; 5.425  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 5.283  ; 5.077  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 5.601  ; 5.428  ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 5.149  ; 4.927  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 5.149  ; 4.927  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 5.526  ; 5.369  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 5.442  ; 5.275  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 5.151  ; 4.928  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 5.495  ; 5.336  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 7.165  ; 6.787  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 5.427  ; 5.240  ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 5.020  ; 5.232  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 6.055  ; 5.967  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 5.446  ; 5.715  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 5.534  ; 5.366  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 5.287  ; 5.537  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 5.668  ; 5.526  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 5.020  ; 5.232  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 5.780  ; 5.890  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 4.172  ; 4.243  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 3.464  ; 3.456  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.795  ; 1.784  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.254  ; 2.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.795  ; 1.786  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.857  ; 1.886  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.648  ; 2.771  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.796  ; 1.784  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.872  ; 1.869  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.865  ; 1.893  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.943  ; 1.984  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.874  ; 1.871  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.867  ; 1.868  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.013  ; 2.075  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.016  ; 2.044  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 1.763  ; 1.785  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 1.763  ; 1.785  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.257  ; 2.321  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.864  ; 1.873  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.290  ; 2.355  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.218  ; 2.219  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.629  ; 2.681  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.474  ; 2.506  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.533  ; 2.576  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.374  ; 2.389  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.617  ; 2.664  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.541  ; 2.582  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.557  ; 2.597  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.684  ; 2.753  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.218  ; 2.219  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.397  ; 2.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.536  ; 2.570  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.389  ; 2.403  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.481  ; 2.506  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.413  ; 2.432  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.234  ; 2.260  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.338  ; 2.344  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.146  ; 3.256  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 3.186  ; 3.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 2.971  ; 3.079  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 2.643  ; 2.673  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.255  ; 3.423  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 3.644  ; 3.860  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.160  ; 3.274  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 2.953  ; 3.065  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.359  ; 2.384  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 2.571  ; 2.645  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.611  ; 2.653  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.582  ; 2.630  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 2.595  ; 2.637  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.539  ; 2.583  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.444  ; 2.477  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 2.566  ; 2.608  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 1.975  ; 1.988  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.429  ; 2.495  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 1.975  ; 1.988  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.128  ; 2.181  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.727  ; 1.711  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.637 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.691 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 2.241  ; 2.330  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 2.241  ; 2.330  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 2.508  ; 2.609  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 3.234  ; 3.440  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 2.847  ; 2.977  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 2.378  ; 2.470  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 2.599  ; 2.693  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 2.483  ; 2.589  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 2.599  ; 2.739  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 2.718  ; 2.848  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 2.290  ; 2.374  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 3.401  ; 3.621  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 2.736  ; 2.864  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 2.703  ; 2.821  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 2.290  ; 2.374  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 2.390  ; 2.505  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 2.394  ; 2.496  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 2.833  ; 2.993  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 2.888  ; 3.035  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 2.586  ; 2.700  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 1.224  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 2.431  ; 2.512  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 2.772  ; 2.924  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 2.438  ; 2.519  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 3.041  ; 3.186  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 2.532  ; 2.625  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 2.646  ; 2.790  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 2.431  ; 2.530  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 2.505  ; 2.595  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 2.431  ; 2.512  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 2.324  ; 2.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 1.195  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 3.956  ;        ;        ; 4.700  ;
; SW[0]      ; HEX4[0]     ; 21.854 ; 21.857 ; 22.757 ; 22.760 ;
; SW[0]      ; HEX4[1]     ; 22.220 ; 22.297 ; 23.123 ; 23.200 ;
; SW[0]      ; HEX4[2]     ; 22.003 ; 22.113 ; 22.906 ; 23.016 ;
; SW[0]      ; HEX4[3]     ; 22.390 ; 22.451 ; 23.293 ; 23.354 ;
; SW[0]      ; HEX4[4]     ; 22.149 ; 22.196 ; 23.052 ; 23.099 ;
; SW[0]      ; HEX4[5]     ; 22.160 ; 22.255 ; 23.063 ; 23.158 ;
; SW[0]      ; HEX4[6]     ; 22.650 ; 22.578 ; 23.553 ; 23.481 ;
; SW[0]      ; HEX5[0]     ; 21.121 ; 21.119 ; 22.024 ; 22.022 ;
; SW[0]      ; HEX5[1]     ; 22.684 ; 22.493 ; 23.587 ; 23.396 ;
; SW[0]      ; HEX5[2]     ; 21.498 ; 21.532 ; 22.401 ; 22.435 ;
; SW[0]      ; HEX5[3]     ; 21.612 ; 21.686 ; 22.515 ; 22.589 ;
; SW[0]      ; HEX5[4]     ; 21.655 ; 21.736 ; 22.558 ; 22.639 ;
; SW[0]      ; HEX5[5]     ; 21.377 ; 21.377 ; 22.280 ; 22.280 ;
; SW[0]      ; HEX5[6]     ; 21.696 ; 21.723 ; 22.599 ; 22.626 ;
; SW[0]      ; HEX6[0]     ; 19.367 ; 19.383 ; 20.270 ; 20.286 ;
; SW[0]      ; HEX6[1]     ; 19.885 ; 19.987 ; 20.788 ; 20.890 ;
; SW[0]      ; HEX6[2]     ; 19.807 ; 19.748 ; 20.710 ; 20.651 ;
; SW[0]      ; HEX6[3]     ; 19.503 ; 19.542 ; 20.406 ; 20.445 ;
; SW[0]      ; HEX6[4]     ; 19.576 ; 19.797 ; 20.479 ; 20.700 ;
; SW[0]      ; HEX6[5]     ; 21.254 ; 21.255 ; 22.157 ; 22.158 ;
; SW[0]      ; HEX6[6]     ; 19.680 ; 19.669 ; 20.583 ; 20.572 ;
; SW[0]      ; HEX7[0]     ; 15.633 ; 15.823 ; 16.386 ; 16.576 ;
; SW[0]      ; HEX7[1]     ; 15.877 ; 16.059 ; 16.630 ; 16.812 ;
; SW[0]      ; HEX7[2]     ; 15.739 ; 15.970 ; 16.492 ; 16.723 ;
; SW[0]      ; HEX7[3]     ; 16.535 ; 16.720 ; 17.288 ; 17.473 ;
; SW[0]      ; HEX7[4]     ; 15.871 ; 16.038 ; 16.624 ; 16.791 ;
; SW[0]      ; HEX7[5]     ; 16.173 ; 16.398 ; 16.926 ; 17.151 ;
; SW[0]      ; HEX7[6]     ; 16.832 ; 17.004 ; 17.585 ; 17.757 ;
; SW[1]      ; HEX4[0]     ; 21.817 ; 21.820 ; 22.701 ; 22.704 ;
; SW[1]      ; HEX4[1]     ; 22.183 ; 22.260 ; 23.067 ; 23.144 ;
; SW[1]      ; HEX4[2]     ; 21.966 ; 22.076 ; 22.850 ; 22.960 ;
; SW[1]      ; HEX4[3]     ; 22.353 ; 22.414 ; 23.237 ; 23.298 ;
; SW[1]      ; HEX4[4]     ; 22.112 ; 22.159 ; 22.996 ; 23.043 ;
; SW[1]      ; HEX4[5]     ; 22.123 ; 22.218 ; 23.007 ; 23.102 ;
; SW[1]      ; HEX4[6]     ; 22.613 ; 22.541 ; 23.497 ; 23.425 ;
; SW[1]      ; HEX5[0]     ; 21.084 ; 21.082 ; 21.968 ; 21.966 ;
; SW[1]      ; HEX5[1]     ; 22.647 ; 22.456 ; 23.531 ; 23.340 ;
; SW[1]      ; HEX5[2]     ; 21.461 ; 21.495 ; 22.345 ; 22.379 ;
; SW[1]      ; HEX5[3]     ; 21.575 ; 21.649 ; 22.459 ; 22.533 ;
; SW[1]      ; HEX5[4]     ; 21.618 ; 21.699 ; 22.502 ; 22.583 ;
; SW[1]      ; HEX5[5]     ; 21.340 ; 21.340 ; 22.224 ; 22.224 ;
; SW[1]      ; HEX5[6]     ; 21.659 ; 21.686 ; 22.543 ; 22.570 ;
; SW[1]      ; HEX6[0]     ; 19.330 ; 19.346 ; 20.214 ; 20.230 ;
; SW[1]      ; HEX6[1]     ; 19.848 ; 19.950 ; 20.732 ; 20.834 ;
; SW[1]      ; HEX6[2]     ; 19.770 ; 19.711 ; 20.654 ; 20.595 ;
; SW[1]      ; HEX6[3]     ; 19.466 ; 19.505 ; 20.350 ; 20.389 ;
; SW[1]      ; HEX6[4]     ; 19.539 ; 19.760 ; 20.423 ; 20.644 ;
; SW[1]      ; HEX6[5]     ; 21.217 ; 21.218 ; 22.101 ; 22.102 ;
; SW[1]      ; HEX6[6]     ; 19.643 ; 19.632 ; 20.527 ; 20.516 ;
; SW[1]      ; HEX7[0]     ; 15.731 ; 15.921 ; 16.511 ; 16.701 ;
; SW[1]      ; HEX7[1]     ; 15.975 ; 16.157 ; 16.755 ; 16.937 ;
; SW[1]      ; HEX7[2]     ; 15.837 ; 16.068 ; 16.617 ; 16.848 ;
; SW[1]      ; HEX7[3]     ; 16.633 ; 16.818 ; 17.413 ; 17.598 ;
; SW[1]      ; HEX7[4]     ; 15.969 ; 16.136 ; 16.749 ; 16.916 ;
; SW[1]      ; HEX7[5]     ; 16.271 ; 16.496 ; 17.051 ; 17.276 ;
; SW[1]      ; HEX7[6]     ; 16.930 ; 17.102 ; 17.710 ; 17.882 ;
; SW[2]      ; HEX4[0]     ; 21.848 ; 21.851 ; 22.737 ; 22.740 ;
; SW[2]      ; HEX4[1]     ; 22.214 ; 22.291 ; 23.103 ; 23.180 ;
; SW[2]      ; HEX4[2]     ; 21.997 ; 22.107 ; 22.886 ; 22.996 ;
; SW[2]      ; HEX4[3]     ; 22.384 ; 22.445 ; 23.273 ; 23.334 ;
; SW[2]      ; HEX4[4]     ; 22.143 ; 22.190 ; 23.032 ; 23.079 ;
; SW[2]      ; HEX4[5]     ; 22.154 ; 22.249 ; 23.043 ; 23.138 ;
; SW[2]      ; HEX4[6]     ; 22.644 ; 22.572 ; 23.533 ; 23.461 ;
; SW[2]      ; HEX5[0]     ; 21.115 ; 21.113 ; 22.004 ; 22.002 ;
; SW[2]      ; HEX5[1]     ; 22.678 ; 22.487 ; 23.567 ; 23.376 ;
; SW[2]      ; HEX5[2]     ; 21.492 ; 21.526 ; 22.381 ; 22.415 ;
; SW[2]      ; HEX5[3]     ; 21.606 ; 21.680 ; 22.495 ; 22.569 ;
; SW[2]      ; HEX5[4]     ; 21.649 ; 21.730 ; 22.538 ; 22.619 ;
; SW[2]      ; HEX5[5]     ; 21.371 ; 21.371 ; 22.260 ; 22.260 ;
; SW[2]      ; HEX5[6]     ; 21.690 ; 21.717 ; 22.579 ; 22.606 ;
; SW[2]      ; HEX6[0]     ; 19.361 ; 19.377 ; 20.250 ; 20.266 ;
; SW[2]      ; HEX6[1]     ; 19.879 ; 19.981 ; 20.768 ; 20.870 ;
; SW[2]      ; HEX6[2]     ; 19.801 ; 19.742 ; 20.690 ; 20.631 ;
; SW[2]      ; HEX6[3]     ; 19.497 ; 19.536 ; 20.386 ; 20.425 ;
; SW[2]      ; HEX6[4]     ; 19.570 ; 19.791 ; 20.459 ; 20.680 ;
; SW[2]      ; HEX6[5]     ; 21.248 ; 21.249 ; 22.137 ; 22.138 ;
; SW[2]      ; HEX6[6]     ; 19.674 ; 19.663 ; 20.563 ; 20.552 ;
; SW[2]      ; HEX7[0]     ; 15.635 ; 15.825 ; 16.471 ; 16.661 ;
; SW[2]      ; HEX7[1]     ; 15.879 ; 16.061 ; 16.715 ; 16.897 ;
; SW[2]      ; HEX7[2]     ; 15.741 ; 15.972 ; 16.577 ; 16.808 ;
; SW[2]      ; HEX7[3]     ; 16.537 ; 16.722 ; 17.373 ; 17.558 ;
; SW[2]      ; HEX7[4]     ; 15.873 ; 16.040 ; 16.709 ; 16.876 ;
; SW[2]      ; HEX7[5]     ; 16.175 ; 16.400 ; 17.011 ; 17.236 ;
; SW[2]      ; HEX7[6]     ; 16.834 ; 17.006 ; 17.670 ; 17.842 ;
; SW[3]      ; HEX4[0]     ; 21.462 ; 21.465 ; 22.083 ; 22.086 ;
; SW[3]      ; HEX4[1]     ; 21.828 ; 21.905 ; 22.449 ; 22.526 ;
; SW[3]      ; HEX4[2]     ; 21.611 ; 21.721 ; 22.232 ; 22.342 ;
; SW[3]      ; HEX4[3]     ; 21.998 ; 22.059 ; 22.619 ; 22.680 ;
; SW[3]      ; HEX4[4]     ; 21.757 ; 21.804 ; 22.378 ; 22.425 ;
; SW[3]      ; HEX4[5]     ; 21.768 ; 21.863 ; 22.389 ; 22.484 ;
; SW[3]      ; HEX4[6]     ; 22.258 ; 22.186 ; 22.879 ; 22.807 ;
; SW[3]      ; HEX5[0]     ; 20.729 ; 20.727 ; 21.350 ; 21.348 ;
; SW[3]      ; HEX5[1]     ; 22.292 ; 22.101 ; 22.913 ; 22.722 ;
; SW[3]      ; HEX5[2]     ; 21.106 ; 21.140 ; 21.727 ; 21.761 ;
; SW[3]      ; HEX5[3]     ; 21.220 ; 21.294 ; 21.841 ; 21.915 ;
; SW[3]      ; HEX5[4]     ; 21.263 ; 21.344 ; 21.884 ; 21.965 ;
; SW[3]      ; HEX5[5]     ; 20.985 ; 20.985 ; 21.606 ; 21.606 ;
; SW[3]      ; HEX5[6]     ; 21.304 ; 21.331 ; 21.925 ; 21.952 ;
; SW[3]      ; HEX6[0]     ; 18.914 ; 18.930 ; 19.700 ; 19.716 ;
; SW[3]      ; HEX6[1]     ; 19.432 ; 19.534 ; 20.218 ; 20.320 ;
; SW[3]      ; HEX6[2]     ; 19.354 ; 19.297 ; 20.140 ; 20.081 ;
; SW[3]      ; HEX6[3]     ; 19.050 ; 19.089 ; 19.836 ; 19.875 ;
; SW[3]      ; HEX6[4]     ; 19.125 ; 19.344 ; 19.909 ; 20.130 ;
; SW[3]      ; HEX6[5]     ; 20.803 ; 20.802 ; 21.587 ; 21.588 ;
; SW[3]      ; HEX6[6]     ; 19.227 ; 19.216 ; 20.013 ; 20.002 ;
; SW[3]      ; HEX7[0]     ; 15.695 ; 15.885 ; 16.481 ; 16.671 ;
; SW[3]      ; HEX7[1]     ; 15.939 ; 16.121 ; 16.725 ; 16.907 ;
; SW[3]      ; HEX7[2]     ; 15.801 ; 16.032 ; 16.587 ; 16.818 ;
; SW[3]      ; HEX7[3]     ; 16.597 ; 16.782 ; 17.383 ; 17.568 ;
; SW[3]      ; HEX7[4]     ; 15.933 ; 16.100 ; 16.719 ; 16.886 ;
; SW[3]      ; HEX7[5]     ; 16.235 ; 16.460 ; 17.021 ; 17.246 ;
; SW[3]      ; HEX7[6]     ; 16.894 ; 17.066 ; 17.680 ; 17.852 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 3.822 ;       ;        ; 4.558  ;
; SW[0]      ; HEX4[0]     ; 6.007 ; 6.032 ; 6.804  ; 6.829  ;
; SW[0]      ; HEX4[1]     ; 6.372 ; 6.435 ; 7.169  ; 7.232  ;
; SW[0]      ; HEX4[2]     ; 6.207 ; 6.340 ; 7.004  ; 7.120  ;
; SW[0]      ; HEX4[3]     ; 6.527 ; 6.624 ; 7.324  ; 7.421  ;
; SW[0]      ; HEX4[4]     ; 6.303 ; 6.373 ; 7.100  ; 7.170  ;
; SW[0]      ; HEX4[5]     ; 6.332 ; 6.484 ; 7.129  ; 7.281  ;
; SW[0]      ; HEX4[6]     ; 6.805 ; 6.709 ; 7.602  ; 7.506  ;
; SW[0]      ; HEX5[0]     ; 5.829 ; 5.819 ; 6.626  ; 6.616  ;
; SW[0]      ; HEX5[1]     ; 7.430 ; 7.194 ; 8.227  ; 7.991  ;
; SW[0]      ; HEX5[2]     ; 6.444 ; 6.232 ; 7.234  ; 7.029  ;
; SW[0]      ; HEX5[3]     ; 6.332 ; 6.378 ; 7.129  ; 7.175  ;
; SW[0]      ; HEX5[4]     ; 6.365 ; 6.420 ; 7.162  ; 7.217  ;
; SW[0]      ; HEX5[5]     ; 6.052 ; 6.069 ; 6.849  ; 6.866  ;
; SW[0]      ; HEX5[6]     ; 6.395 ; 6.410 ; 7.192  ; 7.207  ;
; SW[0]      ; HEX6[0]     ; 6.405 ; 6.400 ; 7.202  ; 7.197  ;
; SW[0]      ; HEX6[1]     ; 6.877 ; 6.945 ; 7.674  ; 7.742  ;
; SW[0]      ; HEX6[2]     ; 6.803 ; 6.864 ; 7.600  ; 7.661  ;
; SW[0]      ; HEX6[3]     ; 6.508 ; 6.517 ; 7.305  ; 7.314  ;
; SW[0]      ; HEX6[4]     ; 6.738 ; 6.851 ; 7.535  ; 7.648  ;
; SW[0]      ; HEX6[5]     ; 8.409 ; 8.270 ; 9.206  ; 9.067  ;
; SW[0]      ; HEX6[6]     ; 6.689 ; 6.694 ; 7.486  ; 7.491  ;
; SW[0]      ; HEX7[0]     ; 6.611 ; 6.793 ; 7.408  ; 7.590  ;
; SW[0]      ; HEX7[1]     ; 6.844 ; 7.019 ; 7.641  ; 7.816  ;
; SW[0]      ; HEX7[2]     ; 6.796 ; 6.934 ; 7.593  ; 7.731  ;
; SW[0]      ; HEX7[3]     ; 7.233 ; 7.422 ; 8.030  ; 8.219  ;
; SW[0]      ; HEX7[4]     ; 6.815 ; 7.035 ; 7.612  ; 7.832  ;
; SW[0]      ; HEX7[5]     ; 6.965 ; 7.175 ; 7.762  ; 7.972  ;
; SW[0]      ; HEX7[6]     ; 7.569 ; 7.740 ; 8.366  ; 8.537  ;
; SW[1]      ; HEX4[0]     ; 6.188 ; 6.208 ; 6.919  ; 6.939  ;
; SW[1]      ; HEX4[1]     ; 6.545 ; 6.603 ; 7.276  ; 7.334  ;
; SW[1]      ; HEX4[2]     ; 6.524 ; 6.445 ; 7.255  ; 7.176  ;
; SW[1]      ; HEX4[3]     ; 6.707 ; 6.799 ; 7.438  ; 7.530  ;
; SW[1]      ; HEX4[4]     ; 6.475 ; 6.699 ; 7.206  ; 7.430  ;
; SW[1]      ; HEX4[5]     ; 6.510 ; 6.752 ; 7.241  ; 7.483  ;
; SW[1]      ; HEX4[6]     ; 6.976 ; 6.884 ; 7.707  ; 7.615  ;
; SW[1]      ; HEX5[0]     ; 6.173 ; 6.163 ; 6.958  ; 6.948  ;
; SW[1]      ; HEX5[1]     ; 7.774 ; 7.538 ; 8.559  ; 8.323  ;
; SW[1]      ; HEX5[2]     ; 6.825 ; 6.576 ; 7.630  ; 7.361  ;
; SW[1]      ; HEX5[3]     ; 6.676 ; 6.722 ; 7.461  ; 7.507  ;
; SW[1]      ; HEX5[4]     ; 6.709 ; 6.764 ; 7.494  ; 7.549  ;
; SW[1]      ; HEX5[5]     ; 6.396 ; 6.413 ; 7.181  ; 7.198  ;
; SW[1]      ; HEX5[6]     ; 6.739 ; 6.754 ; 7.524  ; 7.539  ;
; SW[1]      ; HEX6[0]     ; 6.749 ; 6.744 ; 7.534  ; 7.529  ;
; SW[1]      ; HEX6[1]     ; 7.221 ; 7.289 ; 8.006  ; 8.074  ;
; SW[1]      ; HEX6[2]     ; 7.147 ; 7.208 ; 7.932  ; 7.993  ;
; SW[1]      ; HEX6[3]     ; 6.852 ; 6.861 ; 7.637  ; 7.646  ;
; SW[1]      ; HEX6[4]     ; 7.082 ; 7.195 ; 7.867  ; 7.980  ;
; SW[1]      ; HEX6[5]     ; 8.753 ; 8.614 ; 9.538  ; 9.399  ;
; SW[1]      ; HEX6[6]     ; 7.033 ; 7.038 ; 7.818  ; 7.823  ;
; SW[1]      ; HEX7[0]     ; 6.955 ; 7.137 ; 7.740  ; 7.922  ;
; SW[1]      ; HEX7[1]     ; 7.188 ; 7.363 ; 7.973  ; 8.148  ;
; SW[1]      ; HEX7[2]     ; 7.140 ; 7.278 ; 7.925  ; 8.063  ;
; SW[1]      ; HEX7[3]     ; 7.577 ; 7.766 ; 8.362  ; 8.551  ;
; SW[1]      ; HEX7[4]     ; 7.159 ; 7.379 ; 7.944  ; 8.164  ;
; SW[1]      ; HEX7[5]     ; 7.309 ; 7.519 ; 8.094  ; 8.304  ;
; SW[1]      ; HEX7[6]     ; 7.913 ; 8.084 ; 8.698  ; 8.869  ;
; SW[2]      ; HEX4[0]     ; 6.174 ; 6.194 ; 7.038  ; 7.058  ;
; SW[2]      ; HEX4[1]     ; 6.531 ; 6.589 ; 7.395  ; 7.453  ;
; SW[2]      ; HEX4[2]     ; 6.510 ; 6.431 ; 7.374  ; 7.295  ;
; SW[2]      ; HEX4[3]     ; 6.693 ; 6.785 ; 7.557  ; 7.649  ;
; SW[2]      ; HEX4[4]     ; 6.461 ; 6.685 ; 7.325  ; 7.549  ;
; SW[2]      ; HEX4[5]     ; 6.496 ; 6.738 ; 7.360  ; 7.602  ;
; SW[2]      ; HEX4[6]     ; 6.962 ; 6.870 ; 7.826  ; 7.734  ;
; SW[2]      ; HEX5[0]     ; 6.387 ; 6.377 ; 7.158  ; 7.148  ;
; SW[2]      ; HEX5[1]     ; 7.988 ; 7.752 ; 8.759  ; 8.523  ;
; SW[2]      ; HEX5[2]     ; 7.065 ; 6.790 ; 7.855  ; 7.561  ;
; SW[2]      ; HEX5[3]     ; 6.890 ; 6.936 ; 7.661  ; 7.707  ;
; SW[2]      ; HEX5[4]     ; 6.923 ; 6.978 ; 7.694  ; 7.749  ;
; SW[2]      ; HEX5[5]     ; 6.610 ; 6.627 ; 7.381  ; 7.398  ;
; SW[2]      ; HEX5[6]     ; 6.953 ; 6.968 ; 7.724  ; 7.739  ;
; SW[2]      ; HEX6[0]     ; 6.963 ; 6.958 ; 7.734  ; 7.729  ;
; SW[2]      ; HEX6[1]     ; 7.435 ; 7.503 ; 8.206  ; 8.274  ;
; SW[2]      ; HEX6[2]     ; 7.361 ; 7.422 ; 8.132  ; 8.193  ;
; SW[2]      ; HEX6[3]     ; 7.066 ; 7.075 ; 7.837  ; 7.846  ;
; SW[2]      ; HEX6[4]     ; 7.296 ; 7.409 ; 8.067  ; 8.180  ;
; SW[2]      ; HEX6[5]     ; 8.967 ; 8.828 ; 9.738  ; 9.599  ;
; SW[2]      ; HEX6[6]     ; 7.247 ; 7.252 ; 8.018  ; 8.023  ;
; SW[2]      ; HEX7[0]     ; 7.169 ; 7.351 ; 7.940  ; 8.122  ;
; SW[2]      ; HEX7[1]     ; 7.402 ; 7.577 ; 8.173  ; 8.348  ;
; SW[2]      ; HEX7[2]     ; 7.354 ; 7.492 ; 8.125  ; 8.263  ;
; SW[2]      ; HEX7[3]     ; 7.791 ; 7.980 ; 8.562  ; 8.751  ;
; SW[2]      ; HEX7[4]     ; 7.373 ; 7.593 ; 8.144  ; 8.364  ;
; SW[2]      ; HEX7[5]     ; 7.523 ; 7.733 ; 8.294  ; 8.504  ;
; SW[2]      ; HEX7[6]     ; 8.127 ; 8.298 ; 8.898  ; 9.069  ;
; SW[3]      ; HEX4[0]     ; 6.694 ; 6.714 ; 7.495  ; 7.515  ;
; SW[3]      ; HEX4[1]     ; 7.051 ; 7.109 ; 7.852  ; 7.910  ;
; SW[3]      ; HEX4[2]     ; 7.030 ; 6.951 ; 7.831  ; 7.752  ;
; SW[3]      ; HEX4[3]     ; 7.213 ; 7.305 ; 8.014  ; 8.106  ;
; SW[3]      ; HEX4[4]     ; 6.981 ; 7.205 ; 7.782  ; 8.006  ;
; SW[3]      ; HEX4[5]     ; 7.016 ; 7.258 ; 7.817  ; 8.059  ;
; SW[3]      ; HEX4[6]     ; 7.482 ; 7.390 ; 8.283  ; 8.191  ;
; SW[3]      ; HEX5[0]     ; 7.041 ; 7.024 ; 7.520  ; 7.510  ;
; SW[3]      ; HEX5[1]     ; 8.643 ; 8.400 ; 9.121  ; 8.885  ;
; SW[3]      ; HEX5[2]     ; 7.397 ; 7.785 ; 8.291  ; 7.923  ;
; SW[3]      ; HEX5[3]     ; 7.545 ; 7.584 ; 8.023  ; 8.069  ;
; SW[3]      ; HEX5[4]     ; 7.578 ; 7.626 ; 8.056  ; 8.111  ;
; SW[3]      ; HEX5[5]     ; 7.265 ; 7.275 ; 7.743  ; 7.760  ;
; SW[3]      ; HEX5[6]     ; 7.602 ; 7.624 ; 8.086  ; 8.101  ;
; SW[3]      ; HEX6[0]     ; 7.645 ; 7.659 ; 8.096  ; 8.091  ;
; SW[3]      ; HEX6[1]     ; 8.115 ; 8.203 ; 8.568  ; 8.636  ;
; SW[3]      ; HEX6[2]     ; 8.038 ; 8.260 ; 8.590  ; 8.555  ;
; SW[3]      ; HEX6[3]     ; 7.747 ; 7.776 ; 8.199  ; 8.208  ;
; SW[3]      ; HEX6[4]     ; 8.143 ; 8.055 ; 8.429  ; 8.599  ;
; SW[3]      ; HEX6[5]     ; 9.848 ; 9.506 ; 10.100 ; 10.079 ;
; SW[3]      ; HEX6[6]     ; 7.946 ; 7.932 ; 8.380  ; 8.385  ;
; SW[3]      ; HEX7[0]     ; 7.965 ; 8.140 ; 8.468  ; 8.650  ;
; SW[3]      ; HEX7[1]     ; 8.198 ; 8.366 ; 8.701  ; 8.876  ;
; SW[3]      ; HEX7[2]     ; 8.088 ; 8.351 ; 8.653  ; 8.791  ;
; SW[3]      ; HEX7[3]     ; 8.651 ; 8.833 ; 9.090  ; 9.279  ;
; SW[3]      ; HEX7[4]     ; 8.205 ; 8.336 ; 8.672  ; 8.892  ;
; SW[3]      ; HEX7[5]     ; 8.442 ; 8.524 ; 8.822  ; 9.032  ;
; SW[3]      ; HEX7[6]     ; 8.980 ; 9.158 ; 9.426  ; 9.597  ;
+------------+-------------+-------+-------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.261 ; 2.168 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.261 ; 2.168 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.619 ; 2.526 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.427 ; 2.334 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.618 ; 2.525 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.427 ; 2.334 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.587 ; 2.494 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.587 ; 2.494 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.583 ; 2.490 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.412 ; 2.319 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.412 ; 2.319 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.612 ; 2.519 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.286 ; 2.193 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.612 ; 2.519 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.576 ; 2.483 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.513 ; 2.448 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.412 ; 2.319 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.164 ; 3.071 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.985 ; 2.892 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.632 ; 2.539 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.146 ; 3.053 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.146 ; 3.053 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.814 ; 2.721 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.164 ; 3.071 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.134 ; 3.041 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.412 ; 2.319 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.578 ; 2.485 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.578 ; 2.485 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.578 ; 2.485 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.583 ; 2.490 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.427 ; 2.334 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.583 ; 2.490 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.427 ; 2.334 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.947 ; 1.854 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.947 ; 1.854 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.291 ; 2.198 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.106 ; 2.013 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.290 ; 2.197 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.106 ; 2.013 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.260 ; 2.167 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.260 ; 2.167 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.257 ; 2.164 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.093 ; 2.000 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.093 ; 2.000 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.284 ; 2.191 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.971 ; 1.878 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.284 ; 2.191 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.249 ; 2.156 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.186 ; 2.121 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.093 ; 2.000 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.814 ; 2.721 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.642 ; 2.549 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.304 ; 2.211 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.796 ; 2.703 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.796 ; 2.703 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.478 ; 2.385 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.814 ; 2.721 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.785 ; 2.692 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.093 ; 2.000 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.252 ; 2.159 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.252 ; 2.159 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.252 ; 2.159 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.257 ; 2.164 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.107 ; 2.014 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.257 ; 2.164 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.107 ; 2.014 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.242     ; 2.335     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.242     ; 2.335     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.677     ; 2.770     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.453     ; 2.546     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.660     ; 2.753     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.453     ; 2.546     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.636     ; 2.729     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.636     ; 2.729     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.620     ; 2.713     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.438     ; 2.531     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.438     ; 2.531     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.669     ; 2.762     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.273     ; 2.366     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.669     ; 2.762     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.622     ; 2.715     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.581     ; 2.646     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.438     ; 2.531     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.304     ; 3.397     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.089     ; 3.182     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.688     ; 2.781     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.279     ; 3.372     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.279     ; 3.372     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.902     ; 2.995     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.304     ; 3.397     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.266     ; 3.359     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.438     ; 2.531     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.614     ; 2.707     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.614     ; 2.707     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.614     ; 2.707     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.620     ; 2.713     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.451     ; 2.544     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.620     ; 2.713     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.450     ; 2.543     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.926     ; 2.019     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.926     ; 2.019     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.343     ; 2.436     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.128     ; 2.221     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.326     ; 2.419     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.128     ; 2.221     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.304     ; 2.397     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.304     ; 2.397     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.288     ; 2.381     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.114     ; 2.207     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.114     ; 2.207     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.335     ; 2.428     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.955     ; 2.048     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.335     ; 2.428     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.290     ; 2.383     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.249     ; 2.314     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.114     ; 2.207     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.944     ; 3.037     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.738     ; 2.831     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.353     ; 2.446     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.921     ; 3.014     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.921     ; 3.014     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.559     ; 2.652     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.944     ; 3.037     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.908     ; 3.001     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.114     ; 2.207     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.283     ; 2.376     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.283     ; 2.376     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.283     ; 2.376     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.288     ; 2.381     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.126     ; 2.219     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.288     ; 2.381     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.125     ; 2.218     ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 30
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.120 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                               ;
+------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                                  ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                                       ; 1.011 ; 0.019 ; 2.925    ; 1.560   ; 4.687               ;
;  CLOCK2_50                                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                              ; 2.093 ; 0.019 ; 15.083   ; 1.560   ; 9.244               ;
;  ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 1.538 ; 0.151 ; 2.940    ; 2.799   ; 4.687               ;
;  ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 1.011 ; 0.175 ; 2.925    ; 2.664   ; 14.691              ;
; Design-wide TNS                                                        ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                              ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                        ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; 4.702 ; 5.117 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; 3.108 ; 3.693 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; 3.891 ; 4.248 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; 4.702 ; 5.117 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; 1.760 ; 2.279 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; 1.521 ; 1.984 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; 6.199 ; 6.666 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; 5.856 ; 6.300 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; 6.199 ; 6.666 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; 6.072 ; 6.549 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; 5.742 ; 6.234 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; 3.718 ; 4.247 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; 5.875 ; 6.414 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 5.244 ; 5.737 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 5.443 ; 5.937 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 5.570 ; 6.081 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 5.164 ; 5.646 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 5.546 ; 6.059 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 5.413 ; 5.913 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 5.164 ; 5.641 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 5.413 ; 5.876 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; 5.649 ; 6.170 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; 5.699 ; 6.224 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; 5.875 ; 6.414 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; 5.647 ; 6.170 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; 5.691 ; 6.225 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; 5.782 ; 6.327 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; 5.652 ; 6.166 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; 5.669 ; 6.195 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; 5.265 ; 5.754 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; 4.799 ; 5.242 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; 4.758 ; 5.203 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; 4.824 ; 5.255 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; 5.251 ; 5.725 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; 4.809 ; 5.225 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; 5.262 ; 5.779 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; 4.505 ; 4.931 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; KEY[*]           ; CLOCK_50   ; -0.603 ; -1.395 ; Rise       ; CLOCK_50                                                              ;
;  KEY[1]          ; CLOCK_50   ; -1.166 ; -2.048 ; Rise       ; CLOCK_50                                                              ;
;  KEY[2]          ; CLOCK_50   ; -0.661 ; -1.458 ; Rise       ; CLOCK_50                                                              ;
;  KEY[3]          ; CLOCK_50   ; -0.603 ; -1.395 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DOUT     ; CLOCK_50   ; -0.631 ; -1.450 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_PENIRQ_n ; CLOCK_50   ; -0.454 ; -1.222 ; Rise       ; CLOCK_50                                                              ;
; SW[*]            ; CLOCK_50   ; -0.497 ; -1.237 ; Rise       ; CLOCK_50                                                              ;
;  SW[0]           ; CLOCK_50   ; -1.063 ; -1.808 ; Rise       ; CLOCK_50                                                              ;
;  SW[1]           ; CLOCK_50   ; -1.094 ; -1.864 ; Rise       ; CLOCK_50                                                              ;
;  SW[2]           ; CLOCK_50   ; -1.119 ; -1.976 ; Rise       ; CLOCK_50                                                              ;
;  SW[3]           ; CLOCK_50   ; -1.335 ; -2.057 ; Rise       ; CLOCK_50                                                              ;
;  SW[4]           ; CLOCK_50   ; -0.497 ; -1.237 ; Rise       ; CLOCK_50                                                              ;
; DRAM_DQ[*]       ; CLOCK_50   ; -1.950 ; -2.701 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -2.325 ; -3.142 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -2.412 ; -3.227 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -2.505 ; -3.331 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -2.291 ; -3.086 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -2.478 ; -3.307 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -2.430 ; -3.260 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -2.296 ; -3.090 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -2.420 ; -3.247 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]     ; CLOCK_50   ; -2.516 ; -3.367 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]     ; CLOCK_50   ; -2.541 ; -3.396 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]     ; CLOCK_50   ; -2.637 ; -3.492 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]     ; CLOCK_50   ; -2.534 ; -3.382 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]     ; CLOCK_50   ; -2.547 ; -3.409 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]     ; CLOCK_50   ; -2.610 ; -3.475 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]     ; CLOCK_50   ; -2.526 ; -3.379 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]     ; CLOCK_50   ; -2.519 ; -3.375 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]     ; CLOCK_50   ; -2.310 ; -3.136 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]     ; CLOCK_50   ; -2.063 ; -2.847 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]     ; CLOCK_50   ; -2.055 ; -2.828 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]     ; CLOCK_50   ; -2.079 ; -2.856 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]     ; CLOCK_50   ; -2.325 ; -3.140 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]     ; CLOCK_50   ; -2.072 ; -2.841 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]     ; CLOCK_50   ; -2.343 ; -3.191 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]     ; CLOCK_50   ; -1.950 ; -2.701 ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 13.321 ; 12.877 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.597 ; 10.471 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 11.256 ; 11.134 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 10.906 ; 10.792 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 11.339 ; 11.179 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 10.381 ; 10.250 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 13.321 ; 12.877 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 11.502 ; 11.352 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 10.880 ; 10.788 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 10.539 ; 10.362 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 10.553 ; 10.392 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 10.404 ; 10.286 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 12.034 ; 11.844 ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 10.885 ; 10.717 ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 14.140 ; 13.765 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 11.447 ; 11.474 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 12.271 ; 12.451 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 11.069 ; 11.092 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 9.543  ; 9.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 11.125 ; 11.083 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 14.140 ; 13.765 ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 11.735 ; 11.951 ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 10.764 ; 10.393 ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 9.144  ; 8.961  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 8.305  ; 8.098  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 8.783  ; 8.602  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 8.141  ; 7.992  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 8.494  ; 8.472  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 10.764 ; 10.393 ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 9.707  ; 10.122 ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 9.836  ; 9.693  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 9.836  ; 9.693  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 9.782  ; 9.659  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 9.499  ; 9.373  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 9.487  ; 9.354  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 9.601  ; 9.487  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 9.542  ; 9.416  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 9.348  ; 9.515  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 11.148 ; 10.733 ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 9.111  ; 8.953  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 8.330  ; 8.246  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 11.148 ; 10.733 ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 10.482 ; 10.218 ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 9.356  ; 9.374  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 10.100 ; 9.883  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 10.098 ; 10.305 ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 50.027 ; 49.904 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 48.589 ; 48.401 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 49.347 ; 49.190 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 48.852 ; 48.764 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 49.600 ; 49.422 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 49.196 ; 49.033 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 49.218 ; 49.105 ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 50.027 ; 49.904 ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 49.189 ; 48.752 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 46.934 ; 46.777 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 49.189 ; 48.752 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 47.702 ; 47.515 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 48.016 ; 47.788 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 48.074 ; 47.870 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 47.426 ; 47.241 ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 48.040 ; 47.872 ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 46.307 ; 45.835 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 43.215 ; 43.043 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 44.237 ; 44.152 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 44.049 ; 44.022 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 43.508 ; 43.376 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 43.911 ; 43.748 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 46.307 ; 45.835 ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 43.786 ; 43.612 ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 39.055 ; 38.832 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 36.826 ; 36.707 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 37.364 ; 37.075 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 36.983 ; 36.867 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 38.398 ; 38.399 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 37.286 ; 37.059 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 37.812 ; 37.751 ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 39.055 ; 38.832 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 10.446 ; 10.574 ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 6.708  ; 6.621  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.910  ; 5.854  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.126  ; 5.026  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.166  ; 4.066  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.299  ; 4.209  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 5.910  ; 5.854  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.143  ; 4.049  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.287  ; 4.196  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.296  ; 4.212  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.432  ; 4.360  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.285  ; 4.195  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.268  ; 4.190  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.639  ; 4.570  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.597  ; 4.534  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.138  ; 5.057  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.082  ; 4.011  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.138  ; 5.057  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.277  ; 4.199  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.173  ; 5.098  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.841  ; 7.788  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.766  ; 5.637  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.472  ; 5.316  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.572  ; 5.430  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.221  ; 5.087  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.758  ; 5.605  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.585  ; 5.442  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.597  ; 5.458  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.921  ; 5.785  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.926  ; 4.796  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.328  ; 5.157  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.578  ; 5.414  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.329  ; 5.151  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.489  ; 5.324  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.304  ; 5.159  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.994  ; 4.846  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.159  ; 5.010  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 6.816  ; 6.621  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 6.892  ; 6.720  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 6.512  ; 6.376  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 5.763  ; 5.618  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 7.070  ; 6.996  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 7.841  ; 7.788  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 6.875  ; 6.713  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 6.502  ; 6.370  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 5.272  ; 5.135  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 5.700  ; 5.640  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 5.786  ; 5.628  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 5.744  ; 5.592  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 5.740  ; 5.578  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 5.685  ; 5.524  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 5.423  ; 5.292  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 5.647  ; 5.495  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.419  ; 5.315  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.419  ; 5.315  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.511  ; 4.417  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.855  ; 4.801  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.983  ; 3.903  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.027 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.102 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 7.144  ; 7.063  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 5.104  ; 5.052  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 5.664  ; 5.524  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 7.144  ; 7.063  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 6.325  ; 6.195  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 5.386  ; 5.307  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 5.756  ; 5.608  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 5.544  ; 5.486  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 5.646  ; 5.655  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 6.047  ; 5.943  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 7.527  ; 7.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 7.527  ; 7.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 6.080  ; 5.962  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 6.052  ; 5.935  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 5.161  ; 5.094  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 5.343  ; 5.367  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 5.298  ; 5.288  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 6.235  ; 6.227  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 6.306  ; 6.220  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 5.852  ; 5.743  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 2.805  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 6.768  ; 6.585  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 6.061  ; 6.055  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 5.448  ; 5.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 6.768  ; 6.585  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 5.612  ; 5.489  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 5.800  ; 5.808  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 5.457  ; 5.386  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 5.573  ; 5.442  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 5.464  ; 5.343  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 5.291  ; 5.198  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 2.658  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; FL_ADDR[*]     ; CLOCK_50   ; 4.221  ; 4.290  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.411  ; 4.522  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.700  ; 4.842  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.683  ; 4.751  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.875  ; 4.950  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.612  ; 4.727  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[15]   ; CLOCK_50   ; 6.462  ; 6.226  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.909  ; 5.021  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.654  ; 4.707  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.221  ; 4.290  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.566  ; 4.670  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.324  ; 4.426  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.912  ; 5.076  ; Rise       ; CLOCK_50                                                              ;
;  FL_ADDR[22]   ; CLOCK_50   ; 4.335  ; 4.430  ; Rise       ; CLOCK_50                                                              ;
; HEX0[*]        ; CLOCK_50   ; 4.315  ; 4.361  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[0]       ; CLOCK_50   ; 5.183  ; 5.409  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[1]       ; CLOCK_50   ; 5.858  ; 6.174  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[2]       ; CLOCK_50   ; 4.996  ; 5.220  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[3]       ; CLOCK_50   ; 4.315  ; 4.361  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[4]       ; CLOCK_50   ; 5.090  ; 5.309  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[5]       ; CLOCK_50   ; 7.051  ; 7.036  ; Rise       ; CLOCK_50                                                              ;
;  HEX0[6]       ; CLOCK_50   ; 5.684  ; 5.502  ; Rise       ; CLOCK_50                                                              ;
; HEX1[*]        ; CLOCK_50   ; 3.931  ; 3.907  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[0]       ; CLOCK_50   ; 4.387  ; 4.451  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[1]       ; CLOCK_50   ; 3.995  ; 4.017  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[2]       ; CLOCK_50   ; 4.207  ; 4.228  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[3]       ; CLOCK_50   ; 3.931  ; 3.907  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[4]       ; CLOCK_50   ; 4.126  ; 4.152  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[5]       ; CLOCK_50   ; 5.695  ; 5.525  ; Rise       ; CLOCK_50                                                              ;
;  HEX1[6]       ; CLOCK_50   ; 5.175  ; 5.382  ; Rise       ; CLOCK_50                                                              ;
; HEX2[*]        ; CLOCK_50   ; 4.434  ; 4.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[0]       ; CLOCK_50   ; 4.592  ; 4.600  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[1]       ; CLOCK_50   ; 4.600  ; 4.604  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[2]       ; CLOCK_50   ; 4.576  ; 4.445  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[3]       ; CLOCK_50   ; 4.444  ; 4.431  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[4]       ; CLOCK_50   ; 4.508  ; 4.615  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[5]       ; CLOCK_50   ; 4.474  ; 4.579  ; Rise       ; CLOCK_50                                                              ;
;  HEX2[6]       ; CLOCK_50   ; 4.434  ; 4.566  ; Rise       ; CLOCK_50                                                              ;
; HEX3[*]        ; CLOCK_50   ; 3.841  ; 3.868  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[0]       ; CLOCK_50   ; 4.313  ; 4.363  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[1]       ; CLOCK_50   ; 3.841  ; 3.868  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[2]       ; CLOCK_50   ; 5.854  ; 5.684  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[3]       ; CLOCK_50   ; 4.937  ; 5.067  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[4]       ; CLOCK_50   ; 4.615  ; 4.654  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[5]       ; CLOCK_50   ; 4.865  ; 5.025  ; Rise       ; CLOCK_50                                                              ;
;  HEX3[6]       ; CLOCK_50   ; 5.068  ; 4.956  ; Rise       ; CLOCK_50                                                              ;
; HEX4[*]        ; CLOCK_50   ; 5.242  ; 5.155  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[0]       ; CLOCK_50   ; 5.242  ; 5.156  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[1]       ; CLOCK_50   ; 5.485  ; 5.309  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[2]       ; CLOCK_50   ; 5.562  ; 5.394  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[3]       ; CLOCK_50   ; 5.761  ; 5.747  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[4]       ; CLOCK_50   ; 5.529  ; 5.492  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[5]       ; CLOCK_50   ; 5.564  ; 5.541  ; Rise       ; CLOCK_50                                                              ;
;  HEX4[6]       ; CLOCK_50   ; 5.365  ; 5.155  ; Rise       ; CLOCK_50                                                              ;
; HEX5[*]        ; CLOCK_50   ; 5.071  ; 4.838  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[0]       ; CLOCK_50   ; 5.071  ; 4.838  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[1]       ; CLOCK_50   ; 6.660  ; 6.183  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[2]       ; CLOCK_50   ; 5.419  ; 5.224  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[3]       ; CLOCK_50   ; 5.566  ; 5.389  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[4]       ; CLOCK_50   ; 5.591  ; 5.425  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[5]       ; CLOCK_50   ; 5.283  ; 5.077  ; Rise       ; CLOCK_50                                                              ;
;  HEX5[6]       ; CLOCK_50   ; 5.601  ; 5.428  ; Rise       ; CLOCK_50                                                              ;
; HEX6[*]        ; CLOCK_50   ; 5.149  ; 4.927  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[0]       ; CLOCK_50   ; 5.149  ; 4.927  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[1]       ; CLOCK_50   ; 5.526  ; 5.369  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[2]       ; CLOCK_50   ; 5.442  ; 5.275  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[3]       ; CLOCK_50   ; 5.151  ; 4.928  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[4]       ; CLOCK_50   ; 5.495  ; 5.336  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[5]       ; CLOCK_50   ; 7.165  ; 6.787  ; Rise       ; CLOCK_50                                                              ;
;  HEX6[6]       ; CLOCK_50   ; 5.427  ; 5.240  ; Rise       ; CLOCK_50                                                              ;
; HEX7[*]        ; CLOCK_50   ; 5.020  ; 5.232  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[0]       ; CLOCK_50   ; 6.055  ; 5.967  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[1]       ; CLOCK_50   ; 5.446  ; 5.715  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[2]       ; CLOCK_50   ; 5.534  ; 5.366  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[3]       ; CLOCK_50   ; 5.287  ; 5.537  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[4]       ; CLOCK_50   ; 5.668  ; 5.526  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[5]       ; CLOCK_50   ; 5.020  ; 5.232  ; Rise       ; CLOCK_50                                                              ;
;  HEX7[6]       ; CLOCK_50   ; 5.780  ; 5.890  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DCLK   ; CLOCK_50   ; 4.172  ; 4.243  ; Rise       ; CLOCK_50                                                              ;
; LTM_ADC_DIN    ; CLOCK_50   ; 3.464  ; 3.456  ; Rise       ; CLOCK_50                                                              ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.795  ; 1.784  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.254  ; 2.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.795  ; 1.786  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.857  ; 1.886  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.648  ; 2.771  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.796  ; 1.784  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.872  ; 1.869  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.865  ; 1.893  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.943  ; 1.984  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.874  ; 1.871  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.867  ; 1.868  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.013  ; 2.075  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.016  ; 2.044  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 1.763  ; 1.785  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 1.763  ; 1.785  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.257  ; 2.321  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.864  ; 1.873  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 2.290  ; 2.355  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.218  ; 2.219  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.629  ; 2.681  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.474  ; 2.506  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.533  ; 2.576  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.374  ; 2.389  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.617  ; 2.664  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.541  ; 2.582  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.557  ; 2.597  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.684  ; 2.753  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.218  ; 2.219  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.397  ; 2.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.536  ; 2.570  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.389  ; 2.403  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.481  ; 2.506  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.413  ; 2.432  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.234  ; 2.260  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.338  ; 2.344  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK_50   ; 3.146  ; 3.256  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK_50   ; 3.186  ; 3.311  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK_50   ; 2.971  ; 3.079  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK_50   ; 2.643  ; 2.673  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK_50   ; 3.255  ; 3.423  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK_50   ; 3.644  ; 3.860  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK_50   ; 3.160  ; 3.274  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK_50   ; 2.953  ; 3.065  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK_50   ; 2.359  ; 2.384  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK_50   ; 2.571  ; 2.645  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK_50   ; 2.611  ; 2.653  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK_50   ; 2.582  ; 2.630  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK_50   ; 2.595  ; 2.637  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK_50   ; 2.539  ; 2.583  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK_50   ; 2.444  ; 2.477  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK_50   ; 2.566  ; 2.608  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 1.975  ; 1.988  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.429  ; 2.495  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 1.975  ; 1.988  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.128  ; 2.181  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 1.727  ; 1.711  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.637 ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.691 ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[1] ;
; LTM_B[*]       ; CLOCK_50   ; 2.241  ; 2.330  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[0]      ; CLOCK_50   ; 2.241  ; 2.330  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[1]      ; CLOCK_50   ; 2.508  ; 2.609  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[2]      ; CLOCK_50   ; 3.234  ; 3.440  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[3]      ; CLOCK_50   ; 2.847  ; 2.977  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[4]      ; CLOCK_50   ; 2.378  ; 2.470  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[5]      ; CLOCK_50   ; 2.599  ; 2.693  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[6]      ; CLOCK_50   ; 2.483  ; 2.589  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_B[7]      ; CLOCK_50   ; 2.599  ; 2.739  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_DEN        ; CLOCK_50   ; 2.718  ; 2.848  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_G[*]       ; CLOCK_50   ; 2.290  ; 2.374  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[0]      ; CLOCK_50   ; 3.401  ; 3.621  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[1]      ; CLOCK_50   ; 2.736  ; 2.864  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[2]      ; CLOCK_50   ; 2.703  ; 2.821  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[3]      ; CLOCK_50   ; 2.290  ; 2.374  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[4]      ; CLOCK_50   ; 2.390  ; 2.505  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[5]      ; CLOCK_50   ; 2.394  ; 2.496  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[6]      ; CLOCK_50   ; 2.833  ; 2.993  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_G[7]      ; CLOCK_50   ; 2.888  ; 3.035  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_HD         ; CLOCK_50   ; 2.586  ; 2.700  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ; 1.224  ;        ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_R[*]       ; CLOCK_50   ; 2.431  ; 2.512  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[0]      ; CLOCK_50   ; 2.772  ; 2.924  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[1]      ; CLOCK_50   ; 2.438  ; 2.519  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[2]      ; CLOCK_50   ; 3.041  ; 3.186  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[3]      ; CLOCK_50   ; 2.532  ; 2.625  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[4]      ; CLOCK_50   ; 2.646  ; 2.790  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[5]      ; CLOCK_50   ; 2.431  ; 2.530  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[6]      ; CLOCK_50   ; 2.505  ; 2.595  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
;  LTM_R[7]      ; CLOCK_50   ; 2.431  ; 2.512  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_VD         ; CLOCK_50   ; 2.324  ; 2.407  ; Rise       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
; LTM_NCLK       ; CLOCK_50   ;        ; 1.195  ; Fall       ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 7.457  ;        ;        ; 7.818  ;
; SW[0]      ; HEX4[0]     ; 44.445 ; 44.257 ; 44.968 ; 44.780 ;
; SW[0]      ; HEX4[1]     ; 45.203 ; 45.046 ; 45.726 ; 45.569 ;
; SW[0]      ; HEX4[2]     ; 44.708 ; 44.620 ; 45.231 ; 45.143 ;
; SW[0]      ; HEX4[3]     ; 45.456 ; 45.278 ; 45.979 ; 45.801 ;
; SW[0]      ; HEX4[4]     ; 45.052 ; 44.889 ; 45.575 ; 45.412 ;
; SW[0]      ; HEX4[5]     ; 45.074 ; 44.961 ; 45.597 ; 45.484 ;
; SW[0]      ; HEX4[6]     ; 45.883 ; 45.760 ; 46.406 ; 46.283 ;
; SW[0]      ; HEX5[0]     ; 42.790 ; 42.633 ; 43.313 ; 43.156 ;
; SW[0]      ; HEX5[1]     ; 45.045 ; 44.608 ; 45.568 ; 45.131 ;
; SW[0]      ; HEX5[2]     ; 43.558 ; 43.371 ; 44.081 ; 43.894 ;
; SW[0]      ; HEX5[3]     ; 43.872 ; 43.644 ; 44.395 ; 44.167 ;
; SW[0]      ; HEX5[4]     ; 43.930 ; 43.726 ; 44.453 ; 44.249 ;
; SW[0]      ; HEX5[5]     ; 43.282 ; 43.097 ; 43.805 ; 43.620 ;
; SW[0]      ; HEX5[6]     ; 43.896 ; 43.728 ; 44.419 ; 44.251 ;
; SW[0]      ; HEX6[0]     ; 39.071 ; 38.899 ; 39.594 ; 39.422 ;
; SW[0]      ; HEX6[1]     ; 40.093 ; 40.008 ; 40.616 ; 40.531 ;
; SW[0]      ; HEX6[2]     ; 39.905 ; 39.878 ; 40.428 ; 40.401 ;
; SW[0]      ; HEX6[3]     ; 39.364 ; 39.232 ; 39.887 ; 39.755 ;
; SW[0]      ; HEX6[4]     ; 39.767 ; 39.604 ; 40.290 ; 40.127 ;
; SW[0]      ; HEX6[5]     ; 42.163 ; 41.691 ; 42.686 ; 42.214 ;
; SW[0]      ; HEX6[6]     ; 39.642 ; 39.468 ; 40.165 ; 39.991 ;
; SW[0]      ; HEX7[0]     ; 31.541 ; 31.422 ; 32.053 ; 31.934 ;
; SW[0]      ; HEX7[1]     ; 32.079 ; 31.790 ; 32.591 ; 32.302 ;
; SW[0]      ; HEX7[2]     ; 31.698 ; 31.582 ; 32.210 ; 32.094 ;
; SW[0]      ; HEX7[3]     ; 33.113 ; 33.114 ; 33.625 ; 33.626 ;
; SW[0]      ; HEX7[4]     ; 32.001 ; 31.774 ; 32.513 ; 32.286 ;
; SW[0]      ; HEX7[5]     ; 32.527 ; 32.466 ; 33.039 ; 32.978 ;
; SW[0]      ; HEX7[6]     ; 33.770 ; 33.547 ; 34.282 ; 34.059 ;
; SW[1]      ; HEX4[0]     ; 44.341 ; 44.153 ; 44.860 ; 44.672 ;
; SW[1]      ; HEX4[1]     ; 45.099 ; 44.942 ; 45.618 ; 45.461 ;
; SW[1]      ; HEX4[2]     ; 44.604 ; 44.516 ; 45.123 ; 45.035 ;
; SW[1]      ; HEX4[3]     ; 45.352 ; 45.174 ; 45.871 ; 45.693 ;
; SW[1]      ; HEX4[4]     ; 44.948 ; 44.785 ; 45.467 ; 45.304 ;
; SW[1]      ; HEX4[5]     ; 44.970 ; 44.857 ; 45.489 ; 45.376 ;
; SW[1]      ; HEX4[6]     ; 45.779 ; 45.656 ; 46.298 ; 46.175 ;
; SW[1]      ; HEX5[0]     ; 42.686 ; 42.529 ; 43.205 ; 43.048 ;
; SW[1]      ; HEX5[1]     ; 44.941 ; 44.504 ; 45.460 ; 45.023 ;
; SW[1]      ; HEX5[2]     ; 43.454 ; 43.267 ; 43.973 ; 43.786 ;
; SW[1]      ; HEX5[3]     ; 43.768 ; 43.540 ; 44.287 ; 44.059 ;
; SW[1]      ; HEX5[4]     ; 43.826 ; 43.622 ; 44.345 ; 44.141 ;
; SW[1]      ; HEX5[5]     ; 43.178 ; 42.993 ; 43.697 ; 43.512 ;
; SW[1]      ; HEX5[6]     ; 43.792 ; 43.624 ; 44.311 ; 44.143 ;
; SW[1]      ; HEX6[0]     ; 38.967 ; 38.795 ; 39.486 ; 39.314 ;
; SW[1]      ; HEX6[1]     ; 39.989 ; 39.904 ; 40.508 ; 40.423 ;
; SW[1]      ; HEX6[2]     ; 39.801 ; 39.774 ; 40.320 ; 40.293 ;
; SW[1]      ; HEX6[3]     ; 39.260 ; 39.128 ; 39.779 ; 39.647 ;
; SW[1]      ; HEX6[4]     ; 39.663 ; 39.500 ; 40.182 ; 40.019 ;
; SW[1]      ; HEX6[5]     ; 42.059 ; 41.587 ; 42.578 ; 42.106 ;
; SW[1]      ; HEX6[6]     ; 39.538 ; 39.364 ; 40.057 ; 39.883 ;
; SW[1]      ; HEX7[0]     ; 31.774 ; 31.655 ; 32.271 ; 32.152 ;
; SW[1]      ; HEX7[1]     ; 32.312 ; 32.023 ; 32.809 ; 32.520 ;
; SW[1]      ; HEX7[2]     ; 31.931 ; 31.815 ; 32.428 ; 32.312 ;
; SW[1]      ; HEX7[3]     ; 33.346 ; 33.347 ; 33.843 ; 33.844 ;
; SW[1]      ; HEX7[4]     ; 32.234 ; 32.007 ; 32.731 ; 32.504 ;
; SW[1]      ; HEX7[5]     ; 32.760 ; 32.699 ; 33.257 ; 33.196 ;
; SW[1]      ; HEX7[6]     ; 34.003 ; 33.780 ; 34.500 ; 34.277 ;
; SW[2]      ; HEX4[0]     ; 44.378 ; 44.190 ; 44.940 ; 44.752 ;
; SW[2]      ; HEX4[1]     ; 45.136 ; 44.979 ; 45.698 ; 45.541 ;
; SW[2]      ; HEX4[2]     ; 44.641 ; 44.553 ; 45.203 ; 45.115 ;
; SW[2]      ; HEX4[3]     ; 45.389 ; 45.211 ; 45.951 ; 45.773 ;
; SW[2]      ; HEX4[4]     ; 44.985 ; 44.822 ; 45.547 ; 45.384 ;
; SW[2]      ; HEX4[5]     ; 45.007 ; 44.894 ; 45.569 ; 45.456 ;
; SW[2]      ; HEX4[6]     ; 45.816 ; 45.693 ; 46.378 ; 46.255 ;
; SW[2]      ; HEX5[0]     ; 42.723 ; 42.566 ; 43.285 ; 43.128 ;
; SW[2]      ; HEX5[1]     ; 44.978 ; 44.541 ; 45.540 ; 45.103 ;
; SW[2]      ; HEX5[2]     ; 43.491 ; 43.304 ; 44.053 ; 43.866 ;
; SW[2]      ; HEX5[3]     ; 43.805 ; 43.577 ; 44.367 ; 44.139 ;
; SW[2]      ; HEX5[4]     ; 43.863 ; 43.659 ; 44.425 ; 44.221 ;
; SW[2]      ; HEX5[5]     ; 43.215 ; 43.030 ; 43.777 ; 43.592 ;
; SW[2]      ; HEX5[6]     ; 43.829 ; 43.661 ; 44.391 ; 44.223 ;
; SW[2]      ; HEX6[0]     ; 39.004 ; 38.832 ; 39.566 ; 39.394 ;
; SW[2]      ; HEX6[1]     ; 40.026 ; 39.941 ; 40.588 ; 40.503 ;
; SW[2]      ; HEX6[2]     ; 39.838 ; 39.811 ; 40.400 ; 40.373 ;
; SW[2]      ; HEX6[3]     ; 39.297 ; 39.165 ; 39.859 ; 39.727 ;
; SW[2]      ; HEX6[4]     ; 39.700 ; 39.537 ; 40.262 ; 40.099 ;
; SW[2]      ; HEX6[5]     ; 42.096 ; 41.624 ; 42.658 ; 42.186 ;
; SW[2]      ; HEX6[6]     ; 39.575 ; 39.401 ; 40.137 ; 39.963 ;
; SW[2]      ; HEX7[0]     ; 31.677 ; 31.558 ; 32.124 ; 32.005 ;
; SW[2]      ; HEX7[1]     ; 32.215 ; 31.926 ; 32.662 ; 32.373 ;
; SW[2]      ; HEX7[2]     ; 31.834 ; 31.718 ; 32.281 ; 32.165 ;
; SW[2]      ; HEX7[3]     ; 33.249 ; 33.250 ; 33.696 ; 33.697 ;
; SW[2]      ; HEX7[4]     ; 32.137 ; 31.910 ; 32.584 ; 32.357 ;
; SW[2]      ; HEX7[5]     ; 32.663 ; 32.602 ; 33.110 ; 33.049 ;
; SW[2]      ; HEX7[6]     ; 33.906 ; 33.683 ; 34.353 ; 34.130 ;
; SW[3]      ; HEX4[0]     ; 43.327 ; 43.139 ; 43.871 ; 43.683 ;
; SW[3]      ; HEX4[1]     ; 44.085 ; 43.928 ; 44.629 ; 44.472 ;
; SW[3]      ; HEX4[2]     ; 43.590 ; 43.502 ; 44.134 ; 44.046 ;
; SW[3]      ; HEX4[3]     ; 44.338 ; 44.160 ; 44.882 ; 44.704 ;
; SW[3]      ; HEX4[4]     ; 43.934 ; 43.771 ; 44.478 ; 44.315 ;
; SW[3]      ; HEX4[5]     ; 43.956 ; 43.843 ; 44.500 ; 44.387 ;
; SW[3]      ; HEX4[6]     ; 44.765 ; 44.642 ; 45.309 ; 45.186 ;
; SW[3]      ; HEX5[0]     ; 41.672 ; 41.515 ; 42.216 ; 42.059 ;
; SW[3]      ; HEX5[1]     ; 43.927 ; 43.490 ; 44.471 ; 44.034 ;
; SW[3]      ; HEX5[2]     ; 42.440 ; 42.253 ; 42.984 ; 42.797 ;
; SW[3]      ; HEX5[3]     ; 42.754 ; 42.526 ; 43.298 ; 43.070 ;
; SW[3]      ; HEX5[4]     ; 42.812 ; 42.608 ; 43.356 ; 43.152 ;
; SW[3]      ; HEX5[5]     ; 42.164 ; 41.979 ; 42.708 ; 42.523 ;
; SW[3]      ; HEX5[6]     ; 42.778 ; 42.610 ; 43.322 ; 43.154 ;
; SW[3]      ; HEX6[0]     ; 37.740 ; 37.568 ; 38.497 ; 38.325 ;
; SW[3]      ; HEX6[1]     ; 38.762 ; 38.677 ; 39.519 ; 39.434 ;
; SW[3]      ; HEX6[2]     ; 38.574 ; 38.547 ; 39.331 ; 39.304 ;
; SW[3]      ; HEX6[3]     ; 38.033 ; 37.901 ; 38.790 ; 38.658 ;
; SW[3]      ; HEX6[4]     ; 38.436 ; 38.273 ; 39.193 ; 39.030 ;
; SW[3]      ; HEX6[5]     ; 40.832 ; 40.360 ; 41.589 ; 41.117 ;
; SW[3]      ; HEX6[6]     ; 38.311 ; 38.137 ; 39.068 ; 38.894 ;
; SW[3]      ; HEX7[0]     ; 31.648 ; 31.529 ; 32.215 ; 32.096 ;
; SW[3]      ; HEX7[1]     ; 32.186 ; 31.897 ; 32.753 ; 32.464 ;
; SW[3]      ; HEX7[2]     ; 31.805 ; 31.689 ; 32.372 ; 32.256 ;
; SW[3]      ; HEX7[3]     ; 33.220 ; 33.221 ; 33.787 ; 33.788 ;
; SW[3]      ; HEX7[4]     ; 32.108 ; 31.881 ; 32.675 ; 32.448 ;
; SW[3]      ; HEX7[5]     ; 32.634 ; 32.573 ; 33.201 ; 33.140 ;
; SW[3]      ; HEX7[6]     ; 33.877 ; 33.654 ; 34.444 ; 34.221 ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; KEY[0]     ; LTM_GREST   ; 3.822 ;       ;        ; 4.558  ;
; SW[0]      ; HEX4[0]     ; 6.007 ; 6.032 ; 6.804  ; 6.829  ;
; SW[0]      ; HEX4[1]     ; 6.372 ; 6.435 ; 7.169  ; 7.232  ;
; SW[0]      ; HEX4[2]     ; 6.207 ; 6.340 ; 7.004  ; 7.120  ;
; SW[0]      ; HEX4[3]     ; 6.527 ; 6.624 ; 7.324  ; 7.421  ;
; SW[0]      ; HEX4[4]     ; 6.303 ; 6.373 ; 7.100  ; 7.170  ;
; SW[0]      ; HEX4[5]     ; 6.332 ; 6.484 ; 7.129  ; 7.281  ;
; SW[0]      ; HEX4[6]     ; 6.805 ; 6.709 ; 7.602  ; 7.506  ;
; SW[0]      ; HEX5[0]     ; 5.829 ; 5.819 ; 6.626  ; 6.616  ;
; SW[0]      ; HEX5[1]     ; 7.430 ; 7.194 ; 8.227  ; 7.991  ;
; SW[0]      ; HEX5[2]     ; 6.444 ; 6.232 ; 7.234  ; 7.029  ;
; SW[0]      ; HEX5[3]     ; 6.332 ; 6.378 ; 7.129  ; 7.175  ;
; SW[0]      ; HEX5[4]     ; 6.365 ; 6.420 ; 7.162  ; 7.217  ;
; SW[0]      ; HEX5[5]     ; 6.052 ; 6.069 ; 6.849  ; 6.866  ;
; SW[0]      ; HEX5[6]     ; 6.395 ; 6.410 ; 7.192  ; 7.207  ;
; SW[0]      ; HEX6[0]     ; 6.405 ; 6.400 ; 7.202  ; 7.197  ;
; SW[0]      ; HEX6[1]     ; 6.877 ; 6.945 ; 7.674  ; 7.742  ;
; SW[0]      ; HEX6[2]     ; 6.803 ; 6.864 ; 7.600  ; 7.661  ;
; SW[0]      ; HEX6[3]     ; 6.508 ; 6.517 ; 7.305  ; 7.314  ;
; SW[0]      ; HEX6[4]     ; 6.738 ; 6.851 ; 7.535  ; 7.648  ;
; SW[0]      ; HEX6[5]     ; 8.409 ; 8.270 ; 9.206  ; 9.067  ;
; SW[0]      ; HEX6[6]     ; 6.689 ; 6.694 ; 7.486  ; 7.491  ;
; SW[0]      ; HEX7[0]     ; 6.611 ; 6.793 ; 7.408  ; 7.590  ;
; SW[0]      ; HEX7[1]     ; 6.844 ; 7.019 ; 7.641  ; 7.816  ;
; SW[0]      ; HEX7[2]     ; 6.796 ; 6.934 ; 7.593  ; 7.731  ;
; SW[0]      ; HEX7[3]     ; 7.233 ; 7.422 ; 8.030  ; 8.219  ;
; SW[0]      ; HEX7[4]     ; 6.815 ; 7.035 ; 7.612  ; 7.832  ;
; SW[0]      ; HEX7[5]     ; 6.965 ; 7.175 ; 7.762  ; 7.972  ;
; SW[0]      ; HEX7[6]     ; 7.569 ; 7.740 ; 8.366  ; 8.537  ;
; SW[1]      ; HEX4[0]     ; 6.188 ; 6.208 ; 6.919  ; 6.939  ;
; SW[1]      ; HEX4[1]     ; 6.545 ; 6.603 ; 7.276  ; 7.334  ;
; SW[1]      ; HEX4[2]     ; 6.524 ; 6.445 ; 7.255  ; 7.176  ;
; SW[1]      ; HEX4[3]     ; 6.707 ; 6.799 ; 7.438  ; 7.530  ;
; SW[1]      ; HEX4[4]     ; 6.475 ; 6.699 ; 7.206  ; 7.430  ;
; SW[1]      ; HEX4[5]     ; 6.510 ; 6.752 ; 7.241  ; 7.483  ;
; SW[1]      ; HEX4[6]     ; 6.976 ; 6.884 ; 7.707  ; 7.615  ;
; SW[1]      ; HEX5[0]     ; 6.173 ; 6.163 ; 6.958  ; 6.948  ;
; SW[1]      ; HEX5[1]     ; 7.774 ; 7.538 ; 8.559  ; 8.323  ;
; SW[1]      ; HEX5[2]     ; 6.825 ; 6.576 ; 7.630  ; 7.361  ;
; SW[1]      ; HEX5[3]     ; 6.676 ; 6.722 ; 7.461  ; 7.507  ;
; SW[1]      ; HEX5[4]     ; 6.709 ; 6.764 ; 7.494  ; 7.549  ;
; SW[1]      ; HEX5[5]     ; 6.396 ; 6.413 ; 7.181  ; 7.198  ;
; SW[1]      ; HEX5[6]     ; 6.739 ; 6.754 ; 7.524  ; 7.539  ;
; SW[1]      ; HEX6[0]     ; 6.749 ; 6.744 ; 7.534  ; 7.529  ;
; SW[1]      ; HEX6[1]     ; 7.221 ; 7.289 ; 8.006  ; 8.074  ;
; SW[1]      ; HEX6[2]     ; 7.147 ; 7.208 ; 7.932  ; 7.993  ;
; SW[1]      ; HEX6[3]     ; 6.852 ; 6.861 ; 7.637  ; 7.646  ;
; SW[1]      ; HEX6[4]     ; 7.082 ; 7.195 ; 7.867  ; 7.980  ;
; SW[1]      ; HEX6[5]     ; 8.753 ; 8.614 ; 9.538  ; 9.399  ;
; SW[1]      ; HEX6[6]     ; 7.033 ; 7.038 ; 7.818  ; 7.823  ;
; SW[1]      ; HEX7[0]     ; 6.955 ; 7.137 ; 7.740  ; 7.922  ;
; SW[1]      ; HEX7[1]     ; 7.188 ; 7.363 ; 7.973  ; 8.148  ;
; SW[1]      ; HEX7[2]     ; 7.140 ; 7.278 ; 7.925  ; 8.063  ;
; SW[1]      ; HEX7[3]     ; 7.577 ; 7.766 ; 8.362  ; 8.551  ;
; SW[1]      ; HEX7[4]     ; 7.159 ; 7.379 ; 7.944  ; 8.164  ;
; SW[1]      ; HEX7[5]     ; 7.309 ; 7.519 ; 8.094  ; 8.304  ;
; SW[1]      ; HEX7[6]     ; 7.913 ; 8.084 ; 8.698  ; 8.869  ;
; SW[2]      ; HEX4[0]     ; 6.174 ; 6.194 ; 7.038  ; 7.058  ;
; SW[2]      ; HEX4[1]     ; 6.531 ; 6.589 ; 7.395  ; 7.453  ;
; SW[2]      ; HEX4[2]     ; 6.510 ; 6.431 ; 7.374  ; 7.295  ;
; SW[2]      ; HEX4[3]     ; 6.693 ; 6.785 ; 7.557  ; 7.649  ;
; SW[2]      ; HEX4[4]     ; 6.461 ; 6.685 ; 7.325  ; 7.549  ;
; SW[2]      ; HEX4[5]     ; 6.496 ; 6.738 ; 7.360  ; 7.602  ;
; SW[2]      ; HEX4[6]     ; 6.962 ; 6.870 ; 7.826  ; 7.734  ;
; SW[2]      ; HEX5[0]     ; 6.387 ; 6.377 ; 7.158  ; 7.148  ;
; SW[2]      ; HEX5[1]     ; 7.988 ; 7.752 ; 8.759  ; 8.523  ;
; SW[2]      ; HEX5[2]     ; 7.065 ; 6.790 ; 7.855  ; 7.561  ;
; SW[2]      ; HEX5[3]     ; 6.890 ; 6.936 ; 7.661  ; 7.707  ;
; SW[2]      ; HEX5[4]     ; 6.923 ; 6.978 ; 7.694  ; 7.749  ;
; SW[2]      ; HEX5[5]     ; 6.610 ; 6.627 ; 7.381  ; 7.398  ;
; SW[2]      ; HEX5[6]     ; 6.953 ; 6.968 ; 7.724  ; 7.739  ;
; SW[2]      ; HEX6[0]     ; 6.963 ; 6.958 ; 7.734  ; 7.729  ;
; SW[2]      ; HEX6[1]     ; 7.435 ; 7.503 ; 8.206  ; 8.274  ;
; SW[2]      ; HEX6[2]     ; 7.361 ; 7.422 ; 8.132  ; 8.193  ;
; SW[2]      ; HEX6[3]     ; 7.066 ; 7.075 ; 7.837  ; 7.846  ;
; SW[2]      ; HEX6[4]     ; 7.296 ; 7.409 ; 8.067  ; 8.180  ;
; SW[2]      ; HEX6[5]     ; 8.967 ; 8.828 ; 9.738  ; 9.599  ;
; SW[2]      ; HEX6[6]     ; 7.247 ; 7.252 ; 8.018  ; 8.023  ;
; SW[2]      ; HEX7[0]     ; 7.169 ; 7.351 ; 7.940  ; 8.122  ;
; SW[2]      ; HEX7[1]     ; 7.402 ; 7.577 ; 8.173  ; 8.348  ;
; SW[2]      ; HEX7[2]     ; 7.354 ; 7.492 ; 8.125  ; 8.263  ;
; SW[2]      ; HEX7[3]     ; 7.791 ; 7.980 ; 8.562  ; 8.751  ;
; SW[2]      ; HEX7[4]     ; 7.373 ; 7.593 ; 8.144  ; 8.364  ;
; SW[2]      ; HEX7[5]     ; 7.523 ; 7.733 ; 8.294  ; 8.504  ;
; SW[2]      ; HEX7[6]     ; 8.127 ; 8.298 ; 8.898  ; 9.069  ;
; SW[3]      ; HEX4[0]     ; 6.694 ; 6.714 ; 7.495  ; 7.515  ;
; SW[3]      ; HEX4[1]     ; 7.051 ; 7.109 ; 7.852  ; 7.910  ;
; SW[3]      ; HEX4[2]     ; 7.030 ; 6.951 ; 7.831  ; 7.752  ;
; SW[3]      ; HEX4[3]     ; 7.213 ; 7.305 ; 8.014  ; 8.106  ;
; SW[3]      ; HEX4[4]     ; 6.981 ; 7.205 ; 7.782  ; 8.006  ;
; SW[3]      ; HEX4[5]     ; 7.016 ; 7.258 ; 7.817  ; 8.059  ;
; SW[3]      ; HEX4[6]     ; 7.482 ; 7.390 ; 8.283  ; 8.191  ;
; SW[3]      ; HEX5[0]     ; 7.041 ; 7.024 ; 7.520  ; 7.510  ;
; SW[3]      ; HEX5[1]     ; 8.643 ; 8.400 ; 9.121  ; 8.885  ;
; SW[3]      ; HEX5[2]     ; 7.397 ; 7.785 ; 8.291  ; 7.923  ;
; SW[3]      ; HEX5[3]     ; 7.545 ; 7.584 ; 8.023  ; 8.069  ;
; SW[3]      ; HEX5[4]     ; 7.578 ; 7.626 ; 8.056  ; 8.111  ;
; SW[3]      ; HEX5[5]     ; 7.265 ; 7.275 ; 7.743  ; 7.760  ;
; SW[3]      ; HEX5[6]     ; 7.602 ; 7.624 ; 8.086  ; 8.101  ;
; SW[3]      ; HEX6[0]     ; 7.645 ; 7.659 ; 8.096  ; 8.091  ;
; SW[3]      ; HEX6[1]     ; 8.115 ; 8.203 ; 8.568  ; 8.636  ;
; SW[3]      ; HEX6[2]     ; 8.038 ; 8.260 ; 8.590  ; 8.555  ;
; SW[3]      ; HEX6[3]     ; 7.747 ; 7.776 ; 8.199  ; 8.208  ;
; SW[3]      ; HEX6[4]     ; 8.143 ; 8.055 ; 8.429  ; 8.599  ;
; SW[3]      ; HEX6[5]     ; 9.848 ; 9.506 ; 10.100 ; 10.079 ;
; SW[3]      ; HEX6[6]     ; 7.946 ; 7.932 ; 8.380  ; 8.385  ;
; SW[3]      ; HEX7[0]     ; 7.965 ; 8.140 ; 8.468  ; 8.650  ;
; SW[3]      ; HEX7[1]     ; 8.198 ; 8.366 ; 8.701  ; 8.876  ;
; SW[3]      ; HEX7[2]     ; 8.088 ; 8.351 ; 8.653  ; 8.791  ;
; SW[3]      ; HEX7[3]     ; 8.651 ; 8.833 ; 9.090  ; 9.279  ;
; SW[3]      ; HEX7[4]     ; 8.205 ; 8.336 ; 8.672  ; 8.892  ;
; SW[3]      ; HEX7[5]     ; 8.442 ; 8.524 ; 8.822  ; 9.032  ;
; SW[3]      ; HEX7[6]     ; 8.980 ; 9.158 ; 9.426  ; 9.597  ;
+------------+-------------+-------+-------+--------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_ADC_DCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_ADC_DIN      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_DEN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_GREST        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_HD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_NCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_SCEN         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_VD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LTM_SDA          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LTM_ADC_BUSY            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LTM_SDA                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LTM_ADC_PENIRQ_n        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LTM_ADC_DOUT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_ADC_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_DEN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_GREST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_HD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_NCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_SCEN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_VD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LTM_SDA          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_ADC_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_DEN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_GREST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_HD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_NCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_SCEN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_VD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LTM_SDA          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_ADC_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_ADC_DIN      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_DEN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_GREST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_HD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_NCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_SCEN         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_VD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LTM_SDA          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                              ; CLOCK_50                                                              ; 21975918     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 100          ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8069         ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2304         ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10           ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                              ; CLOCK_50                                                              ; 21975918     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 100          ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 8069         ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 10           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                              ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 2304         ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 10           ; 0        ; 0        ; 0        ;
; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; > 2147483647 ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                             ;
+------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                                              ; 108      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 168      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 120      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                              ;
+------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                                              ; 108      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] ; 168      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] ; 120      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 548   ; 548  ;
; Unconstrained Output Ports      ; 165   ; 165  ;
; Unconstrained Output Port Paths ; 1379  ; 1379 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Jan 17 14:37:08 2018
Info: Command: quartus_sta DE2_115_LTM_EPHOTO -c DE2_115_LTM_EPHOTO
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_oeo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE2_115_LTM_EPHOTO_out.sdc'
Warning (332174): Ignored filter at DE2_115_LTM_EPHOTO_out.sdc(125): *ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE2_115_LTM_EPHOTO_out.sdc(125): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_qe9:dffpipe19|dffe20a*}]
Warning (332174): Ignored filter at DE2_115_LTM_EPHOTO_out.sdc(126): *rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at DE2_115_LTM_EPHOTO_out.sdc(126): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*delayed_wrptr_g*}] -to [get_keepers {*rs_dgwp|dffpipe_pe9:dffpipe16|dffe17a*}]
Warning (332060): Node: LTM_TOP:ltm_top_ins|div[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9] is being clocked by LTM_TOP:ltm_top_ins|div[3]
Warning (332060): Node: LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[11]~5 is being clocked by LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1
Warning (332060): Node: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] is being clocked by LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.011               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.538               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.093               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.316               0.000 CLOCK_50 
    Info (332119):     0.360               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.388               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 2.925
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.925               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.940               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.083               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 3.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.019               0.000 CLOCK_50 
    Info (332119):     5.171               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.267               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.699               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.645               0.000 CLOCK_50 
    Info (332119):    14.701               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.063 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: LTM_TOP:ltm_top_ins|div[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9] is being clocked by LTM_TOP:ltm_top_ins|div[3]
Warning (332060): Node: LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[11]~5 is being clocked by LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1
Warning (332060): Node: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] is being clocked by LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK
Info (332146): Worst-case setup slack is 1.985
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.985               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.455               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.959               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.243               0.000 CLOCK_50 
    Info (332119):     0.340               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.341               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 3.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.713               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     3.728               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.601               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.688               0.000 CLOCK_50 
    Info (332119):     4.612               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.615               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.636               0.000 CLOCK_50 
    Info (332119):    14.691               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.553 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: LTM_TOP:ltm_top_ins|div[3] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LTM_TOP:ltm_top_ins|Sdram_Control_2Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_oeo1:auto_generated|delayed_wrptr_g[9] is being clocked by LTM_TOP:ltm_top_ins|div[3]
Warning (332060): Node: LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch LTM_TOP:ltm_top_ins|flash_to_sdram_controller:u4|flash_addr_o[11]~5 is being clocked by LTM_TOP:ltm_top_ins|Reset_Delay:u8|oRST_1
Warning (332060): Node: LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mST[3] is being clocked by LTM_TOP:ltm_top_ins|lcd_spi_cotroller:u1|three_wire_controller:u0|mSPI_CLK
Info (332146): Worst-case setup slack is 5.326
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.326               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.447               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.307               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.019               0.000 CLOCK_50 
    Info (332119):     0.151               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.175               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.190
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.190               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     6.203               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.312               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.560
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.560               0.000 CLOCK_50 
    Info (332119):     2.664               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.799               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.753               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.244               0.000 CLOCK_50 
    Info (332119):    14.755               0.000 ltm_top_ins|u7|sdram_pll1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
Info (332114): Report Metastability: Found 30 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 30
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.120 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 871 megabytes
    Info: Processing ended: Wed Jan 17 14:37:22 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:09


