    </pci>                                                                                                                                                  </pci>
    <irq name="irq1" number="19">                                                                                                                           <irq name="irq1" number="19">
     <msi name="msi1"/>                                                                                                                              |       <msi name="msi1" number="24"/>
     <msi name="msi2"/>                                                                                                                              |       <msi name="msi2" number="25"/>
    </irq>                                                                                                                                                  </irq>
    <memory caching="UC" name="mmio" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>                                                                 <memory caching="UC" name="mmio" physicalAddress="16#d252_0000#" size="16#0001_0000#"/>
--
    </pci>                                                                                                                                                  </pci>
    <irq name="irq1" number="16">                                                                                                                           <irq name="irq1" number="16">
     <msi name="msi1"/>                                                                                                                              |       <msi name="msi1" number="26"/>
    </irq>                                                                                                                                                  </irq>
    <memory caching="UC" name="mmio1" physicalAddress="16#d1c0_0000#" size="16#2000#"/>                                                                     <memory caching="UC" name="mmio1" physicalAddress="16#d1c0_0000#" size="16#2000#"/>
--
    </pci>                                                                                                                                                  </pci>
    <irq name="irq1" number="18">                                                                                                                           <irq name="irq1" number="18">
     <msi name="msi1"/>                                                                                                                              |       <msi name="msi1" number="27"/>
    </irq>                                                                                                                                                  </irq>
    <memory caching="UC" name="mmio1" physicalAddress="16#f1c0_0000#" size="16#2000#"/>                                                                     <memory caching="UC" name="mmio1" physicalAddress="16#f1c0_0000#" size="16#2000#"/>
--
    </pci>                                                                                                                                                  </pci>
    <irq name="irq1" number="19">                                                                                                                           <irq name="irq1" number="19">
     <msi name="msi1"/>                                                                                                                              |       <msi name="msi1" number="28"/>
    </irq>                                                                                                                                                  </irq>
    <memory caching="UC" name="mmio1" physicalAddress="16#f1c0_8000#" size="16#2000#"/>                                                                     <memory caching="UC" name="mmio1" physicalAddress="16#f1c0_8000#" size="16#2000#"/>
--
    </pci>                                                                                                                                                  </pci>
    <irq name="irq1" number="43">                                                                                                                           <irq name="irq1" number="43">
     <msi name="msi1"/>                                                                                                                              |       <msi name="msi1" number="29"/>
     <msi name="msi2"/>                                                                                                                              |       <msi name="msi2" number="30"/>
     <msi name="msi3"/>                                                                                                                              |       <msi name="msi3" number="31"/>
     <msi name="msi4"/>                                                                                                                              |       <msi name="msi4" number="32"/>
    </irq>                                                                                                                                                  </irq>
    <memory caching="UC" name="mem1" physicalAddress="16#d254_8000#" size="16#4000#"/>                                                                      <memory caching="UC" name="mem1" physicalAddress="16#d254_8000#" size="16#4000#"/>
--
     <reader logical="primary_data" size="16#1000#" virtualAddress="16#3000#"/>                                                                              <reader logical="primary_data" size="16#1000#" virtualAddress="16#3000#"/>
     <reader logical="secondary_data" size="16#1000#" virtualAddress="16#4000#"/>                                                                            <reader logical="secondary_data" size="16#1000#" virtualAddress="16#4000#"/>
     <array elementSize="16#1000#" logical="input_arr" eventBase="32" virtualAddressBase="16#0001_0000#">                                            |       <array elementSize="16#1000#" eventBase="32" logical="input_arr" virtualAddressBase="16#0001_0000#">
      <writer logical="output1"/>                                                                                                                             <writer logical="output1"/>
     </array>                                                                                                                                                </array>
--
   </events>                                                                                                                                               </events>
   <channels>                                                                                                                                              <channels>
    <writer logical="c2" physical="chan_array2" virtualAddress="16#0001_4000#" event="12"/>                                                          |      <writer event="12" logical="c2" physical="chan_array2" virtualAddress="16#0001_4000#"/>
    <reader logical="c3" physical="chan_array3" virtualAddress="16#0001_5000#" vector="128"/>                                                        |      <reader logical="c3" physical="chan_array3" vector="128" virtualAddress="16#0001_5000#"/>
    <reader logical="c4" physical="chan_array4" virtualAddress="16#0001_7000#" vector="129"/>                                                        |      <reader logical="c4" physical="chan_array4" vector="129" virtualAddress="16#0001_7000#"/>
   </channels>                                                                                                                                             </channels>
   <component ref="c2">                                                                                                                                    <component ref="c2">
