Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 15 21:27:38 2023
| Host         : DESKTOP-Q2AP9EN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./Tutorial_Created_Data/bft_output/post_synth_timing_summary.rpt
| Design       : bft
| Device       : 7k70t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.293        0.000                      0                 8357       -0.214       -2.120                     25                 8357        2.150        0.000                       0                  1468  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
bftClk  {0.000 2.500}        5.000           200.000         
wbClk   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bftClk              2.293        0.000                      0                 6745        0.041        0.000                      0                 6745        2.150        0.000                       0                   747  
wbClk               7.234        0.000                      0                 1611        0.041        0.000                      0                 1611        4.650        0.000                       0                   721  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
wbClk         bftClk              2.886        0.000                      0                  352       -0.119       -1.906                     24                  352  
bftClk        wbClk               2.916        0.000                      0                   33       -0.214       -0.214                      1                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        2.293ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.293ns  (required time - arrival time)
  Source:                 ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arnd1/transformLoop[0].ct/xOutReg_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - bftClk rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.800ns (79.448%)  route 0.466ns (20.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 6.639 - 5.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     0.749 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.215    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.308 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.584     1.892    ingressLoop[0].ingressFifo/buffer_fifo/wr_clk
                         RAMB36E1                                     r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      1.800     3.692 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[16]
                         net (fo=2, unplaced)         0.466     4.158    arnd1/transformLoop[0].ct/infer_fifo.block_ram_performance.fifo_out[16]
                         DSP48E1                                      r  arnd1/transformLoop[0].ct/xOutReg_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     6.117    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     6.200 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.439     6.639    arnd1/transformLoop[0].ct/wr_clk
                         DSP48E1                                      r  arnd1/transformLoop[0].ct/xOutReg_reg/CLK
                         clock pessimism              0.108     6.747    
                         clock uncertainty           -0.035     6.712    
                         DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.261     6.451    arnd1/transformLoop[0].ct/xOutReg_reg
  -------------------------------------------------------------------
                         required time                          6.451    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  2.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.322    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.348 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.114     0.462    egressLoop[0].egressFifo/buffer_fifo/wr_clk
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.562 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[5]/Q
                         net (fo=4, unplaced)         0.231     0.793    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr[5]
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.582    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.612 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.259     0.871    egressLoop[0].egressFifo/buffer_fifo/wr_clk
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKARDCLK
                         clock pessimism             -0.264     0.607    
                         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.145     0.752    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -0.752    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bftClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { bftClk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         5.000       2.228                arnd1/transformLoop[0].ct/xOutReg_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.350         2.500       2.150                validForEgressFifo_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         2.500       2.150                validForEgressFifo_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        7.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.234ns  (required time - arrival time)
  Source:                 egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wbOutputData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (wbClk rise@10.000ns - wbClk rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 1.886ns (71.940%)  route 0.736ns (28.060%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.230    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.323 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.584     1.907    egressLoop[1].egressFifo/buffer_fifo/rd_clk
                         RAMB36E1                                     r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     3.707 r  egressLoop[1].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/DOBDO[0]
                         net (fo=1, unplaced)         0.466     4.173    egressLoop[0].egressFifo/buffer_fifo/wbOutputData_reg[31]_0[0]
                         LUT6 (Prop_lut6_I5_O)        0.043     4.216 r  egressLoop[0].egressFifo/buffer_fifo/wbOutputData[0]_i_3/O
                         net (fo=1, unplaced)         0.270     4.486    egressLoop[3].egressFifo/buffer_fifo/wbOutputData_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.529 r  egressLoop[3].egressFifo/buffer_fifo/wbOutputData[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.529    egressLoop[3].egressFifo_n_32
                         FDRE                                         r  wbOutputData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442    11.132    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083    11.215 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.439    11.654    wbClk_IBUF_BUFG
                         FDRE                                         r  wbOutputData_reg[0]/C
                         clock pessimism              0.108    11.762    
                         clock uncertainty           -0.035    11.727    
                         FDRE (Setup_fdre_C_D)        0.036    11.763    wbOutputData_reg[0]
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  7.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.219%)  route 0.231ns (69.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.337    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.114     0.477    egressLoop[0].egressFifo/buffer_fifo/rd_clk
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.577 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr_reg[5]/Q
                         net (fo=4, unplaced)         0.231     0.808    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.rd_addr[5]
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.597    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.627 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.259     0.886    egressLoop[0].egressFifo/buffer_fifo/rd_clk
                         RAMB36E1                                     r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.622    
                         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.145     0.767    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wbClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wbClk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161                egressLoop[0].egressFifo/buffer_fifo/infer_fifo.block_ram_performance.fifo_ram_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650                FSM_sequential_loadState_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650                FSM_sequential_loadState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  wbClk
  To Clock:  bftClk

Setup :            0  Failing Endpoints,  Worst Slack        2.886ns,  Total Violation        0.000ns
Hold  :           24  Failing Endpoints,  Worst Slack       -0.119ns,  Total Violation       -1.906ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.886ns  (required time - arrival time)
  Source:                 ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (bftClk rise@5.000ns - wbClk rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.656ns (35.536%)  route 1.190ns (64.464%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.639ns = ( 6.639 - 5.000 ) 
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.764     0.764 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     1.230    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     1.323 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.584     1.907    ingressLoop[0].ingressFifo/buffer_fifo/rd_clk
                         FDCE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     2.130 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/Q
                         net (fo=4, unplaced)         0.551     2.681    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.wr_addr[3]
                         LUT6 (Prop_lut6_I0_O)        0.123     2.804 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3/O
                         net (fo=1, unplaced)         0.000     2.804    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.071 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, unplaced)         0.639     3.710    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
                         LUT4 (Prop_lut4_I2_O)        0.043     3.753 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     3.753    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.674     5.674 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442     6.117    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083     6.200 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.439     6.639    ingressLoop[0].ingressFifo/buffer_fifo/wr_clk
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000     6.639    
                         clock uncertainty           -0.035     6.603    
                         FDPE (Setup_fdpe_C_D)        0.036     6.639    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                  2.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 ingressFifoWrEn_reg/C
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             bftClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (bftClk rise@0.000ns - wbClk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.646%)  route 0.212ns (56.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.106     0.106 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.337    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.114     0.477    wbClk_IBUF_BUFG
                         FDRE                                         r  ingressFifoWrEn_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     0.577 r  ingressFifoWrEn_reg/Q
                         net (fo=32, unplaced)        0.212     0.789    ingressLoop[0].ingressFifo/buffer_fifo/ingressFifoWrEn
                         LUT4 (Prop_lut4_I0_O)        0.064     0.853 r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.853    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg0
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.339     0.339 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.582    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.612 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.259     0.871    ingressLoop[0].ingressFifo/buffer_fifo/wr_clk
                         FDPE                                         r  ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.035     0.907    
                         FDPE (Hold_fdpe_C_D)         0.065     0.972    ingressLoop[0].ingressFifo/buffer_fifo/infer_fifo.almost_empty_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                 -0.119    





---------------------------------------------------------------------------------------------------
From Clock:  bftClk
  To Clock:  wbClk

Setup :            0  Failing Endpoints,  Worst Slack        2.916ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.214ns,  Total Violation       -0.214ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (wbClk rise@10.000ns - bftClk rise@5.000ns)
  Data Path Delay:        1.846ns  (logic 0.656ns (35.536%)  route 1.190ns (64.464%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.892ns = ( 6.892 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     5.000     5.000 r  
    W17                                               0.000     5.000 r  bftClk (IN)
                         net (fo=0)                   0.000     5.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.749     5.749 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.466     6.215    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.093     6.308 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.584     6.892    egressLoop[0].egressFifo/buffer_fifo/wr_clk
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     7.115 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr_reg[3]/Q
                         net (fo=4, unplaced)         0.551     7.666    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.wr_addr[3]
                         LUT6 (Prop_lut6_I0_O)        0.123     7.789 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__7/O
                         net (fo=1, unplaced)         0.000     7.789    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry_i_3__7_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.056 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2_carry/CO[3]
                         net (fo=2, unplaced)         0.639     8.695    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg2
                         LUT4 (Prop_lut4_I2_O)        0.043     8.738 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_i_1__7/O
                         net (fo=1, unplaced)         0.000     8.738    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg0
                         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)     10.000    10.000 r  
    V20                                               0.000    10.000 r  wbClk (IN)
                         net (fo=0)                   0.000    10.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.689    10.689 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.442    11.132    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.083    11.215 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.439    11.654    egressLoop[0].egressFifo/buffer_fifo/rd_clk
                         FDPE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg/C
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.035    11.618    
                         FDPE (Setup_fdpe_C_D)        0.036    11.654    egressLoop[0].egressFifo/buffer_fifo/infer_fifo.empty_reg_reg
  -------------------------------------------------------------------
                         required time                         11.654    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  2.916    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.214ns  (arrival time - required time)
  Source:                 egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by bftClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            error_reg/D
                            (rising edge-triggered cell FDRE clocked by wbClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             wbClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wbClk rise@0.000ns - bftClk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.853%)  route 0.146ns (47.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bftClk rise edge)     0.000     0.000 r  
    W17                                               0.000     0.000 r  bftClk (IN)
                         net (fo=0)                   0.000     0.000    bftClk
    W17                  IBUF (Prop_ibuf_I_O)         0.091     0.091 r  bftClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.231     0.322    bftClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.348 r  bftClk_IBUF_BUFG_inst/O
                         net (fo=746, unplaced)       0.114     0.462    egressLoop[0].egressFifo/buffer_fifo/wr_clk
                         FDCE                                         r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.562 r  egressLoop[0].egressFifo/buffer_fifo/infer_fifo.full_reg_reg/Q
                         net (fo=5, unplaced)         0.146     0.709    egressLoop[1].egressFifo/buffer_fifo/error_reg_0
                         LUT5 (Prop_lut5_I3_O)        0.064     0.773 r  egressLoop[1].egressFifo/buffer_fifo/error_i_1/O
                         net (fo=1, unplaced)         0.000     0.773    egressLoop[1].egressFifo_n_0
                         FDRE                                         r  error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wbClk rise edge)      0.000     0.000 r  
    V20                                               0.000     0.000 r  wbClk (IN)
                         net (fo=0)                   0.000     0.000    wbClk
    V20                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  wbClk_IBUF_inst/O
                         net (fo=1, unplaced)         0.243     0.597    wbClk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.627 r  wbClk_IBUF_BUFG_inst/O
                         net (fo=720, unplaced)       0.259     0.886    wbClk_IBUF_BUFG
                         FDRE                                         r  error_reg/C
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.035     0.922    
                         FDRE (Hold_fdre_C_D)         0.065     0.987    error_reg
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           0.773    
  -------------------------------------------------------------------
                         slack                                 -0.214    





