<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICH_LRC&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICH_LRC&lt;n&gt;, Interrupt Controller List Registers, n =
      0 - 15</h1><p>The ICH_LRC&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Provides interrupt context information for the virtual CPU interface.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The Virtualization registers functional group.</li><li>The GIC host interface control registers functional group.</li></ul><h2>Configuration</h2><p>AArch32 System register ICH_LRC&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-ich_lrn_el2.html">ICH_LR&lt;n&gt;_EL2[63:32]
        </a>.
          </p><h2>Attributes</h2>
          <p>ICH_LRC&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICH_LRC&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#State">State</a></td><td class="lr" colspan="1"><a href="#HW">HW</a></td><td class="lr" colspan="1"><a href="#Group">Group</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Priority">Priority</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10"><a href="#pINTID">pINTID</a></td></tr></tbody></table><h4 id="State">State, bits [31:30]
                  </h4>
              <p>The state of the interrupt:</p>
            <table class="valuetable"><tr><th>State</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Inactive</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Pending</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Active</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Pending and active.</p>
                </td></tr></table>
              <p>The GIC updates these state bits as virtual interrupts proceed through the interrupt life cycle. Entries in the inactive state are ignored, except for the purpose of generating virtual maintenance interrupts.</p>
            
              <p>For hardware interrupts, the pending and active state is held in the physical Distributor rather than the virtual CPU interface. A hypervisor must only use the pending and active state for software originated interrupts, which are typically associated with virtual devices, or SGIs.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="HW">HW, bit [29]
              </h4>
              <p>Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the INTID that the pINTID field indicates.</p>
            <table class="valuetable"><tr><th>HW</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The interrupt is triggered entirely by software. No notification is sent to the Distributor when the virtual interrupt is deactivated.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The interrupt maps directly to a hardware interrupt. A deactivate interrupt request is sent to the Distributor when the virtual interrupt is deactivated, using the pINTID field from this register to indicate the physical INTID.</p>
                
                  <p>If <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.VEOIM is 0, this request corresponds to a write to <a href="AArch32-icc_eoir0.html">ICC_EOIR0</a> or <a href="AArch32-icc_eoir1.html">ICC_EOIR1</a>. Otherwise, it corresponds to a write to <a href="AArch32-icc_dir.html">ICC_DIR</a>.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="Group">Group, bit [28]
              </h4>
              <p>Indicates the group for this virtual interrupt.</p>
            <table class="valuetable"><tr><th>Group</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This is a Group 0 virtual interrupt. <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.VFIQEn determines whether it is signaled as a virtual IRQ or as a virtual FIQ, and <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.VENG0 enables signaling of this interrupt to the virtual machine.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This is a Group 1 virtual interrupt, signaled as a virtual IRQ. <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.VENG1 enables the signaling of this interrupt to the virtual machine.</p>
                
                  <p>If <a href="AArch32-ich_vmcr.html">ICH_VMCR</a>.VCBPR is 0, then <a href="AArch32-icc_bpr1.html">ICC_BPR1</a> determines if a pending Group 1 interrupt has sufficient priority to preempt current execution. Otherwise, <a href="AArch32-ich_lrn.html">ICH_LR&lt;n&gt;</a> determines preemption.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [27:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Priority">Priority, bits [23:16]
                  </h4>
              <p>The priority of this interrupt.</p>
            
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> how many bits of priority are implemented, though at least five bits must be implemented. Unimplemented bits are <span class="arm-defined-word">RES0</span> and start from bit [16] up to bit [18]. The number of implemented bits can be discovered from <a href="AArch32-ich_vtr.html">ICH_VTR</a>.PRIbits.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [15:10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="pINTID">pINTID, bits [9:0]
                  </h4>
              <p>Physical INTID, for hardware interrupts.</p>
            
              <p>When the HW bit is 0 (there is no corresponding physical interrupt), this field has the following meaning:</p>
            
              <ul>
                <li>
                  Bit [9] : EOI. If this bit is 1, then when the interrupt identified by vINTID is deactivated, an EOI maintenance interrupt is asserted.
                </li>
                <li>
                  Bits [8:0] : Reserved, <span class="arm-defined-word">RES0</span>.
                </li>
              </ul>
            
              <p>When the HW bit is 1 (there is a corresponding physical interrupt):</p>
            
              <ul>
                <li>
                  This field indicates the physical INTID. This field is only required to implement enough bits to hold a valid value for the implemented INTID size. Any unused higher order bits are <span class="arm-defined-word">RES0</span>.
                </li>
                <li>
                  If the value of pINTID is 0-15 or 1020-1023, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>. If the value of pINTID is 16-31, this field applies to the PPI associated with this same physical PE ID as the virtual CPU interface requesting the deactivation.
                </li>
              </ul>
            
              <p>A hardware physical identifier is only required in List Registers for interrupts that require deactivation. This means only 10 bits of Physical INTID are required, regardless of the number specified by <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.IDbits.  </p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="access_mechanisms"><h2>Accessing the ICH_LRC&lt;n&gt;</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c12, 
                &lt;CRm&gt;, 
                &lt;opc2&gt;</td><td>100</td><td>n&lt;2:0&gt;
      </td><td>1100</td><td>1111</td><td>111:n&lt;3&gt;
          </td></tr></table><ul><li>&lt;opc2&gt; is in the range 0 - 7.</li><li>&lt;CRm&gt; is in the range c14 - c15.</li></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="2">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>
        -
      </td></tr><tr><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p>
            <p><a href="AArch32-ich_lrn.html">ICH_LR&lt;n&gt;</a> and ICH_LRC&lt;n&gt; can be updated independently.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
            In both Security states, and not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_msre.html">ICC_MSRE</a>.SRE==0, Non-secure accesses to this register from EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; .E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
