{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543925998895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543925998901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:19:58 2018 " "Processing started: Tue Dec 04 06:19:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543925998901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925998901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ACL_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543925998901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543925999727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543925999727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acl_mk2_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acl_mk2_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Mk2_Test " "Found entity 1: ACL_Mk2_Test" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926007282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_logic_acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file input_logic_acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_ACL_Mk2 " "Found entity 1: Input_Logic_ACL_Mk2" {  } { { "Input_Logic_ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Input_Logic_ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926007345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_logic acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_ACL_Mk2 " "Found entity 1: Output_Logic_ACL_Mk2" {  } { { "Output_Logic ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Output_Logic ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926007407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lane_has_1_car_acl_machine_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file lane_has_1_car_acl_machine_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lane_Has_1_Car_ACL_Machine_Mk2 " "Found entity 1: Lane_Has_1_Car_ACL_Machine_Mk2" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926007455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder_4to2_acl_mk2.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder_4to2_acl_mk2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_ACL_Mk2 " "Found entity 1: Priority_Encoder_4to2_ACL_Mk2" {  } { { "Priority_Encoder_4to2_ACL_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Priority_Encoder_4to2_ACL_Mk2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926007533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACL_Mk2_Test " "Elaborating entity \"ACL_Mk2_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543926007721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007830 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543926007830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 ACL_Machine_Mk2:inst " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\"" {  } { { "ACL_Mk2_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 304 544 880 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926007830 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926007940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543926007940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd " "Elaborating entity \"ACL_Machine\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\"" {  } { { "acl_machine_mk2.bdf" "asdfasd" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine_mk2.bdf" { { 368 128 368 528 "asdfasd" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926007940 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926008033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543926008033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3 " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\"" {  } { { "acl_machine.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { { 392 512 720 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008033 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926008143 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543926008143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Output_Logic_Mod5_Counter_ACL:inst4\"" {  } { { "mod5_counter_acl.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/mod5_counter_acl.bdf" { { 400 776 928 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008143 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926008221 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543926008221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Mod5_Counter_ACL:inst3\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_ACL_Mk2 ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Output_Logic_ACL_Mk2:adfasdf " "Elaborating entity \"Output_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Output_Logic_ACL_Mk2:adfasdf\"" {  } { { "acl_machine.bdf" "adfasdf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { { 360 1128 1280 440 "adfasdf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_ACL_Mk2 ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Input_Logic_ACL_Mk2:inst " "Elaborating entity \"Input_Logic_ACL_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:asdfasd\|Input_Logic_ACL_Mk2:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine.bdf" { { 328 784 1008 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lane_Has_1_Car_ACL_Machine_Mk2 ACL_Machine_Mk2:inst\|Lane_Has_1_Car_ACL_Machine_Mk2:inst " "Elaborating entity \"Lane_Has_1_Car_ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|Lane_Has_1_Car_ACL_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/acl_machine_mk2.bdf" { { 344 -136 88 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008456 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane3_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane3_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane2_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane2_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane1_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane1_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Lane0_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Verilog HDL Always Construct warning at Lane_Has_1_Car_ACL_Machine_Mk2.v(9): inferring latch(es) for variable \"Lane0_Has1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane0_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane0_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane1_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane1_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane2_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane2_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lane3_Has1 Lane_Has_1_Car_ACL_Machine_Mk2.v(9) " "Inferred latch for \"Lane3_Has1\" at Lane_Has_1_Car_ACL_Machine_Mk2.v(9)" {  } { { "Lane_Has_1_Car_ACL_Machine_Mk2.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/Lane_Has_1_Car_ACL_Machine_Mk2.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926008472 "|ACL_Mk2_Test|ACL_Machine_Mk2:inst|Lane_Has_1_Car_ACL_Machine_Mk2:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_ACL_Mk2 Priority_Encoder_4to2_ACL_Mk2:dfsdfaf " "Elaborating entity \"Priority_Encoder_4to2_ACL_Mk2\" for hierarchy \"Priority_Encoder_4to2_ACL_Mk2:dfsdfaf\"" {  } { { "ACL_Mk2_Test.bdf" "dfsdfaf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 280 376 528 360 "dfsdfaf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008487 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543926008581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543926008581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst2 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst2\"" {  } { { "ACL_Mk2_Test.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 320 896 1048 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926008581 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out0\[5\] GND " "Pin \"Out0\[5\]\" is stuck at GND" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 344 1048 1224 360 "Out0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543926009660 "|ACL_Mk2_Test|Out0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543926009660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543926009707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543926011288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543926011288 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Lane\[0\] " "No output dependent on input pin \"Lane\[0\]\"" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Auto_Change_Lane_Mk2_Test/ACL_Mk2_Test.bdf" { { 304 208 376 320 "Lane" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543926011820 "|ACL_Mk2_Test|Lane[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543926011820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543926011820 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543926011820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543926011820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543926011820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543926011976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:20:11 2018 " "Processing ended: Tue Dec 04 06:20:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543926011976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543926011976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543926011976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543926011976 ""}
