#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed May 22 17:11:52 2019
# Process ID: 12952
# Current directory: D:/homework/COD_LAB/lab5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12236 D:\homework\COD_LAB\lab5\project_1\project_1.xpr
# Log file: D:/homework/COD_LAB/lab5/project_1/vivado.log
# Journal file: D:/homework/COD_LAB/lab5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/homework/COD_LAB/lab5/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 816.988 ; gain = 142.512
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dist_mem_gen_0'...
export_ip_user_files -of_objects [get_files D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/homework/COD_LAB/lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/homework/COD_LAB/lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/homework/COD_LAB/lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/homework/COD_LAB/lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/homework/COD_LAB/lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/homework/COD_LAB/lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/homework/COD_LAB/lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_t' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/control_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segc
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sim_1/new/CPU_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_t
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 38f443f338434089b5316d1ee6aa0845 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_t_behav xil_defaultlib.CPU_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.segc
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.control_code
Compiling module xil_defaultlib.CTR
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_t_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/CPU_t_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 55.773 ; gain = 1.227
INFO: [Common 17-206] Exiting Webtalk at Wed May 22 17:18:04 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 849.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_t_behav -key {Behavioral:sim_1:Functional:CPU_t} -tclbatch {CPU_t.tcl} -view {D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg
source CPU_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_t.cpu.memory.inst at time                20000 ns: 
Reading from out-of-range address. Max address in CPU_t.cpu.memory.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 873.445 ; gain = 24.117
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/CPU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sim_1/new/CPU_t.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {8000ns} -objects [get_filesets sim_1]
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 906.852 ; gain = 0.754
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_t' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/control_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segc
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sim_1/new/CPU_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_t
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 38f443f338434089b5316d1ee6aa0845 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_t_behav xil_defaultlib.CPU_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.segc
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.control_code
Compiling module xil_defaultlib.CTR
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_t_behav -key {Behavioral:sim_1:Functional:CPU_t} -tclbatch {CPU_t.tcl} -view {D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg
source CPU_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_t.cpu.memory.inst at time                20000 ns: 
Reading from out-of-range address. Max address in CPU_t.cpu.memory.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 909.477 ; gain = 2.625
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_t' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim/inst_rom.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_t_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTR
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/control_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_code
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sources_1/new/seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segc
INFO: [VRFC 10-311] analyzing module seg_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/homework/COD_LAB/lab5/project_1/project_1.srcs/sim_1/new/CPU_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_t
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 38f443f338434089b5316d1ee6aa0845 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot CPU_t_behav xil_defaultlib.CPU_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg_ctrl
Compiling module xil_defaultlib.segc
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.control_code
Compiling module xil_defaultlib.CTR
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_t
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_t_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/homework/COD_LAB/lab5/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_t_behav -key {Behavioral:sim_1:Functional:CPU_t} -tclbatch {CPU_t.tcl} -view {D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/homework/COD_LAB/lab5/project_1/CPU_t_behav.wcfg
source CPU_t.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 8000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in CPU_t.cpu.memory.inst at time                20000 ns: 
Reading from out-of-range address. Max address in CPU_t.cpu.memory.inst is         255
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_t_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 8000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 916.383 ; gain = 3.078
