Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 23 16:43:40 2025
| Host         : DESKTOP-PA1HDF7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SoC_wrapper_control_sets_placed.rpt
| Design       : SoC_wrapper
| Device       : xck26
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   449 |
|    Minimum number of control sets                        |   449 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   514 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   449 |
| >= 0 to < 4        |   147 |
| >= 4 to < 6        |    64 |
| >= 6 to < 8        |    38 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |     2 |
| >= 16              |   136 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             531 |          150 |
| No           | No                    | Yes                    |              70 |           23 |
| No           | Yes                   | No                     |             267 |          178 |
| Yes          | No                    | No                     |            5055 |          643 |
| Yes          | No                    | Yes                    |              51 |            7 |
| Yes          | Yes                   | No                     |            2244 |          458 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                                                                                         Enable Signal                                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                  |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                           |                                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                           |                                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                  |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                  |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                  |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                          |                                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                           |                                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                           |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                           |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[1025]_i_1_n_0                                                                                                            |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                         |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                       | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                     | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                    |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                           |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1 |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                    |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                      | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                           | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                          |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                           | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                      | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                  |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg    |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/areset_reg[0]     |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                     | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                       | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                          |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                          |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/E[0]                                                                                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                 |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                          |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                              |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                              |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                          |                                                                                                                                                       |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_wsplitter.accum_bresp                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/areset_reg[0]     |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                           |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[10]                                                                      |                                                                                                                                                       |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_pipelined.state                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[1]                                         | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/p_0_in2_out[0]                                         | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                 |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                           |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                           |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                            | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/state                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/state                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                           |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.state                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                    | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                    | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.state                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                           | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                           |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[10]                                                                      |                                                                                                                                                       |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/fifoaddr                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                 |                                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[4]                                                                       |                                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                 |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                 |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[4]                                                                       |                                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                           |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                        |                                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                           |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7]                                                                       |                                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                             |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                            | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                           |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7]                                                                       |                                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                               |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                        |                                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                              |                                                                                                                                                       |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                              |                                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                 |                                                                                                                                                       |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/fifoaddr                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                               |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                           |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                3 |              5 |         1.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                4 |              5 |         1.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                           |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                           |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                           |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.r_acceptance                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_rsplitter.r_acceptance                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                           |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/E[0]                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                    |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15]                                                                      |                                                                                                                                                       |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                         | SoC_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                    |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15]                                                                      |                                                                                                                                                       |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                       | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                 |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                       | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                 |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                     |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                             |                                                                                                                                                       |                3 |              7 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_pipelined.mesg_reg                                             |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                    |                                                                                                                                                       |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                              |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_last_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                     |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_srls[6].srl_nx1/shift_qual                                    |                                                                                                                                                       |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[8].srl_nx1/shift_qual                                                |                                                                                                                                                       |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                        |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                       |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.wsplit_first_offset_fifo/gen_pipelined.mesg_reg                                            |                                                                                                                                                       |                3 |              7 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                        |                                                                                                                                                       |                3 |              7 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/axi_araddr19_out                                                                                                                                                     | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                          |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                5 |              8 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/axi_awlen_cntr[7]_i_2_n_0                                                                                                                                            | SoC_i/AXI_Manager_0/inst/axi_awlen_cntr[7]_i_1_n_0                                                                                                    |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                6 |              8 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                7 |              8 |         1.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/axi_araddr1                                                                                                                                                          | SoC_i/AXI_Manager_0/inst/axi_arlen_cntr[7]_i_1_n_0                                                                                                    |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                       |                                                                                                                                                       |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                5 |              9 |         1.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                   |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[11]                                                                      |                                                                                                                                                       |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[8]                                                                       |                                                                                                                                                       |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[11]                                                                      |                                                                                                                                                       |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[8]                                                                       |                                                                                                                                                       |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                   |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3]                                                                       |                                                                                                                                                       |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/p_19_in                                                                                                                                                              | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                          |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                4 |             10 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                3 |             10 |         3.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/top_ip/counter_increment_r                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                          |                3 |             11 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                       |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                             | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                       |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                       |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                       |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                       |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                       |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                       |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                       |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                 |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                 |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                 |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                 |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                 |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                4 |             13 |         3.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                4 |             13 |         3.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |                3 |             13 |         4.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |                4 |             13 |         3.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                7 |             15 |         2.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                          |                5 |             15 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                       |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                             |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                       |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                       |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                     |                                                                                                                                                       |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                       |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                     |                                                                                                                                                       |                2 |             16 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                        |                                                                                                                                                       |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                     |                                                                                                                                                       |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                        |                                                                                                                                                       |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                             |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                     |                                                                                                                                                       |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                       |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                       |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                       |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                       |                8 |             20 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                             |                                                                                                                                                       |                3 |             20 |         6.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                       |                8 |             20 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                             |                                                                                                                                                       |                4 |             20 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                       |                9 |             23 |         2.56 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                       |                3 |             23 |         7.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                       |                9 |             23 |         2.56 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                       |                                                                                                                                                       |               12 |             23 |         1.92 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                          |                                                                                                                                                       |                4 |             23 |         5.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                       |                                                                                                                                                       |               11 |             23 |         2.09 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                           | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                 |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                      | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                |                8 |             24 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                 |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                 |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                       | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                 |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                    |               21 |             25 |         1.19 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                    |               20 |             25 |         1.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.aw_split_state_reg_rep                                                      |                                                                                                                                                       |               15 |             26 |         1.73 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/gen_wsplitter.aw_split_state_reg_rep                                                      |                                                                                                                                                       |               11 |             26 |         2.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_rsplitter.ar_split_state_reg                                                          |                                                                                                                                                       |               14 |             31 |         2.21 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_rsplitter.ar_split_state_reg                                                          |                                                                                                                                                       |               12 |             31 |         2.58 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                       |                7 |             38 |         5.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                       |                6 |             38 |         6.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                       |                7 |             38 |         5.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                       |                7 |             38 |         5.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/axi_awaddr[39]_i_1_n_0                                                                                                                                               | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                          |               11 |             40 |         3.64 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/AXI_Manager_0/inst/axi_arv_arr_flag                                                                                                                                                     | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                          |                4 |             40 |        10.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                           |                                                                                                                                                       |               10 |             48 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                       |               10 |             48 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                       |               10 |             48 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1132]_i_1__0_n_0                                                                                                        |                                                                                                                                                       |               12 |             48 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                       |               14 |             51 |         3.64 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                       |               14 |             51 |         3.64 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                9 |             56 |         6.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                |                                                                                                                                                       |                8 |             60 |         7.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                               |                                                                                                                                                       |                8 |             60 |         7.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                |                                                                                                                                                       |                9 |             60 |         6.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.state_reg[1]_1[0]                                               |                                                                                                                                                       |                9 |             60 |         6.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2061]_i_1_n_0                                                                                                           |                                                                                                                                                       |               11 |             61 |         5.55 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |               12 |             61 |         5.08 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2061]_i_1_n_0                                                                                                           |                                                                                                                                                       |               14 |             61 |         4.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |                9 |             61 |         6.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                       |               20 |             62 |         3.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                       |               22 |             62 |         2.82 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                       |               20 |             62 |         3.10 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aw_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                       |               19 |             62 |         3.26 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                8 |             63 |         7.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                        |               22 |             66 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                       |               24 |             69 |         2.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                       |               21 |             69 |         3.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                       |               18 |             69 |         3.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                       |               18 |             69 |         3.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                9 |             72 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |                9 |             72 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                8 |             75 |         9.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                7 |             75 |        10.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                       |               22 |             76 |         3.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                       |               14 |             76 |         5.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                       |               24 |             76 |         3.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                       |               17 |             76 |         4.47 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                       |               18 |             76 |         4.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                       |               23 |             76 |         3.30 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/ar_cmd_reg/i___0_n_0                                                                                     |                                                                                                                                                       |               22 |             76 |         3.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___0_n_0                                                                                 |                                                                                                                                                       |               16 |             76 |         4.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                       |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                       |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                       |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                       |               20 |             83 |         4.15 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_0                                                                                                       |                                                                                                                                                       |               15 |             83 |         5.53 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                       |               21 |             83 |         3.95 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_0                                                                                                       |                                                                                                                                                       |               18 |             83 |         4.61 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_0                                                                                                  |                                                                                                                                                       |               23 |             83 |         3.61 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_0                                                                                                  |                                                                                                                                                       |               23 |             83 |         3.61 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                       |               16 |             83 |         5.19 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                       |               13 |             83 |         6.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_0                                                                                                     |                                                                                                                                                       |               28 |             88 |         3.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |                6 |             88 |        14.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                       |               20 |             88 |         4.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_0                                                                                                     |                                                                                                                                                       |               24 |             88 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                       |               15 |             88 |         5.87 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_0                                                                                                       |                                                                                                                                                       |               18 |             88 |         4.89 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |                6 |             88 |        14.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                       |               23 |             88 |         3.83 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                       |               13 |             88 |         6.77 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_0                                                                                                       |                                                                                                                                                       |               20 |             88 |         4.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                8 |             89 |        11.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                           |                8 |             89 |        11.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                       |                6 |             96 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                       |                6 |             96 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                       |                6 |             96 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                       |               43 |            130 |         3.02 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                             |                                                                                                                                                       |               18 |            130 |         7.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                             |                                                                                                                                                       |               17 |            130 |         7.65 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]               |                                                                                                                                                       |               17 |            130 |         7.65 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                       |               40 |            130 |         3.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]               |                                                                                                                                                       |               18 |            130 |         7.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |               13 |            137 |        10.54 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |               12 |            137 |        11.42 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                            |               13 |            143 |        11.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |               51 |            147 |         2.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                           |                                                                                                                                                       |               51 |            147 |         2.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                           |                                                                                                                                                       |               45 |            147 |         3.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                       |               46 |            147 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               10 |            160 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               10 |            160 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                       |               11 |            176 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                               |                                                                                                                                                       |              151 |            533 |         3.53 |
+---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


