From 7e52b8466efd960b767a886cfe558f33c63506a6 Mon Sep 17 00:00:00 2001
From: Yazan Shhady <yazan.shhady@solid-run.com>
Date: Wed, 9 Aug 2023 11:38:53 +0300
Subject: [PATCH 2/3] add rzg2l-hummingbaord-tutus dts support

---
 .../dts/renesas/rzg2l-hummingboard-tutus.dts  | 119 ++++++++++++++++++
 1 file changed, 119 insertions(+)
 create mode 100644 arch/arm64/boot/dts/renesas/rzg2l-hummingboard-tutus.dts

diff --git a/arch/arm64/boot/dts/renesas/rzg2l-hummingboard-tutus.dts b/arch/arm64/boot/dts/renesas/rzg2l-hummingboard-tutus.dts
new file mode 100644
index 000000000000..eee605795d11
--- /dev/null
+++ b/arch/arm64/boot/dts/renesas/rzg2l-hummingboard-tutus.dts
@@ -0,0 +1,119 @@
+// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+/*
+ * Device Tree Source for the RZ/G2LC Solidrun SOM
+ *
+ * Copyright (C) 2021 Renesas Electronics Corp.
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
+
+/*
+ * DIP-Switch S3 setting on SoM
+ * 1 : High; 0: Low
+ * S3[1] : SW_SD0_DEV_SEL	(1: eMMC; 0: uSD)
+ */
+
+#define SW_SD0_DEV_SEL	0
+
+/dts-v1/;
+#include "rzg2l-sr-som.dtsi"
+#include "rzg2l-sr-pinfunction.dtsi"
+
+/ {
+	model = "Solidrun RZ/G2L HummingBaord-Tutus";
+	compatible = "renesas,r9a07g044l2", "renesas,r9a07g044";
+
+	x1_clk: x1-clock {
+		compatible = "fixed-clock";
+		#clock-cells = <0>;
+		clock-frequency = <24000000>;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+
+		LED-R-hog {
+			label = "LED_R";
+			gpios = <&pinctrl RZG2L_GPIO(17, 0) GPIO_ACTIVE_HIGH>;
+			default-state = "on";      
+		};
+
+		LED-G-hog {
+			label = "LED_G";
+			gpios = <&pinctrl RZG2L_GPIO(17, 1) GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		LED-B-hog {
+			label = "LED_B";
+			gpios = <&pinctrl RZG2L_GPIO(17, 2) GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+	};
+
+};
+
+&pinctrl {
+	gpio-sd0-pwr-en-hog {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(4, 1) GPIO_ACTIVE_HIGH>;
+		output-high;
+		line-name = "gpio_sd0_pwr_en";
+	};
+	
+	gpio-lte_on {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(17, 0) GPIO_ACTIVE_HIGH>;
+		output-high;
+		line-name = "gpio_lte_on";
+	};
+
+	gpio-lte_reset {
+		gpio-hog;
+		gpios = <RZG2L_GPIO(42, 2) GPIO_ACTIVE_HIGH>;
+		output-high;
+		line-name = "gpio_lte_reset";
+	};
+};
+
+&i2c0 {
+	rtc@69 {
+		compatible = "abracon,abx80x";
+		reg = <0x69>;
+		abracon,tc-diode = "schottky";
+		abracon,tc-resistor = <3>;
+	};
+
+	eeprom_carrier: eeprom@57 {
+		compatible = "st,24c02", "atmel,24c02";
+		reg = <0x57>;
+		pagesize = <16>;
+	};
+};
+
+&dsi0 {
+	status = "okay";
+};
+
+&du {
+	status = "okay";
+};
+
+&scif1 {
+	pinctrl-0 = <&scif1_pins>;
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&canfd {
+	/delete-property/ pinctrl-0;
+	/delete-property/ pinctrl-names;
+	status = "disabled";
+};
+
+&spi1 {
+	/delete-property/ pinctrl-0;
+	/delete-property/ pinctrl-names;
+	status = "disabled";
+};
-- 
2.25.1

