<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>UART configure parameters.</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UART configure parameters.<div class="ingroups"><a class="el" href="group___l_p_c17xx___u_a_r_t.html">LPC17xx_UART</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac3e0833bd89af48e910cbcd7232fda20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac3e0833bd89af48e910cbcd7232fda20">FIFO_CFG_FIFO_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gac3e0833bd89af48e910cbcd7232fda20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFO.  <a href="#gac3e0833bd89af48e910cbcd7232fda20">More...</a><br/></td></tr>
<tr class="separator:gac3e0833bd89af48e910cbcd7232fda20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b458d25ae421d016356d1ea3e9ec26c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9b458d25ae421d016356d1ea3e9ec26c">FIFO_CFG_FIFO_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga9b458d25ae421d016356d1ea3e9ec26c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO.  <a href="#ga9b458d25ae421d016356d1ea3e9ec26c">More...</a><br/></td></tr>
<tr class="separator:ga9b458d25ae421d016356d1ea3e9ec26c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4782ac9e12bcdcb75890ae73cf2da55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4782ac9e12bcdcb75890ae73cf2da55">FIFO_CFG_RX_FIFO_RESET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gad4782ac9e12bcdcb75890ae73cf2da55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush Rx FIFO.  <a href="#gad4782ac9e12bcdcb75890ae73cf2da55">More...</a><br/></td></tr>
<tr class="separator:gad4782ac9e12bcdcb75890ae73cf2da55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021bd113a399995b522b2b2299193ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga021bd113a399995b522b2b2299193ce6">FIFO_CFG_TX_FIFO_RESET</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga021bd113a399995b522b2b2299193ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush Tx FIFO.  <a href="#ga021bd113a399995b522b2b2299193ce6">More...</a><br/></td></tr>
<tr class="separator:ga021bd113a399995b522b2b2299193ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6544f4d454fdf424d18cb672cd86e024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6544f4d454fdf424d18cb672cd86e024">FIFO_CFG_DMA_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga6544f4d454fdf424d18cb672cd86e024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Mode.  <a href="#ga6544f4d454fdf424d18cb672cd86e024">More...</a><br/></td></tr>
<tr class="separator:ga6544f4d454fdf424d18cb672cd86e024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85a53c89b363e31c318f9a21e88a734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf85a53c89b363e31c318f9a21e88a734">FIFO_CFG_DMA_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td></tr>
<tr class="memdesc:gaf85a53c89b363e31c318f9a21e88a734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Mode.  <a href="#gaf85a53c89b363e31c318f9a21e88a734">More...</a><br/></td></tr>
<tr class="separator:gaf85a53c89b363e31c318f9a21e88a734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6951836a0c2ed10e36c8c5893a4909f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6951836a0c2ed10e36c8c5893a4909f5">FIFO_CFG_RX_TRI_LVL_0</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a> | <a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a>)</td></tr>
<tr class="memdesc:ga6951836a0c2ed10e36c8c5893a4909f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 0 (1 character)  <a href="#ga6951836a0c2ed10e36c8c5893a4909f5">More...</a><br/></td></tr>
<tr class="separator:ga6951836a0c2ed10e36c8c5893a4909f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeca3e39b579475c3ae6061c2cc09a38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gafeca3e39b579475c3ae6061c2cc09a38">FIFO_CFG_RX_TRI_LVL_1</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a>)</td></tr>
<tr class="memdesc:gafeca3e39b579475c3ae6061c2cc09a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 1 (4 characters)  <a href="#gafeca3e39b579475c3ae6061c2cc09a38">More...</a><br/></td></tr>
<tr class="separator:gafeca3e39b579475c3ae6061c2cc09a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37728798037c0f9c079f3cc548c45e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga37728798037c0f9c079f3cc548c45e83">FIFO_CFG_RX_TRI_LVL_2</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a>)</td></tr>
<tr class="memdesc:ga37728798037c0f9c079f3cc548c45e83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 2 (8 characters)  <a href="#ga37728798037c0f9c079f3cc548c45e83">More...</a><br/></td></tr>
<tr class="separator:ga37728798037c0f9c079f3cc548c45e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238c3a9356f5f7da4137ccb44cb7b17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga238c3a9356f5f7da4137ccb44cb7b17c">FIFO_CFG_RX_TRI_LVL_3</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a>)</td></tr>
<tr class="memdesc:ga238c3a9356f5f7da4137ccb44cb7b17c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger level 3 (14 characters)  <a href="#ga238c3a9356f5f7da4137ccb44cb7b17c">More...</a><br/></td></tr>
<tr class="separator:ga238c3a9356f5f7da4137ccb44cb7b17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752c8dd5aac000a77d4ce5f55930bef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga752c8dd5aac000a77d4ce5f55930bef1">RX_FIFO_NOT_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga752c8dd5aac000a77d4ce5f55930bef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The UART receiver FIFO is not empty.  <a href="#ga752c8dd5aac000a77d4ce5f55930bef1">More...</a><br/></td></tr>
<tr class="separator:ga752c8dd5aac000a77d4ce5f55930bef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f58864bb61f9450d236b712214a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59f58864bb61f9450d236b712214a9d0">OVERRUN_ERR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga59f58864bb61f9450d236b712214a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun error.  <a href="#ga59f58864bb61f9450d236b712214a9d0">More...</a><br/></td></tr>
<tr class="separator:ga59f58864bb61f9450d236b712214a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a34f3fae782b1f62195c0d8f1d5d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac8a34f3fae782b1f62195c0d8f1d5d38">PARITY_ERR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gac8a34f3fae782b1f62195c0d8f1d5d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error.  <a href="#gac8a34f3fae782b1f62195c0d8f1d5d38">More...</a><br/></td></tr>
<tr class="separator:gac8a34f3fae782b1f62195c0d8f1d5d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19cf3fb3576b5fa62d2a0d781e2a724b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga19cf3fb3576b5fa62d2a0d781e2a724b">FRAMING_ERR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga19cf3fb3576b5fa62d2a0d781e2a724b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing error.  <a href="#ga19cf3fb3576b5fa62d2a0d781e2a724b">More...</a><br/></td></tr>
<tr class="separator:ga19cf3fb3576b5fa62d2a0d781e2a724b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632353c1e42f09c0454d8229be921cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga632353c1e42f09c0454d8229be921cff">BREAK_INT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga632353c1e42f09c0454d8229be921cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break interrupt.  <a href="#ga632353c1e42f09c0454d8229be921cff">More...</a><br/></td></tr>
<tr class="separator:ga632353c1e42f09c0454d8229be921cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83b3d1f29b7cf3fd354c850802c04a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab83b3d1f29b7cf3fd354c850802c04a9">TX_FIFO_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="separator:gab83b3d1f29b7cf3fd354c850802c04a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4034d6a21b6646c8710d09e43bd9383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae4034d6a21b6646c8710d09e43bd9383">TX_EMPTY</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="separator:gae4034d6a21b6646c8710d09e43bd9383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67c09461421f54059aefdbdf9d1d4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab67c09461421f54059aefdbdf9d1d4ed">RX_FIFO_ERR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gab67c09461421f54059aefdbdf9d1d4ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error in Rx FIFO.  <a href="#gab67c09461421f54059aefdbdf9d1d4ed">More...</a><br/></td></tr>
<tr class="separator:gab67c09461421f54059aefdbdf9d1d4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e0d5c9dfda1f52e33a8239dd64a2d13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9e0d5c9dfda1f52e33a8239dd64a2d13">IRDA_INV_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga9e0d5c9dfda1f52e33a8239dd64a2d13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invert input serial.  <a href="#ga9e0d5c9dfda1f52e33a8239dd64a2d13">More...</a><br/></td></tr>
<tr class="separator:ga9e0d5c9dfda1f52e33a8239dd64a2d13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade05e865e5f9e00eef9a1d20576253ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gade05e865e5f9e00eef9a1d20576253ce">IRDA_INV_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:gade05e865e5f9e00eef9a1d20576253ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Not Invert input serial.  <a href="#gade05e865e5f9e00eef9a1d20576253ce">More...</a><br/></td></tr>
<tr class="separator:gade05e865e5f9e00eef9a1d20576253ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a28f0750f7228693ae01693c4ea154"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae3a28f0750f7228693ae01693c4ea154">IRDA_FIX_PULSE_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:gae3a28f0750f7228693ae01693c4ea154"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable fixed pulse width mode.  <a href="#gae3a28f0750f7228693ae01693c4ea154">More...</a><br/></td></tr>
<tr class="separator:gae3a28f0750f7228693ae01693c4ea154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf07c1357f58ca01f1776682b314afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaddf07c1357f58ca01f1776682b314afe">IRDA_FIX_PULSE_2</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td></tr>
<tr class="memdesc:gaddf07c1357f58ca01f1776682b314afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 2*Tpclk.  <a href="#gaddf07c1357f58ca01f1776682b314afe">More...</a><br/></td></tr>
<tr class="separator:gaddf07c1357f58ca01f1776682b314afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8830f83a7bc1d5c37640c8afc76a9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa8830f83a7bc1d5c37640c8afc76a9c7">IRDA_FIX_PULSE_4</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:gaa8830f83a7bc1d5c37640c8afc76a9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 4*Tpclk.  <a href="#gaa8830f83a7bc1d5c37640c8afc76a9c7">More...</a><br/></td></tr>
<tr class="separator:gaa8830f83a7bc1d5c37640c8afc76a9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a383f6b8d63471da8b83b1ddddc571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga16a383f6b8d63471da8b83b1ddddc571">IRDA_FIX_PULSE_8</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td></tr>
<tr class="memdesc:ga16a383f6b8d63471da8b83b1ddddc571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 8*Tpclk.  <a href="#ga16a383f6b8d63471da8b83b1ddddc571">More...</a><br/></td></tr>
<tr class="separator:ga16a383f6b8d63471da8b83b1ddddc571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35361d5619bb41adf8e9250c4e88aaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga35361d5619bb41adf8e9250c4e88aaa5">IRDA_FIX_PULSE_16</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:ga35361d5619bb41adf8e9250c4e88aaa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 16*Tpclk.  <a href="#ga35361d5619bb41adf8e9250c4e88aaa5">More...</a><br/></td></tr>
<tr class="separator:ga35361d5619bb41adf8e9250c4e88aaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3523aa21f24de0eb11d0bfe166401c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3523aa21f24de0eb11d0bfe166401c2">IRDA_FIX_PULSE_32</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td></tr>
<tr class="memdesc:gaa3523aa21f24de0eb11d0bfe166401c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 32*Tpclk.  <a href="#gaa3523aa21f24de0eb11d0bfe166401c2">More...</a><br/></td></tr>
<tr class="separator:gaa3523aa21f24de0eb11d0bfe166401c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3bbdde30af526beeb0b95a820498e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga3c3bbdde30af526beeb0b95a820498e4">IRDA_FIX_PULSE_64</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:ga3c3bbdde30af526beeb0b95a820498e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 64*Tpclk.  <a href="#ga3c3bbdde30af526beeb0b95a820498e4">More...</a><br/></td></tr>
<tr class="separator:ga3c3bbdde30af526beeb0b95a820498e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1645b574a6e12bbc4babf08c23f40367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1645b574a6e12bbc4babf08c23f40367">IRDA_FIX_PULSE_128</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td></tr>
<tr class="memdesc:ga1645b574a6e12bbc4babf08c23f40367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 128*Tpclk.  <a href="#ga1645b574a6e12bbc4babf08c23f40367">More...</a><br/></td></tr>
<tr class="separator:ga1645b574a6e12bbc4babf08c23f40367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf440f4e3cea73cfff7f0fb5065fcb4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf440f4e3cea73cfff7f0fb5065fcb4c9">IRDA_FIX_PULSE_256</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:gaf440f4e3cea73cfff7f0fb5065fcb4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed pulse width: 256*Tpclk.  <a href="#gaf440f4e3cea73cfff7f0fb5065fcb4c9">More...</a><br/></td></tr>
<tr class="separator:gaf440f4e3cea73cfff7f0fb5065fcb4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb5582277427208ba10e74830e54333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabfb5582277427208ba10e74830e54333">UART_CFG_LEN_5_BIT</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a>)</td></tr>
<tr class="memdesc:gabfb5582277427208ba10e74830e54333"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Length 5-bit.  <a href="#gabfb5582277427208ba10e74830e54333">More...</a><br/></td></tr>
<tr class="separator:gabfb5582277427208ba10e74830e54333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a875577bceb9034bb4d8ec5707015d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1a875577bceb9034bb4d8ec5707015d7">UART_CFG_LEN_6_BIT</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga1a875577bceb9034bb4d8ec5707015d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Length 6-bit.  <a href="#ga1a875577bceb9034bb4d8ec5707015d7">More...</a><br/></td></tr>
<tr class="separator:ga1a875577bceb9034bb4d8ec5707015d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a60697ff6b40e3e680028d47193e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga64a60697ff6b40e3e680028d47193e28">UART_CFG_LEN_7_BIT</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a>)</td></tr>
<tr class="memdesc:ga64a60697ff6b40e3e680028d47193e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Length 7-bit.  <a href="#ga64a60697ff6b40e3e680028d47193e28">More...</a><br/></td></tr>
<tr class="separator:ga64a60697ff6b40e3e680028d47193e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751dbffc6afa8a6929a25fea4dc41830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga751dbffc6afa8a6929a25fea4dc41830">UART_CFG_LEN_8_BIT</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga751dbffc6afa8a6929a25fea4dc41830"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Data Length 8-bit.  <a href="#ga751dbffc6afa8a6929a25fea4dc41830">More...</a><br/></td></tr>
<tr class="separator:ga751dbffc6afa8a6929a25fea4dc41830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b88b29011a9cb57be952c1aa91df8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7b88b29011a9cb57be952c1aa91df8c0">UART_CFG_STOP_1_BIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:ga7b88b29011a9cb57be952c1aa91df8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Stop 1-bit.  <a href="#ga7b88b29011a9cb57be952c1aa91df8c0">More...</a><br/></td></tr>
<tr class="separator:ga7b88b29011a9cb57be952c1aa91df8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c1c35c4147a29bd5e0b5acd4bcadab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0c1c35c4147a29bd5e0b5acd4bcadab0">UART_CFG_STOP_2_BIT</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga0c1c35c4147a29bd5e0b5acd4bcadab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Stop 2-bit.  <a href="#ga0c1c35c4147a29bd5e0b5acd4bcadab0">More...</a><br/></td></tr>
<tr class="separator:ga0c1c35c4147a29bd5e0b5acd4bcadab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa688163ea92bc559a8c524c3dee96eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa688163ea92bc559a8c524c3dee96eca">UART_CFG_PARITY_NONE</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td></tr>
<tr class="memdesc:gaa688163ea92bc559a8c524c3dee96eca"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART None Parity.  <a href="#gaa688163ea92bc559a8c524c3dee96eca">More...</a><br/></td></tr>
<tr class="separator:gaa688163ea92bc559a8c524c3dee96eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fce19576dd9cdd13d5e542cc3a164d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga34fce19576dd9cdd13d5e542cc3a164d">UART_CFG_PARITY_ODD</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:ga34fce19576dd9cdd13d5e542cc3a164d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART odd parity.  <a href="#ga34fce19576dd9cdd13d5e542cc3a164d">More...</a><br/></td></tr>
<tr class="separator:ga34fce19576dd9cdd13d5e542cc3a164d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4121638eb6464df5bdc4bd58fe66b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gac4121638eb6464df5bdc4bd58fe66b99">UART_CFG_PARITY_EVEN</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:gac4121638eb6464df5bdc4bd58fe66b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART even parity.  <a href="#gac4121638eb6464df5bdc4bd58fe66b99">More...</a><br/></td></tr>
<tr class="separator:gac4121638eb6464df5bdc4bd58fe66b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae396abd5cc9c33a9bfb99d4a362dc34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae396abd5cc9c33a9bfb99d4a362dc34f">UART_CFG_PARITY_1</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:gae396abd5cc9c33a9bfb99d4a362dc34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART forced 1 stick parity.  <a href="#gae396abd5cc9c33a9bfb99d4a362dc34f">More...</a><br/></td></tr>
<tr class="separator:gae396abd5cc9c33a9bfb99d4a362dc34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5d2064493d69897aaa39a653edc03c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0f5d2064493d69897aaa39a653edc03c">UART_CFG_PARITY_0</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:ga0f5d2064493d69897aaa39a653edc03c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART forced 0 stick parity.  <a href="#ga0f5d2064493d69897aaa39a653edc03c">More...</a><br/></td></tr>
<tr class="separator:ga0f5d2064493d69897aaa39a653edc03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga054ae83923795d414d1ac725f1f0ff1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga054ae83923795d414d1ac725f1f0ff1e">UART_CFG_BREAK_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:ga054ae83923795d414d1ac725f1f0ff1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable break transmission.  <a href="#ga054ae83923795d414d1ac725f1f0ff1e">More...</a><br/></td></tr>
<tr class="separator:ga054ae83923795d414d1ac725f1f0ff1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca0a87132690a3b1dc9789b15001deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga6ca0a87132690a3b1dc9789b15001deb">UART_CFG_BREAK_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga6ca0a87132690a3b1dc9789b15001deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable break transmission.  <a href="#ga6ca0a87132690a3b1dc9789b15001deb">More...</a><br/></td></tr>
<tr class="separator:ga6ca0a87132690a3b1dc9789b15001deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7799762396f7b7eee6f5ac1b42c3ab6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7799762396f7b7eee6f5ac1b42c3ab6f">LOOPBACK_MODE_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga7799762396f7b7eee6f5ac1b42c3ab6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Modem loopback mode.  <a href="#ga7799762396f7b7eee6f5ac1b42c3ab6f">More...</a><br/></td></tr>
<tr class="separator:ga7799762396f7b7eee6f5ac1b42c3ab6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d116f105888e87689a7f87992ae727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga50d116f105888e87689a7f87992ae727">LOOPBACK_MODE_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:ga50d116f105888e87689a7f87992ae727"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Modem loopback mode.  <a href="#ga50d116f105888e87689a7f87992ae727">More...</a><br/></td></tr>
<tr class="separator:ga50d116f105888e87689a7f87992ae727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada84139d4efb97ae0c3608a1702ab0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gada84139d4efb97ae0c3608a1702ab0e3">AUTO_RTS_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gada84139d4efb97ae0c3608a1702ab0e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto-RTS Flow control.  <a href="#gada84139d4efb97ae0c3608a1702ab0e3">More...</a><br/></td></tr>
<tr class="separator:gada84139d4efb97ae0c3608a1702ab0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b449581fe753fbbda58207fe38106ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b449581fe753fbbda58207fe38106ce">AUTO_RTS_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td></tr>
<tr class="memdesc:ga1b449581fe753fbbda58207fe38106ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Auto-RTS Flow control.  <a href="#ga1b449581fe753fbbda58207fe38106ce">More...</a><br/></td></tr>
<tr class="separator:ga1b449581fe753fbbda58207fe38106ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00b0b8563eb7e6b39a8d8b34750269d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa00b0b8563eb7e6b39a8d8b34750269d">AUTO_CTS_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gaa00b0b8563eb7e6b39a8d8b34750269d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto-CTS Flow control.  <a href="#gaa00b0b8563eb7e6b39a8d8b34750269d">More...</a><br/></td></tr>
<tr class="separator:gaa00b0b8563eb7e6b39a8d8b34750269d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65578b86249fc3665869163a25ef3093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga65578b86249fc3665869163a25ef3093">AUTO_CTS_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td></tr>
<tr class="memdesc:ga65578b86249fc3665869163a25ef3093"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Auto-CTS Flow control.  <a href="#ga65578b86249fc3665869163a25ef3093">More...</a><br/></td></tr>
<tr class="separator:ga65578b86249fc3665869163a25ef3093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378ecf9d6e01f3b2a723a136d6d69a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga378ecf9d6e01f3b2a723a136d6d69a46">RS485_NMM_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td></tr>
<tr class="memdesc:ga378ecf9d6e01f3b2a723a136d6d69a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled.  <a href="#ga378ecf9d6e01f3b2a723a136d6d69a46">More...</a><br/></td></tr>
<tr class="separator:ga378ecf9d6e01f3b2a723a136d6d69a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b017746ffdf06dc920205e7f67ac55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gad4b017746ffdf06dc920205e7f67ac55">RS485_NMM_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="separator:gad4b017746ffdf06dc920205e7f67ac55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b590550d6aa8497b69a80346596438f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1b590550d6aa8497b69a80346596438f">RS485_RX_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td></tr>
<tr class="memdesc:ga1b590550d6aa8497b69a80346596438f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable receiver.  <a href="#ga1b590550d6aa8497b69a80346596438f">More...</a><br/></td></tr>
<tr class="separator:ga1b590550d6aa8497b69a80346596438f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd0bd2895235e3082610c2e8e04c583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaebd0bd2895235e3082610c2e8e04c583">RS485_RX_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaebd0bd2895235e3082610c2e8e04c583"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable receiver.  <a href="#gaebd0bd2895235e3082610c2e8e04c583">More...</a><br/></td></tr>
<tr class="separator:gaebd0bd2895235e3082610c2e8e04c583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a99a248bb58c0e94205a3afd7e99b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa3a99a248bb58c0e94205a3afd7e99b9">RS485_AUTO_ADDR_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gaa3a99a248bb58c0e94205a3afd7e99b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto Address detect.  <a href="#gaa3a99a248bb58c0e94205a3afd7e99b9">More...</a><br/></td></tr>
<tr class="separator:gaa3a99a248bb58c0e94205a3afd7e99b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e835172c12178a1b264730e1de9e04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e835172c12178a1b264730e1de9e04d">RS485_AUTO_ADDR_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td></tr>
<tr class="memdesc:ga8e835172c12178a1b264730e1de9e04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Auto Address detect.  <a href="#ga8e835172c12178a1b264730e1de9e04d">More...</a><br/></td></tr>
<tr class="separator:ga8e835172c12178a1b264730e1de9e04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf085d278b8c73e5b68b028956aa443f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf085d278b8c73e5b68b028956aa443f2">RS485_AUTO_DIR_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td></tr>
<tr class="memdesc:gaf085d278b8c73e5b68b028956aa443f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Auto Direction Control.  <a href="#gaf085d278b8c73e5b68b028956aa443f2">More...</a><br/></td></tr>
<tr class="separator:gaf085d278b8c73e5b68b028956aa443f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e2d9ce0263bc74c22a2254be87dfff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e2d9ce0263bc74c22a2254be87dfff0">RS485_AUTO_DIR_RTS</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td></tr>
<tr class="memdesc:ga8e2d9ce0263bc74c22a2254be87dfff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto Direction Control, use pin RTS as direction control.  <a href="#ga8e2d9ce0263bc74c22a2254be87dfff0">More...</a><br/></td></tr>
<tr class="separator:ga8e2d9ce0263bc74c22a2254be87dfff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa53ed6e84c5806d86c689f0ac12392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8aa53ed6e84c5806d86c689f0ac12392">RS485_AUTO_DIR_DTR</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td></tr>
<tr class="memdesc:ga8aa53ed6e84c5806d86c689f0ac12392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Auto Direction Control, use pin DTR as direction control.  <a href="#ga8aa53ed6e84c5806d86c689f0ac12392">More...</a><br/></td></tr>
<tr class="separator:ga8aa53ed6e84c5806d86c689f0ac12392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90812ffbb03d7581974204e119c42c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga90812ffbb03d7581974204e119c42c98">RS485_AUTO_DIR_INV_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="separator:ga90812ffbb03d7581974204e119c42c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b64b8842df2a820c30fa7605297dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga49b64b8842df2a820c30fa7605297dbc">RS485_AUTO_DIR_INV_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td></tr>
<tr class="separator:ga49b64b8842df2a820c30fa7605297dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d5911538d4312b1d40745949126ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga24d5911538d4312b1d40745949126ee4">MODEM_DELTA_CTS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga24d5911538d4312b1d40745949126ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">State change detected on modem input CTS.  <a href="#ga24d5911538d4312b1d40745949126ee4">More...</a><br/></td></tr>
<tr class="separator:ga24d5911538d4312b1d40745949126ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bcf3b8384403bbd2e4ddfcd1de8109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaf9bcf3b8384403bbd2e4ddfcd1de8109">MODEM_DELTA_DSR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gaf9bcf3b8384403bbd2e4ddfcd1de8109"><td class="mdescLeft">&#160;</td><td class="mdescRight">State change detected on modem input DSR.  <a href="#gaf9bcf3b8384403bbd2e4ddfcd1de8109">More...</a><br/></td></tr>
<tr class="separator:gaf9bcf3b8384403bbd2e4ddfcd1de8109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae033a88956f1e9c8dfde4ea392eee1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gae033a88956f1e9c8dfde4ea392eee1f6">MODEM_TRIL_EDGE_RI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:gae033a88956f1e9c8dfde4ea392eee1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">State change detected on modem input RI.  <a href="#gae033a88956f1e9c8dfde4ea392eee1f6">More...</a><br/></td></tr>
<tr class="separator:gae033a88956f1e9c8dfde4ea392eee1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e31a4aa26e9fbf4ca89218df19b21c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga3e31a4aa26e9fbf4ca89218df19b21c0">MODEM_DELTA_DCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga3e31a4aa26e9fbf4ca89218df19b21c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">State change detected on modem input DCD.  <a href="#ga3e31a4aa26e9fbf4ca89218df19b21c0">More...</a><br/></td></tr>
<tr class="separator:ga3e31a4aa26e9fbf4ca89218df19b21c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1386f69ad2fda435db82ffa902d344a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga1386f69ad2fda435db82ffa902d344a4">MODEM_CTS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td></tr>
<tr class="memdesc:ga1386f69ad2fda435db82ffa902d344a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear To Send State.  <a href="#ga1386f69ad2fda435db82ffa902d344a4">More...</a><br/></td></tr>
<tr class="separator:ga1386f69ad2fda435db82ffa902d344a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c68f44c5cfa6703b4a35fb14194ce31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga3c68f44c5cfa6703b4a35fb14194ce31">MODEM_DSR</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td></tr>
<tr class="memdesc:ga3c68f44c5cfa6703b4a35fb14194ce31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Set Ready State.  <a href="#ga3c68f44c5cfa6703b4a35fb14194ce31">More...</a><br/></td></tr>
<tr class="separator:ga3c68f44c5cfa6703b4a35fb14194ce31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8712c6c7447301832706bbdcb0a28b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaff8712c6c7447301832706bbdcb0a28b">MODEM_RI</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td></tr>
<tr class="memdesc:gaff8712c6c7447301832706bbdcb0a28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ring indicator state.  <a href="#gaff8712c6c7447301832706bbdcb0a28b">More...</a><br/></td></tr>
<tr class="separator:gaff8712c6c7447301832706bbdcb0a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5664f25140c9cd6b84f7fcade0d2dfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga5664f25140c9cd6b84f7fcade0d2dfe0">MODEM_DCD</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:ga5664f25140c9cd6b84f7fcade0d2dfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data carrier detect state.  <a href="#ga5664f25140c9cd6b84f7fcade0d2dfe0">More...</a><br/></td></tr>
<tr class="separator:ga5664f25140c9cd6b84f7fcade0d2dfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a08871ab6935e6f7f78bdd069f31cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga11a08871ab6935e6f7f78bdd069f31cc">INT_RDA</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga11a08871ab6935e6f7f78bdd069f31cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive data available interrupt.  <a href="#ga11a08871ab6935e6f7f78bdd069f31cc">More...</a><br/></td></tr>
<tr class="separator:ga11a08871ab6935e6f7f78bdd069f31cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626c3efecd8d13454971c8ab83d9174d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga626c3efecd8d13454971c8ab83d9174d">INT_THRE</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga626c3efecd8d13454971c8ab83d9174d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer hold register empty interrupt.  <a href="#ga626c3efecd8d13454971c8ab83d9174d">More...</a><br/></td></tr>
<tr class="separator:ga626c3efecd8d13454971c8ab83d9174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9776ada3a93cef7a9f79292f866adbca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga9776ada3a93cef7a9f79292f866adbca">INT_RLS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga9776ada3a93cef7a9f79292f866adbca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive line status interrupt.  <a href="#ga9776ada3a93cef7a9f79292f866adbca">More...</a><br/></td></tr>
<tr class="separator:ga9776ada3a93cef7a9f79292f866adbca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5ae0a22f1da943913b2d7b0c3b3232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga7f5ae0a22f1da943913b2d7b0c3b3232">INT_MODEM</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="separator:ga7f5ae0a22f1da943913b2d7b0c3b3232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa534192ed020b1a184ed5c8656dfef5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gaa534192ed020b1a184ed5c8656dfef5e">INT_CTS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td></tr>
<tr class="memdesc:gaa534192ed020b1a184ed5c8656dfef5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear to send interrupt.  <a href="#gaa534192ed020b1a184ed5c8656dfef5e">More...</a><br/></td></tr>
<tr class="separator:gaa534192ed020b1a184ed5c8656dfef5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe2597f1263aa814d33c8308adee502d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gabe2597f1263aa814d33c8308adee502d">INT_ABEO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:gabe2597f1263aa814d33c8308adee502d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-baud end interrupt.  <a href="#gabe2597f1263aa814d33c8308adee502d">More...</a><br/></td></tr>
<tr class="separator:gabe2597f1263aa814d33c8308adee502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6e4245128a07556634a6ad02f8008bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#gab6e4245128a07556634a6ad02f8008bf">INT_ABTO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:gab6e4245128a07556634a6ad02f8008bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-baud time-out interrupt.  <a href="#gab6e4245128a07556634a6ad02f8008bf">More...</a><br/></td></tr>
<tr class="separator:gab6e4245128a07556634a6ad02f8008bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894a2062970ea29231d8169af280f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga0894a2062970ea29231d8169af280f0e">INT_FLAG_RLS</a>&#160;&#160;&#160;((unsigned long)0x03)</td></tr>
<tr class="separator:ga0894a2062970ea29231d8169af280f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22273b99e275855866a46c460e03276e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga22273b99e275855866a46c460e03276e">INT_FLAG_RDA</a>&#160;&#160;&#160;((unsigned long)0x02)</td></tr>
<tr class="memdesc:ga22273b99e275855866a46c460e03276e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Available.  <a href="#ga22273b99e275855866a46c460e03276e">More...</a><br/></td></tr>
<tr class="separator:ga22273b99e275855866a46c460e03276e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f02f8cd3284b9410fd57a3e2fbd948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga21f02f8cd3284b9410fd57a3e2fbd948">INT_FLAG_CTI</a>&#160;&#160;&#160;((unsigned long)0x06)</td></tr>
<tr class="memdesc:ga21f02f8cd3284b9410fd57a3e2fbd948"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Time-Out Indicator.  <a href="#ga21f02f8cd3284b9410fd57a3e2fbd948">More...</a><br/></td></tr>
<tr class="separator:ga21f02f8cd3284b9410fd57a3e2fbd948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311c7420d92be72c8b2151f418116a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga311c7420d92be72c8b2151f418116a7c">INT_FLAG_THRE</a>&#160;&#160;&#160;((unsigned long)0x01)</td></tr>
<tr class="memdesc:ga311c7420d92be72c8b2151f418116a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">THRE Interrupt.  <a href="#ga311c7420d92be72c8b2151f418116a7c">More...</a><br/></td></tr>
<tr class="separator:ga311c7420d92be72c8b2151f418116a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e652c62e76bf3a6f4d05c8320afa066"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga8e652c62e76bf3a6f4d05c8320afa066">INT_FLAG_MODEM</a>&#160;&#160;&#160;((unsigned long)0x00)</td></tr>
<tr class="memdesc:ga8e652c62e76bf3a6f4d05c8320afa066"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modem Interrupt.  <a href="#ga8e652c62e76bf3a6f4d05c8320afa066">More...</a><br/></td></tr>
<tr class="separator:ga8e652c62e76bf3a6f4d05c8320afa066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c603cf182c5c8eaa94d4984260e7ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga59c603cf182c5c8eaa94d4984260e7ac">INT_FLAG_ABEO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td></tr>
<tr class="memdesc:ga59c603cf182c5c8eaa94d4984260e7ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of auto-baud interrupt.  <a href="#ga59c603cf182c5c8eaa94d4984260e7ac">More...</a><br/></td></tr>
<tr class="separator:ga59c603cf182c5c8eaa94d4984260e7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b8808eb99c78c0bb4b3d133a5efca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___u_a_r_t___cfg.html#ga31b8808eb99c78c0bb4b3d133a5efca7">INT_FLAG_ABTO</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td></tr>
<tr class="memdesc:ga31b8808eb99c78c0bb4b3d133a5efca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-baud time-out interrupt.  <a href="#ga31b8808eb99c78c0bb4b3d133a5efca7">More...</a><br/></td></tr>
<tr class="separator:ga31b8808eb99c78c0bb4b3d133a5efca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Values that can be passed to uart general APIs </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga65578b86249fc3665869163a25ef3093"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUTO_CTS_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Auto-CTS Flow control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00954">954</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa00b0b8563eb7e6b39a8d8b34750269d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUTO_CTS_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Auto-CTS Flow control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00951">951</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b449581fe753fbbda58207fe38106ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUTO_RTS_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Auto-RTS Flow control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00948">948</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada84139d4efb97ae0c3608a1702ab0e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AUTO_RTS_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Auto-RTS Flow control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00945">945</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga632353c1e42f09c0454d8229be921cff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BREAK_INT&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00851">851</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf85a53c89b363e31c318f9a21e88a734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_DMA_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DMA Mode. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00824">824</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6544f4d454fdf424d18cb672cd86e024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_DMA_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DMA Mode. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00821">821</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b458d25ae421d016356d1ea3e9ec26c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_FIFO_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable FIFO. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00812">812</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3e0833bd89af48e910cbcd7232fda20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_FIFO_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable FIFO. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00809">809</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4782ac9e12bcdcb75890ae73cf2da55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_RX_FIFO_RESET&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush Rx FIFO. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00815">815</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6951836a0c2ed10e36c8c5893a4909f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_RX_TRI_LVL_0&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a> | <a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger level 0 (1 character) </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00827">827</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafeca3e39b579475c3ae6061c2cc09a38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_RX_TRI_LVL_1&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc023f72f4df096066b2ebb4c94d8f33">BIT_32_23</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger level 1 (4 characters) </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00830">830</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga37728798037c0f9c079f3cc548c45e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_RX_TRI_LVL_2&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger level 2 (8 characters) </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00833">833</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga238c3a9356f5f7da4137ccb44cb7b17c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_RX_TRI_LVL_3&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger level 3 (14 characters) </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00836">836</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga021bd113a399995b522b2b2299193ce6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIFO_CFG_TX_FIFO_RESET&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush Tx FIFO. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00818">818</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19cf3fb3576b5fa62d2a0d781e2a724b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FRAMING_ERR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Framing error. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00848">848</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe2597f1263aa814d33c8308adee502d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ABEO&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-baud end interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01037">1037</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab6e4245128a07556634a6ad02f8008bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_ABTO&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-baud time-out interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01040">1040</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa534192ed020b1a184ed5c8656dfef5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_CTS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear to send interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01034">1034</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59c603cf182c5c8eaa94d4984260e7ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_ABEO&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gace46e5d718afcb2bb2853350d418a4e1">BIT_32_8</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of auto-baud interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01059">1059</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga31b8808eb99c78c0bb4b3d133a5efca7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_ABTO&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga1fde74577c80826dc2c4121445f241ca">BIT_32_9</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-baud time-out interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01062">1062</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga21f02f8cd3284b9410fd57a3e2fbd948"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_CTI&#160;&#160;&#160;((unsigned long)0x06)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Character Time-Out Indicator. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01050">1050</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e652c62e76bf3a6f4d05c8320afa066"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_MODEM&#160;&#160;&#160;((unsigned long)0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modem Interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01056">1056</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga22273b99e275855866a46c460e03276e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_RDA&#160;&#160;&#160;((unsigned long)0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive Data Available. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01047">1047</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0894a2062970ea29231d8169af280f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_RLS&#160;&#160;&#160;((unsigned long)0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section note"><dt>Note</dt><dd>Those parameters is only suit for UARTIntCheck function. Receive Line Status </dd></dl>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01044">1044</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311c7420d92be72c8b2151f418116a7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_FLAG_THRE&#160;&#160;&#160;((unsigned long)0x01)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>THRE Interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01053">1053</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f5ae0a22f1da943913b2d7b0c3b3232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_MODEM&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART modem interrupt. </p>
<dl class="section note"><dt>Note</dt><dd>This parameter is only suit for UART1. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01031">1031</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11a08871ab6935e6f7f78bdd069f31cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RDA&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive data available interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01021">1021</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9776ada3a93cef7a9f79292f866adbca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_RLS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive line status interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01027">1027</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga626c3efecd8d13454971c8ab83d9174d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_THRE&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer hold register empty interrupt. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01024">1024</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1645b574a6e12bbc4babf08c23f40367"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_128&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 128*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00894">894</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga35361d5619bb41adf8e9250c4e88aaa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_16&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 16*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00885">885</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddf07c1357f58ca01f1776682b314afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_2&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 2*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00876">876</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf440f4e3cea73cfff7f0fb5065fcb4c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_256&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 256*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00897">897</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3523aa21f24de0eb11d0bfe166401c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_32&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 32*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00888">888</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8830f83a7bc1d5c37640c8afc76a9c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_4&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 4*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00879">879</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c3bbdde30af526beeb0b95a820498e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_64&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 64*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00891">891</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16a383f6b8d63471da8b83b1ddddc571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_8&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a> | <a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fixed pulse width: 8*Tpclk. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00882">882</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae3a28f0750f7228693ae01693c4ea154"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_FIX_PULSE_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable fixed pulse width mode. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00873">873</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gade05e865e5f9e00eef9a1d20576253ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_INV_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Not Invert input serial. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00870">870</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9e0d5c9dfda1f52e33a8239dd64a2d13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRDA_INV_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invert input serial. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00867">867</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga50d116f105888e87689a7f87992ae727"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOOPBACK_MODE_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Modem loopback mode. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00942">942</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7799762396f7b7eee6f5ac1b42c3ab6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LOOPBACK_MODE_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Modem loopback mode. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00939">939</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1386f69ad2fda435db82ffa902d344a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_CTS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear To Send State. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01008">1008</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5664f25140c9cd6b84f7fcade0d2dfe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_DCD&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data carrier detect state. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01017">1017</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga24d5911538d4312b1d40745949126ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_DELTA_CTS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>State change detected on modem input CTS. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00996">996</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e31a4aa26e9fbf4ca89218df19b21c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_DELTA_DCD&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>State change detected on modem input DCD. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01005">1005</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9bcf3b8384403bbd2e4ddfcd1de8109"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_DELTA_DSR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>State change detected on modem input DSR. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00999">999</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3c68f44c5cfa6703b4a35fb14194ce31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_DSR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Set Ready State. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01011">1011</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaff8712c6c7447301832706bbdcb0a28b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_RI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ring indicator state. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01014">1014</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae033a88956f1e9c8dfde4ea392eee1f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODEM_TRIL_EDGE_RI&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>State change detected on modem input RI. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l01002">1002</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59f58864bb61f9450d236b712214a9d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OVERRUN_ERR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun error. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00842">842</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8a34f3fae782b1f62195c0d8f1d5d38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARITY_ERR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity error. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00845">845</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e835172c12178a1b264730e1de9e04d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_ADDR_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Auto Address detect. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00974">974</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3a99a248bb58c0e94205a3afd7e99b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_ADDR_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Auto Address detect. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00971">971</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf085d278b8c73e5b68b028956aa443f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_DIR_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Auto Direction Control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00977">977</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8aa53ed6e84c5806d86c689f0ac12392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_DIR_DTR&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Auto Direction Control, use pin DTR as direction control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00983">983</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga49b64b8842df2a820c30fa7605297dbc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_DIR_INV_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The direction control pin will be driven to logic '0' when the transmitter has data to be sent.It will be driven to logic '1' after the last bit of data has been transmitted. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00993">993</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90812ffbb03d7581974204e119c42c98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_DIR_INV_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The direction control pin will be driven to logic '1' when the transmitter has data to be sent.It will be driven to logic '0' after the last bit of data has been transmitted </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00988">988</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e2d9ce0263bc74c22a2254be87dfff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_AUTO_DIR_RTS&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Auto Direction Control, use pin RTS as direction control. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00980">980</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga378ecf9d6e01f3b2a723a136d6d69a46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_NMM_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RS-485/EIA-485 Normal Multidrop Mode (NMM) is disabled. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00957">957</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad4b017746ffdf06dc920205e7f67ac55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_NMM_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RS-485/EIA-485 Normal Multidrop Mode (NMM) is enabled.In this mode, an address is detected when a received byte causes the UART to set the parity error and generate an interrupt </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00962">962</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaebd0bd2895235e3082610c2e8e04c583"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_RX_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable receiver. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00968">968</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b590550d6aa8497b69a80346596438f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RS485_RX_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable receiver. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00965">965</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab67c09461421f54059aefdbdf9d1d4ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_ERR&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga15b0e1b2613419085eab64ab4433d01b">BIT_32_7</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error in Rx FIFO. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00864">864</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga752c8dd5aac000a77d4ce5f55930bef1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_FIFO_NOT_EMPTY&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The UART receiver FIFO is not empty. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00839">839</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4034d6a21b6646c8710d09e43bd9383"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_EMPTY&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter empty. </p>
<dl class="section note"><dt>Note</dt><dd>TEMT is set when both THR and TSR are empty; TEMT is cleared when either the TSR or the THR contain valid data. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00861">861</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab83b3d1f29b7cf3fd354c850802c04a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_FIFO_EMPTY&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmitter holding register empty. </p>
<dl class="section note"><dt>Note</dt><dd>THRE is set immediately upon detection of an empty UART THR and is cleared on a THR write. </dd></dl>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00856">856</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ca0a87132690a3b1dc9789b15001deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_BREAK_DIS&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gafa29a303d3b5124d17b5d87d43506b5d">BIT_32_22</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable break transmission. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00936">936</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga054ae83923795d414d1ac725f1f0ff1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_BREAK_EN&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6441e752d4c2cdc497d1311915b79ad4">BIT_32_6</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable break transmission. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00933">933</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabfb5582277427208ba10e74830e54333"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_LEN_5_BIT&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Data Length 5-bit. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00900">900</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a875577bceb9034bb4d8ec5707015d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_LEN_6_BIT&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gafc1f56e75561c84b2b04e48f5cd49f67">BIT_32_17</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Data Length 6-bit. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00903">903</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64a60697ff6b40e3e680028d47193e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_LEN_7_BIT&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f598f1d67844eefc8d8666d95d19c9f">BIT_32_16</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Data Length 7-bit. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00906">906</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga751dbffc6afa8a6929a25fea4dc41830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_LEN_8_BIT&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Data Length 8-bit. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00909">909</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f5d2064493d69897aaa39a653edc03c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_PARITY_0&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART forced 0 stick parity. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00930">930</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae396abd5cc9c33a9bfb99d4a362dc34f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_PARITY_1&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#ga5ab8f1acfe8efe51556cde168184e72c">BIT_32_5</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART forced 1 stick parity. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00927">927</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac4121638eb6464df5bdc4bd58fe66b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_PARITY_EVEN&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#gab3ba86d51581aef3bdd78bbafeecaca8">BIT_32_4</a>  | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART even parity. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00924">924</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa688163ea92bc559a8c524c3dee96eca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_PARITY_NONE&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#gabfe1d0d421de3775a4611a7ff238fc32">BIT_32_19</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART None Parity. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00918">918</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34fce19576dd9cdd13d5e542cc3a164d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_PARITY_ODD&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gaa7bc7ebfb6558a305efc3cb4c382fff1">BIT_32_21</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga05ce77054a8f297a43f7f4b6c26c23cd">BIT_32_20</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART odd parity. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00921">921</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b88b29011a9cb57be952c1aa91df8c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_STOP_1_BIT&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga6f4305b87794c3fd87c356ef8e67fa95">BIT_32_18</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Stop 1-bit. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00912">912</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c1c35c4147a29bd5e0b5acd4bcadab0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_CFG_STOP_2_BIT&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART Stop 2-bit. </p>

<p>Definition at line <a class="el" href="xuart_8h_source.html#l00915">915</a> of file <a class="el" href="xuart_8h_source.html">xuart.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
