package gcn.core

import chisel3._
import chisel3.util._
import vta.util.config._
import scala.math._
import gcn.core.util._
// /** Compute.
//  *
//  * Takes instructions from fetch module. Schedules computation between PEs.
//  * Arbitrates communication betwen PE and scratchpads.
//  */
class VRTableEntry()(implicit p: Parameters) extends Bundle{
  val mp = p(AccKey).memParams
  val cp = p(AccKey).coreParams
  val nRows = UInt(32.W)
  val isVRWithPrevGroup = Bool()
}
class VRTableEntryWithGroup()(implicit p: Parameters) extends Bundle{
  val mp = p(AccKey).memParams
  val cp = p(AccKey).coreParams
  val VRTableEntry = new VRTableEntry
  val group = UInt(cp.nGroups.W)
}

class Compute(debug: Boolean = false)(implicit p: Parameters) extends Module with ISAConstants{
  val mp = p(AccKey).memParams
  val cp = p(AccKey).coreParams
  val cr = p(AccKey).crParams
  val regBits = p(AccKey).crParams.regBits
  val io = IO(new Bundle {
    val inst = Flipped(Decoupled(UInt(INST_BITS.W)))
    val gbReadCmd = Output(new SPReadCmd)
    val gbReadData = Input(new SPReadData(scratchType = "Global"))
    val spOutWrite = Decoupled(new SPWriteCmd)
    val valid = Input(Bool())
    val done = Output(Bool())
  })
  val bankBlockSizeBytes = cp.bankBlockSize/8
  val denseLoaded = RegInit(false.B)
  val computeTimeOut = RegInit(0.U(32.W))
  val computeTimer = RegInit(0.U(32.W))
  val computeSkipCount = RegInit(0.U(32.W))
  dontTouch(computeSkipCount)

  // Module instantiation
  val inst_q = Module(new Queue(UInt(INST_BITS.W), cp.computeInstQueueEntries))
  val dec = Module(new ComputeDecode)
  val vRTable = SyncReadMem(cp.nGroups, new VRTableEntry)
  val vRTableReadGroup_q = RegInit(0.U(log2Ceil(cp.nGroups).W))
  val vRTableReadGroup = Wire(chiselTypeOf(vRTableReadGroup_q))
  val vRTableReadData = vRTable.read(vRTableReadGroup, true.B)
  val groupArray = for(i <- 0 until cp.nGroups) yield {
    Module(new Group(groupID = i))
  }

val vrArbiter = Module(new Arbiter(new VRTableEntryWithGroup, cp.nGroups))
vrArbiter.io.out.ready := true.B
when(vrArbiter.io.out.valid){
  vRTable.write(vrArbiter.io.out.bits.group,vrArbiter.io.out.bits.VRTableEntry)
}


// state machine
  val sIdle :: sDataMoveRow :: sDataMoveCol :: sDataMoveVal :: sDataMoveDen :: sCompute :: sCombineGroup :: sCombine :: sDone :: Nil = Enum(9)
  val state = RegInit(sIdle)
  val start = inst_q.io.deq.fire
  val inst = RegEnable(inst_q.io.deq.bits, start)
  dec.io.inst := Mux(start, inst_q.io.deq.bits, inst)
  inst_q.io.enq <> io.inst
  inst_q.io.deq.ready := (state === sIdle) && io.valid


  val groupSel = RegInit(0.U(cp.nGroups.W))
  val groupEnd = groupSel === (cp.nGroups - 1).U
  val nNonZeroPrevTotal = RegInit(0.U(32.W))
  
  val nNonZeroPerGroup =  dec.io.colSize >> log2Ceil(cp.nGroups)
  val gbAddr = RegInit(0.U(C_SRAM_OFFSET_BITS.W))
  val gbRdata = io.gbReadData.data

  // Row Splitting
  val rowPtrFin = Wire(Bool())
  val rowPtrDataBlock = for(i <- 0 until (cp.bankBlockSize/cp.blockSize))yield{
    gbRdata((((i+1)*cp.blockSize) -1), i*cp.blockSize)
  }
  val rowPtrAddr = RegInit(0.U(32.W))
  val rowPtrIdxInBlock = rowPtrAddr(log2Ceil(bankBlockSizeBytes)-1,log2Ceil(cp.blockSize/8))
  val rowPtrData = MuxTree(rowPtrIdxInBlock, rowPtrDataBlock)
  val rowPtrReadAddr = Mux(start, dec.io.sramPtr, Mux(rowPtrFin, rowPtrAddr, rowPtrAddr + (cp.blockSize/8).U)) 
  rowPtrFin := rowPtrData >= (nNonZeroPrevTotal + (( groupSel + 1.U) << Log2(nNonZeroPerGroup)))
  val rowPtrWriteAddr = RegInit(0.U(C_SRAM_OFFSET_BITS.W))
  when(state === sDataMoveRow){
    when(rowPtrFin){
      rowPtrWriteAddr := 0.U
    }.otherwise{
      rowPtrWriteAddr := rowPtrWriteAddr + (cp.blockSize/8).U
    }
  }
  // val rowPtrWriteMask = UIntToOH(rowPtrIdxInBlock)
  val rowPtrWriteEn = !rowPtrFin && (state === sDataMoveRow)
  val nRowWritten_q = RegInit(0.U(32.W))
  val nRowWritten =  nRowWritten_q + !rowPtrFin
  val nRowWrittenValid = Wire(Bool())
  
  // Col Splitting
  val colReadAddr = RegInit(0.U(32.W))
  val colWriteAddr = RegInit(0.U(32.W))
  val colReadBlockNum = RegInit(cp.nColInDense.U(32.W))
  val colFin = (colReadBlockNum >= ((groupSel + 1.U) << Log2(nNonZeroPerGroup)))
  when(state === sDataMoveCol){
    colReadBlockNum := colReadBlockNum + cp.nColInDense.U
  }.otherwise{
    colReadBlockNum := cp.nColInDense.U
  }
  when((state === sDataMoveCol)){
    when(colFin){
      colWriteAddr := 0.U
    }.otherwise{
      colWriteAddr := colWriteAddr + bankBlockSizeBytes.U
    }
  }

  // Val Splitting
  val valReadAddr = RegInit(0.U(32.W))
  val valWriteAddr = RegInit(0.U(32.W))
  val valReadBlockNum = RegInit(cp.nColInDense.U(32.W))
  val valFin = (valReadBlockNum >= ((groupSel + 1.U) << Log2(nNonZeroPerGroup)))
  when(state === sDataMoveVal){
    valReadBlockNum := valReadBlockNum + cp.nColInDense.U
  }.otherwise{
    valReadBlockNum := cp.nColInDense.U
  }
  when((state === sDataMoveVal)){
    when(valFin){
      valWriteAddr := 0.U
    }.otherwise{
      valWriteAddr := valWriteAddr + bankBlockSizeBytes.U
    }
  }

  // Den Splitting
  val denReadAddr = RegInit(0.U(32.W))
  val denWriteAddr = RegInit(0.U(32.W))
  val denReadBlockNum = RegInit(cp.nColInDense.U(32.W))
  val denFin = (denReadBlockNum >= dec.io.denSize)
  when(state === sDataMoveDen){
    denReadBlockNum := denReadBlockNum + cp.nColInDense.U
  }.otherwise{
    denReadBlockNum := cp.nColInDense.U
  }
  when((state === sDataMoveDen)){
    when(denFin){
      denWriteAddr := 0.U
    }.otherwise{
      denWriteAddr := denWriteAddr + bankBlockSizeBytes.U
    }
  }

// group select
  when((((state === sDataMoveRow) && rowPtrFin)||(state === sDataMoveCol) && colFin)||((state === sDataMoveVal) && valFin)){
    when(groupEnd){
      groupSel := 0.U
      nRowWritten_q := 0.U
    }.otherwise{
      groupSel := groupSel + 1.U
      nRowWritten_q := 0.U
    }
  }.elsewhen((state === sDataMoveRow)){
    nRowWritten_q := nRowWritten
  }
  nRowWrittenValid := ((state === sDataMoveRow) && rowPtrFin)
  
  io.gbReadCmd.addr := MuxLookup(true.B,
      rowPtrReadAddr, // default
      Array(
        ((state === sIdle) && start)-> rowPtrReadAddr,
        ((state === sDataMoveRow) && (!(rowPtrFin && groupEnd))) -> rowPtrReadAddr,
        ((state === sDataMoveRow) && (rowPtrFin && groupEnd)) -> colReadAddr,
        ((state === sDataMoveCol) && !(colFin && groupEnd)) -> colReadAddr,
        ((state === sDataMoveCol) && (colFin && groupEnd)) -> valReadAddr,
        ((state === sDataMoveVal) && !(valFin && groupEnd)) -> valReadAddr,
        ((state === sDataMoveVal) && (valFin && groupEnd)) -> denReadAddr,
        ((state === sDataMoveDen)) -> denReadAddr
      ))


// Partial outputs aggregate 
val outRowCount_q = RegInit(0.U(32.W))
val aggDone = vRTableReadGroup_q === (cp.nGroups - 1).U
val currRowInGroup_q = RegInit(0.U(32.W))
val currRowInGroup = Wire(chiselTypeOf(currRowInGroup_q))
val nRowInGroup = vRTableReadData.nRows
val isPR = dec.io.prStart && (outRowCount_q === 0.U)
val isVR = vRTableReadData.isVRWithPrevGroup && !isPR
val groupOutAddr = currRowInGroup << log2Ceil((cp.blockSize * cp.nColInDense)/8)
val groupOutData = Wire(chiselTypeOf(groupArray(0).io.outReadData))
val groupOutDataPrev = RegEnable(groupOutData, state === sCombine)
val aggWithPrevGroup = ((currRowInGroup_q === 0.U) && isVR)
val outDataAgg = groupOutData.map(_.data).zip(groupOutDataPrev.map(_.data)).map{case(d,dP) => d+dP}.reverse.reduce{Cat(_,_)}
val prData_q = Reg(chiselTypeOf(outDataAgg))
val prSplitData = for(i <- 0 until cp.nColInDense)yield{
  prData_q(((i+1)*cp.blockSize) -1, i*cp.blockSize)
}
val prStartRow = (state === sCombine) && (currRowInGroup_q === 0.U) && (vRTableReadGroup_q === 0.U)
val prRowAgg = dec.io.prStart && prStartRow
val outDataPrAgg = groupOutData.map(_.data).zip(prSplitData).map{case(d,dP) => d+dP}.reverse.reduce{Cat(_,_)}
val outDataNoAgg = groupOutData.map(_.data).reverse.reduce(Cat(_,_))
val outData = Mux(aggWithPrevGroup, outDataAgg, Mux(prRowAgg, outDataPrAgg, outDataNoAgg))

val outvRCount_q = RegInit(0.U(32.W))
val outvRCount = Mux(state === sCombine && (RegNext(state)===sCombineGroup), outvRCount_q + isVR.asUInt, outvRCount_q)
when(state === sCombine && (RegNext(state)===sCombineGroup)){
  outvRCount_q := outvRCount
}.elsewhen(state === sIdle){
  outvRCount_q := 0.U
}
when(state === sCombine){
  outRowCount_q := outRowCount_q + 1.U
}.elsewhen(state === sIdle){
  outRowCount_q := 0.U
}
val outWriteAddr = (outRowCount_q - outvRCount) << log2Ceil((cp.blockSize * cp.nColInDense)/8)
currRowInGroup := Mux(state === sCombine, currRowInGroup_q + 1.U, currRowInGroup_q)
val outWriteEn = state === sCombine
when((state === sCompute)){
  vRTableReadGroup_q := 0.U
}.elsewhen(((state === sCombine) || (state === sCombineGroup)) && (currRowInGroup === nRowInGroup)){
  vRTableReadGroup_q := vRTableReadGroup_q + 1.U
}

when(state === sCombine){
  when(currRowInGroup === (nRowInGroup)){
    currRowInGroup_q := 0.U
  }.otherwise{
    currRowInGroup_q := currRowInGroup
  }
}
vRTableReadGroup := Mux(((state === sCombine) || (state === sCombineGroup)) && (currRowInGroup === nRowInGroup),vRTableReadGroup_q + 1.U,vRTableReadGroup_q)

io.spOutWrite.bits.addr := outWriteAddr
io.spOutWrite.bits.data := outData
io.spOutWrite.valid := outWriteEn

// pr partial sum io
val prEndRow = (state === sCombine) && (currRowInGroup_q === (nRowInGroup - 1.U)) && (vRTableReadGroup_q === (cp.nGroups - 1).U)
val prRowWrite = dec.io.prEnd && prEndRow
val prData = outData
when(prRowWrite){
  prData_q := prData
}



// group io
  for(i <- 0 until cp.nGroups){
    groupArray(i).io.outReadCmd.map(_.addr := groupOutAddr)
    groupOutData := MuxTree(vRTableReadGroup_q, groupArray.map(_.io.outReadData))
    groupArray(i).io.nRowPtrInGroup.bits := nRowWritten
    groupArray(i).io.nRowPtrInGroup.valid := (nRowWrittenValid && groupSel === i.U)
    vrArbiter.io.in(i).bits.VRTableEntry := groupArray(i).io.vrEntry.bits
    vrArbiter.io.in(i).bits.group := i.U
    vrArbiter.io.in(i).valid := groupArray(i).io.vrEntry.valid
    vrArbiter.io.in(i).ready <> groupArray(i).io.vrEntry.ready
    groupArray(i).io.nNonZero.bits := nNonZeroPerGroup
    groupArray(i).io.nNonZero.valid := start
    groupArray(i).io.start := (state === sCompute)
    groupArray(i).io.ptrSpWrite.bits.addr :=  rowPtrWriteAddr
    groupArray(i).io.ptrSpWrite.valid :=  rowPtrWriteEn && (groupSel === i.U)
    groupArray(i).io.ptrSpWrite.bits.data := rowPtrData
    groupArray(i).io.spWrite.bits.spSel :=     
      MuxLookup(state,
      0.U, // default
      Array(
        sDataMoveVal -> 0.U,
        sDataMoveRow -> 2.U,
        sDataMoveCol -> 3.U,
        sDataMoveDen -> 1.U
      ))
    groupArray(i).io.spWrite.bits.spWriteCmd.addr :=
      MuxLookup(state,
      0.U, // default
      Array(
        sDataMoveRow -> rowPtrWriteAddr,
        sDataMoveCol -> colWriteAddr,
        sDataMoveVal -> valWriteAddr,
        sDataMoveDen -> denWriteAddr
      ))
    groupArray(i).io.spWrite.bits.spWriteCmd.data := 
      MuxLookup(state,
      0.U, // default
      Array(
        sDataMoveRow -> (rowPtrDataBlock.reverse.reduce(Cat(_,_))),
        sDataMoveCol -> io.gbReadData.data,
        sDataMoveVal -> io.gbReadData.data,
        sDataMoveDen -> io.gbReadData.data
      ))
    groupArray(i).io.spWrite.valid := Mux(state === sDataMoveDen, true.B, 
      MuxLookup(state,
      0.U, // default
      Array(
        sDataMoveRow -> rowPtrWriteEn,
        sDataMoveCol -> true.B,
        sDataMoveVal -> true.B,
        sDataMoveDen -> true.B
      )).asBool  && (groupSel === i.U))
  }
val computeDone = groupArray.map(_.io.done).reduce(_&&_)
io.done := (state === sIdle) && !start

//state machine
  switch(state){
    is(sIdle){
      when(start){
        state := sDataMoveRow
        colReadAddr := dec.io.sramCol
        valReadAddr := dec.io.sramVal
        denReadAddr := dec.io.sramDen
        rowPtrAddr := dec.io.sramPtr
      }
    }
    is(sDataMoveRow){
      when(rowPtrFin){
        when(groupEnd){
          state := sDataMoveCol
          colReadAddr := colReadAddr + bankBlockSizeBytes.U
          nNonZeroPrevTotal := nNonZeroPrevTotal + dec.io.colSize
        }
      }.otherwise{
        rowPtrAddr := rowPtrAddr + (cp.blockSize/8).U
      }
    }
    is(sDataMoveCol){
      when(colFin){
        when(groupEnd){
          state := sDataMoveVal
          valReadAddr := valReadAddr + bankBlockSizeBytes.U
        }
        colReadAddr := colReadAddr + bankBlockSizeBytes.U
      }.otherwise{
        colReadAddr := colReadAddr + bankBlockSizeBytes.U
      }
    }
    is(sDataMoveVal){
      when(valFin){
        when(groupEnd){
          when(denseLoaded){
            state := sCompute
          }.otherwise{
            state := sDataMoveDen
          }
          denReadAddr := denReadAddr + bankBlockSizeBytes.U
        }
        valReadAddr := valReadAddr + bankBlockSizeBytes.U
      }.otherwise{
        valReadAddr := valReadAddr + bankBlockSizeBytes.U
      }
    }
    is(sDataMoveDen){
      denReadAddr := denReadAddr + bankBlockSizeBytes.U
      when(denFin){
        state := sCompute
      }
    }
    is(sCompute){
      when(!denseLoaded){
        computeTimeOut := computeTimeOut + 1.U
      }.otherwise{
        computeTimer := computeTimer + 1.U
      }
      when(computeDone){
        state := sCombineGroup
        denseLoaded := true.B
      }.elsewhen(denseLoaded){
        when(computeTimer === computeTimeOut){
          state := sIdle
          computeTimer := 0.U
          computeSkipCount := computeSkipCount + 1.U
        }
      }
    }
    is(sCombineGroup){
      when(nRowInGroup === 0.U){
        state := sCombineGroup
      }.otherwise{
        state := sCombine
      }
    }
    is(sCombine){
      when(currRowInGroup_q === (nRowInGroup - 1.U)){
        when(aggDone){
          state := sIdle
        }.otherwise{
          state := sCombineGroup
        }
      }
    }
  }
  assert(computeSkipCount =/= 1000.U)
}
