#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Tue Dec 12 12:25:56 2017
# Process ID: 7944
# Current directory: F:/ITMO/course_4/io_systems/lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5812 F:\ITMO\course_4\io_systems\lab_2\lab_2.xpr
# Log file: F:/ITMO/course_4/io_systems/lab_2/vivado.log
# Journal file: F:/ITMO/course_4/io_systems/lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ITMO/course_4/io_systems/lab_2/lab_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source design_1_wrapper.tcl
write_hwdef -force  -file F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk/design_1_wrapper.hdf
launch_sdk -workspace F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk -hwspec F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk/design_1_wrapper.hdf
launch_sdk -workspace F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk -hwspec F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk/design_1_wrapper.hdf
close_sim
launch_simulation
source design_1_wrapper.tcl
run all
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_DOUT_DEFAULT {0x01010000} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
validate_bd_design
validate_bd_design -force
generate_target all [get_files  F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
export_ip_user_files -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_axi_gpio_0_0_synth_1
export_simulation -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files -ipstatic_source_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/questa} {riviera=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -top
close_sim
launch_simulation
source design_1_wrapper.tcl
run all
close_sim
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
add_files -fileset sim_1 -norecurse F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk/lab_2_engine/Debug/lab_2_engine.elf
set_property SCOPED_TO_REF design_1 [get_files -all -of_objects [get_fileset sim_1] {F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk/lab_2_engine/Debug/lab_2_engine.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sim_1] {F:/ITMO/course_4/io_systems/lab_2/lab_2.sdk/lab_2_engine/Debug/lab_2_engine.elf}]
launch_simulation
source design_1_wrapper.tcl
run all
close_sim
launch_simulation
source design_1_wrapper.tcl
run all
close_sim
launch_simulation
source design_1_wrapper.tcl
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_0_1]
connect_bd_intf_net [get_bd_intf_ports diff_clock_rtl_0] [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
endgroup
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_intf_nets diff_clock_rtl_0_1] [get_bd_cells clk_wiz_1]
undo
delete_bd_objs [get_bd_nets clk_wiz_1_locked]
undo
delete_bd_objs [get_bd_intf_nets diff_clock_rtl_0_1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_wiz_0/clk_in1]
undo
set_property location {-3 -406} [get_bd_intf_ports diff_clock_rtl_0]
set_property location {1 303 -386} [get_bd_cells clk_wiz_1]
set_property location {1 306 -264} [get_bd_cells clk_wiz_1]
undo
undo
undo
undo
undo
redo
redo
redo
redo
undo
undo
undo
undo
undo
undo
redo
redo
redo
redo
redo
redo
redo
set_property location {1 490 -390} [get_bd_cells clk_wiz_0]
set_property location {-50 -202} [get_bd_intf_ports diff_clock_rtl_0]
set_property location {1 439 -494} [get_bd_cells clk_wiz_0]
set_property location {1 305 -377} [get_bd_cells clk_wiz_1]
set_property location {1 462 -209} [get_bd_cells clk_wiz_0]
set_property location {-33 -173} [get_bd_ports reset_rtl_0]
set_property location {-23 -230} [get_bd_intf_ports diff_clock_rtl_0]
set_property location {-30 -208} [get_bd_ports reset_rtl_0]
set_property location {-22 -199} [get_bd_ports reset_rtl_0]
set_property location {75 -230} [get_bd_intf_ports diff_clock_rtl_0]
delete_bd_objs [get_bd_intf_ports diff_clock_rtl_0]
undo
set_property location {-24 -232} [get_bd_intf_ports diff_clock_rtl_0]
copy_bd_objs /  [get_bd_ports {reset_rtl_0}]
set_property location {-41 -279} [get_bd_ports reset_rtl_1]
set_property name clock_rtl [get_bd_ports reset_rtl_1]
set_property name reset_rtl [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_intf_ports diff_clock_rtl_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
endgroup
delete_bd_objs [get_bd_intf_nets CLK_IN1_D_0_1] [get_bd_intf_ports CLK_IN1_D_0]
set_property location {-36 -214} [get_bd_ports reset_rtl]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz_0/clk_in1]
endgroup
delete_bd_objs [get_bd_ports clock_rtl]
set_property name clock_rtl [get_bd_ports clk_in1_0]
connect_bd_net [get_bd_ports reset_rtl] [get_bd_pins clk_wiz_0/reset]
delete_bd_objs [get_bd_nets clk_wiz_1_locked] [get_bd_cells clk_wiz_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins microblaze_0/Clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_1_100M/dcm_locked]
set_property name gpio_rtl [get_bd_intf_ports gpio_rtl_0]
generate_target all [get_files  F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_clk_wiz_0_0_synth_1
export_simulation -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files -ipstatic_source_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/questa} {riviera=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -top
validate_bd_design -force
close_sim
generate_target Simulation [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files -ipstatic_source_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/questa} {riviera=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source design_1_wrapper.tcl
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sim_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
run all
close_sim
launch_simulation
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
launch_simulation
generate_target all [get_files  F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files -ipstatic_source_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/questa} {riviera=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
make_wrapper -files [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_0/capturetrig0]
endgroup
set_property location {-54 136} [get_bd_ports capturetrig0_0]
set_property location {-90 115} [get_bd_ports capturetrig0_0]
set_property name capturetrig0 [get_bd_ports capturetrig0_0]
save_bd_design
generate_target Simulation [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/ITMO/course_4/io_systems/lab_2/lab_2.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/sim_scripts -ip_user_files_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files -ipstatic_source_dir F:/ITMO/course_4/io_systems/lab_2/lab_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/modelsim} {questa=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/questa} {riviera=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/riviera} {activehdl=F:/ITMO/course_4/io_systems/lab_2/lab_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source sim_tb.tcl
run all
