
*** Running vivado
    with args -log test1.vds -m64 -mode batch -messageDb vivado.pb -notrace -source test1.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source test1.tcl -notrace
Command: synth_design -top test1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 285.887 ; gain = 79.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test1' [M:/CE 264/stage2/vga/hsynctest2.vhd:32]
INFO: [Synth 8-3491] module 'AUTO_IBUF' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:205' bound to instance 'CLK_AUTOBUF' of component 'AUTO_IBUF' [M:/CE 264/stage2/vga/hsynctest2.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AUTO_IBUF' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:211]
INFO: [Synth 8-256] done synthesizing module 'AUTO_IBUF' (1#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:211]
INFO: [Synth 8-3491] module 'AUTO_OBUF' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:223' bound to instance 'HsynchPulse_AUTOBUF' of component 'AUTO_OBUF' [M:/CE 264/stage2/vga/hsynctest2.vhd:192]
INFO: [Synth 8-638] synthesizing module 'AUTO_OBUF' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'AUTO_OBUF' (2#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:229]
INFO: [Synth 8-3491] module 'AND4_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:184' bound to instance 'U2' of component 'AND4_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:194]
INFO: [Synth 8-638] synthesizing module 'AND4_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'AND4_NI' (3#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:194]
INFO: [Synth 8-3491] module 'INV_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:437' bound to instance 'U3' of component 'INV_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:196]
INFO: [Synth 8-638] synthesizing module 'INV_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'INV_NI' (4#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:444]
INFO: [Synth 8-3491] module 'INV_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:437' bound to instance 'U4' of component 'INV_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:198]
INFO: [Synth 8-3491] module 'INV_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:437' bound to instance 'U5' of component 'INV_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:200]
INFO: [Synth 8-3491] module 'AND4_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:184' bound to instance 'U21' of component 'AND4_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:202]
INFO: [Synth 8-3491] module 'AND4_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:184' bound to instance 'U22' of component 'AND4_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:204]
INFO: [Synth 8-3491] module 'INV_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:437' bound to instance 'U23' of component 'INV_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:206]
INFO: [Synth 8-3491] module 'AND4_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:184' bound to instance 'U24' of component 'AND4_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:208]
INFO: [Synth 8-3491] module 'INV_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:437' bound to instance 'U26' of component 'INV_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:210]
INFO: [Synth 8-3491] module 'AND2_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:145' bound to instance 'U28' of component 'AND2_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:212]
INFO: [Synth 8-638] synthesizing module 'AND2_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'AND2_NI' (5#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:153]
INFO: [Synth 8-3491] module 'AND3_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:164' bound to instance 'U27' of component 'AND3_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:214]
INFO: [Synth 8-638] synthesizing module 'AND3_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'AND3_NI' (6#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:173]
INFO: [Synth 8-3491] module 'FF_JK_NSCLR_CO_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:357' bound to instance 'U29' of component 'FF_JK_NSCLR_CO_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:216]
INFO: [Synth 8-638] synthesizing module 'FF_JK_NSCLR_CO_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:369]
INFO: [Synth 8-256] done synthesizing module 'FF_JK_NSCLR_CO_NI' (7#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:369]
INFO: [Synth 8-3491] module 'DIGITAL_HIGH_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:341' bound to instance 'U25' of component 'DIGITAL_HIGH_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:218]
INFO: [Synth 8-638] synthesizing module 'DIGITAL_HIGH_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'DIGITAL_HIGH_NI' (8#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:347]
INFO: [Synth 8-3491] module 'DIGITAL_HIGH_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:341' bound to instance 'U6' of component 'DIGITAL_HIGH_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:220]
INFO: [Synth 8-3491] module 'CNTR_4BIN_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:242' bound to instance 'U7' of component 'CNTR_4BIN_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:222]
INFO: [Synth 8-638] synthesizing module 'CNTR_4BIN_S_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'CNTR_4BIN_S_NI' (9#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:261]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U8' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:224]
INFO: [Synth 8-638] synthesizing module 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'CNTR_BCD_S_NI' (10#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:306]
INFO: [Synth 8-3491] module 'FF_T_CLR_CO_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:402' bound to instance 'U9' of component 'FF_T_CLR_CO_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FF_T_CLR_CO_NI' [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:412]
INFO: [Synth 8-256] done synthesizing module 'FF_T_CLR_CO_NI' (11#1) [M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:412]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U10' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:228]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U11' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:230]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U12' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:232]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U13' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:234]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U14' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:236]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U15' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:238]
INFO: [Synth 8-3491] module 'CNTR_BCD_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:287' bound to instance 'U19' of component 'CNTR_BCD_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:240]
INFO: [Synth 8-3491] module 'FF_T_CLR_CO_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:402' bound to instance 'U20' of component 'FF_T_CLR_CO_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:242]
INFO: [Synth 8-3491] module 'CNTR_4BIN_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:242' bound to instance 'U16' of component 'CNTR_4BIN_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:244]
INFO: [Synth 8-3491] module 'CNTR_4BIN_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:242' bound to instance 'U17' of component 'CNTR_4BIN_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:246]
INFO: [Synth 8-3491] module 'CNTR_4BIN_S_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:242' bound to instance 'U18' of component 'CNTR_4BIN_S_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:248]
INFO: [Synth 8-3491] module 'DIGITAL_HIGH_NI' declared at 'M:/CE 264/stage2/vga/hsynctest2_pkg.vhd:341' bound to instance 'U1' of component 'DIGITAL_HIGH_NI' [M:/CE 264/stage2/vga/hsynctest2.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'test1' (12#1) [M:/CE 264/stage2/vga/hsynctest2.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 323.363 ; gain = 116.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 323.363 ; gain = 116.801
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [M:/CE 264/stage2/Basys3_Master.xdc]
Finished Parsing XDC File [M:/CE 264/stage2/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/CE 264/stage2/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 611.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U2' (AND4_NI) to 'U24'
INFO: [Synth 8-223] decloning instance 'U3' (INV_NI) to 'U26'
INFO: [Synth 8-223] decloning instance 'U25' (DIGITAL_HIGH_NI) to 'U6'
INFO: [Synth 8-223] decloning instance 'U25' (DIGITAL_HIGH_NI) to 'U1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 12    
+---Registers : 
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FF_JK_NSCLR_CO_NI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module CNTR_4BIN_S_NI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CNTR_BCD_S_NI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module FF_T_CLR_CO_NI 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (U7/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U7/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U8/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U8/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U8/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U8/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U8/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U10/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U10/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U10/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U10/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U10/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U11/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U11/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U11/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U11/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U11/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U12/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U12/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U12/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U12/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U12/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U13/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U13/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U13/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U13/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U13/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U14/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U14/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U14/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U14/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U14/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U15/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U15/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U15/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U15/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U15/RCO_reg) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U19/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U19/Q_reg[2]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U19/Q_reg[1]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U19/Q_reg[0]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U18/Q_reg[3]) is unused and will be removed from module test1.
WARNING: [Synth 8-3332] Sequential element (U18/Q_reg[2]) is unused and will be removed from module test1.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 405.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 611.754 ; gain = 405.191

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT2 |     3|
|4     |LUT3 |     2|
|5     |LUT4 |     4|
|6     |LUT5 |     3|
|7     |LUT6 |     3|
|8     |FDRE |    13|
|9     |IBUF |     1|
|10    |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |    35|
|2     |  U16    |CNTR_4BIN_S_NI    |    11|
|3     |  U17    |CNTR_4BIN_S_NI_0  |    11|
|4     |  U18    |CNTR_4BIN_S_NI_1  |     4|
|5     |  U7     |CNTR_4BIN_S_NI_2  |     4|
|6     |  U29    |FF_JK_NSCLR_CO_NI |     2|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 611.754 ; gain = 114.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 611.754 ; gain = 405.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 611.754 ; gain = 404.383
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 611.754 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 26 17:50:42 2019...
