module double_synchronizer (
    input  clk, 
    input  D,
    output Q
);
wire q1
always @(posedge clk) begin
    q1 <= D ; 
    Q <= q1 ;
end

endmodule //double_synchronizer