module ram_single_port_bh (
output reg q[7:0],
input [5:0] read_address, write_address,
input [7:0] data,
input we, clk
);  // we means write enable

reg [7:0] ram [63:0]
always @ (posedge clk)
begin

if (we)
  ram[write_address] = data;
q = ram [read_address];

end
endmodule



// Here ‘=‘ indicates that these statments are not concurrent in nature. therefore, the statement inside if block executes before the ‘q = ram[read_address]’ statement.