From 81c679ba2916f5d6fd10a5824250074b76c33557 Mon Sep 17 00:00:00 2001
From: Dong Aisheng <b29396@freescale.com>
Date: Fri, 22 Nov 2013 13:45:22 +0800
Subject: [PATCH 0361/1072] ENGR00289278 dts: imx6qdl-sabreauto: fix usdhc1
 pin conflict with gpmi

git://git.freescale.com/imx/linux-2.6-imx.git imx_3.10.17_1.0.0_beta
commit c3c39b6b7034d47f3b6f42933598bcd9466f2539

The SD1 on sabreauto baseboard is conflict with gpmi nand. The conflict
pins are DAT4~DAT7. Since the SD3 on cpu board already supports 8 bit bus
width, we do not want add an extra dts file for it, so we disable 8 bit and use
4 bit width for this issue.

Signed-off-by: Dong Aisheng <b29396@freescale.com>
(cherry picked from commit 92a24bffe9b79787e9881ffc6ede7e5e3df308f7)
Signed-off-by: Hongbo Zhong <hongbo.zhong@windriver.com>
---
 arch/arm/boot/dts/imx6qdl-sabreauto.dtsi |    1 -
 arch/arm/boot/dts/imx6qdl.dtsi           |    4 ----
 2 files changed, 0 insertions(+), 5 deletions(-)

diff --git a/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi b/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
index e011ba7..60e10bd 100644
--- a/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
+++ b/arch/arm/boot/dts/imx6qdl-sabreauto.dtsi
@@ -650,7 +650,6 @@
 	pinctrl-0 = <&pinctrl_usdhc1_1>;
 	cd-gpios = <&gpio1 1 0>;
 	wp-gpios = <&gpio5 20 0>;
-	bus-width = <8>;
 	no-1-8-v;
 	status = "okay";
 };
diff --git a/arch/arm/boot/dts/imx6qdl.dtsi b/arch/arm/boot/dts/imx6qdl.dtsi
index b2bedb0..5fbdab0 100644
--- a/arch/arm/boot/dts/imx6qdl.dtsi
+++ b/arch/arm/boot/dts/imx6qdl.dtsi
@@ -1537,10 +1537,6 @@
 				MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17071
 				MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17071
 				MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17071
-				MX6QDL_PAD_NANDF_D0__SD1_DATA4 0x17071
-				MX6QDL_PAD_NANDF_D1__SD1_DATA5 0x17071
-				MX6QDL_PAD_NANDF_D2__SD1_DATA6 0x17071
-				MX6QDL_PAD_NANDF_D3__SD1_DATA7 0x17071
 			>;
 		};
 	};
-- 
1.7.5.4

