import chisel3._
import chisel3.util._

// ==========================================
// é…ç½®å‚æ•°ç±»
// ==========================================
class CPUConfig {
  val XLEN = 32
  val ADDR_WIDTH = 32
  val REG_NUM = 32
  val IMEM_SIZE = 1024
  val DMEM_SIZE = 1024
  val PC_START = 0x0
}

// ==========================================
// HDU-XL-01 ä¸“ç”¨æ•°ç ç®¡é©±åŠ¨æ¨¡å—
// ==========================================
class Seg7LEDCtrl_HDU extends Module {
  val io = IO(new Bundle {
    val data   = Input(UInt(32.W))  // è¦æ˜¾ç¤ºçš„ 32 ä½æ•°æ®
    val seg    = Output(UInt(8.W))  // æ®µé€‰ (CA-CG, DP)
    val which  = Output(UInt(3.W))  // ä½é€‰ (3:8 è¯‘ç å™¨è¾“å…¥)
    val enable = Output(Bool())     // è¯‘ç å™¨ä½¿èƒ½
  })

  // æ‰«æè®¡æ•°å™¨ï¼š20MHz / 20000 = 1kHz æ‰«æé¢‘ç‡
  val scanCounter = RegInit(0.U(15.W))
  val digitSelect = RegInit(0.U(3.W))

  scanCounter := scanCounter + 1.U
  when(scanCounter === 19999.U) {
    scanCounter := 0.U
    digitSelect := digitSelect + 1.U
  }

  // è¯‘ç å™¨æ§åˆ¶
  io.enable := true.B
  io.which  := digitSelect

  // æ•°æ®åˆ‡ç‰‡æ˜ å°„ (ä»å·¦åˆ°å³æ˜¾ç¤º High -> Low)
  // TB7(å·¦) -> TB0(å³) å¯¹åº” data[31:28] -> data[3:0]
  val shiftAmount = (7.U - digitSelect) << 2
  val currentNibble = (io.data >> shiftAmount)(3, 0)

  // æ®µé€‰è¯‘ç  (å…±é˜³æ: 0äº®1ç­)
  io.seg := MuxLookup(currentNibble, "hFF".U)(Seq(
    0x0.U -> "h03".U, 0x1.U -> "h9F".U, 0x2.U -> "h25".U, 0x3.U -> "h0D".U,
    0x4.U -> "h99".U, 0x5.U -> "h49".U, 0x6.U -> "h41".U, 0x7.U -> "h1F".U,
    0x8.U -> "h01".U, 0x9.U -> "h09".U, 0xA.U -> "h11".U, 0xB.U -> "hC1".U,
    0xC.U -> "h63".U, 0xD.U -> "h85".U, 0xE.U -> "h61".U, 0xF.U -> "h71".U
  ))
}

// ==========================================
// æ¿çº§é¡¶å±‚ BoardTop
// ==========================================
class BoardTop(sim: Boolean = false) extends Module {
  val io = IO(new Bundle {
    val sys_clk = Input(Clock())     // 20MHz ç³»ç»Ÿæ—¶é’Ÿ (H4)
    val rst_n   = Input(Bool())      // å¤ä½æŒ‰é”® (ä½ç”µå¹³æœ‰æ•ˆ, R4)
    val sw      = Input(UInt(32.W))  // 32ä¸ªæ‹¨ç å¼€å…³
    val swb     = Input(UInt(8.W))   // 8ä¸ªæŒ‰é”® (ä»…ä½¿ç”¨ swb[7:0])
    
    val led     = Output(UInt(32.W)) // 32ä¸ªLED
    val seg     = Output(UInt(8.W))  // æ•°ç ç®¡æ®µé€‰
    val which   = Output(UInt(3.W))  // æ•°ç ç®¡ä½é€‰
    val enable  = Output(Bool())     // æ•°ç ç®¡ä½¿èƒ½
  })

  // CPU é…ç½®
  implicit val config = new CPUConfig

  // ----------------------------------------------------------
  // 1. æ—¶é’Ÿåˆ†é¢‘é€»è¾‘ (äº§ç”Ÿæ…¢é€Ÿ CPU æ—¶é’Ÿ)
  // ----------------------------------------------------------
  // ä½¿ç”¨ sys_clk ä½œä¸ºæ—¶é’Ÿæºï¼Œä¸å¤ä½ï¼ˆé¿å…æ—¶é’Ÿåœæ­¢ï¼‰
  val cpuClkReg = withClockAndReset(io.sys_clk, false.B) {
    // ä»¿çœŸæ¨¡å¼: 20MHz/4 = 5MHz, ä¸Šæ¿æ¨¡å¼: 20MHz/10000000 = 2Hz
    val countMax = if (sim) 4 else 10000000
    val counter = RegInit(0.U(32.W))
    val clkReg = RegInit(false.B)

    counter := counter + 1.U
    when(counter === (countMax - 1).U) {
      counter := 0.U
      clkReg := ~clkReg
    }
    clkReg
  }

  // ----------------------------------------------------------
  // 2. å®ä¾‹åŒ– CPUï¼ˆä½¿ç”¨æ…¢æ—¶é’Ÿï¼‰
  // ----------------------------------------------------------
  val cpuReset = !io.rst_n  // è½¬æ¢ä¸ºé«˜ç”µå¹³æœ‰æ•ˆ
  val cpu = withClockAndReset(cpuClkReg.asClock, cpuReset) {
    Module(new SingleCycleCPU)
  }

  // ----------------------------------------------------------
  // 3. æ•°æ®æ˜¾ç¤ºé€‰æ‹© (ä½¿ç”¨æ‹¨ç å¼€å…³ sw[2:0] é€‰æ‹©)
  // ----------------------------------------------------------
  val displayData = MuxLookup(io.sw(2, 0), cpu.io.debug.pc)(Seq(
    0.U -> cpu.io.debug.pc,       // 000: PC
    1.U -> cpu.io.debug.inst,     // 001: æŒ‡ä»¤
    2.U -> cpu.io.debug.aluOut,   // 010: ALU ç»“æœ
    3.U -> cpu.io.debug.memRData, // 011: å†…å­˜è¯»æ•°æ®
    4.U -> cpu.io.debug.memWData, // 100: å†…å­˜å†™æ•°æ®
    5.U -> cpu.io.debug.memAddr,  // 101: å†…å­˜åœ°å€
    6.U -> Cat(Fill(31, 0.U), cpuClkReg),      // 110: æ—¶é’Ÿå¿ƒè·³
    7.U -> Cat(Fill(31, 0.U), cpuReset.asUInt) // 111: å¤ä½çŠ¶æ€
  ))

  // ----------------------------------------------------------
  // 4. æ•°ç ç®¡é©±åŠ¨ï¼ˆä½¿ç”¨å¿«æ—¶é’Ÿï¼Œä¸å¤ä½ï¼‰
  // ----------------------------------------------------------
  val segDriver = withClockAndReset(io.sys_clk, false.B) {
    Module(new Seg7LEDCtrl_HDU)
  }
  
  segDriver.io.data := displayData
  io.seg    := segDriver.io.seg
  io.which  := segDriver.io.which
  io.enable := segDriver.io.enable

  // ----------------------------------------------------------
  // 5. LED çŠ¶æ€æŒ‡ç¤ºï¼ˆåŠŸè€—ä¼˜åŒ–ï¼šä»…ç‚¹äº®å¿…è¦çš„ LEDï¼‰
  // ----------------------------------------------------------
  // LED[0]: CPU æ—¶é’Ÿå¿ƒè·³ï¼ˆé—ªçƒè¯´æ˜ CPU åœ¨å·¥ä½œï¼‰
  // LED[1]: å¤ä½çŠ¶æ€ï¼ˆå¤ä½æ—¶äº®ï¼‰
  // LED[2]: å†…å­˜å†™ä½¿èƒ½ï¼ˆå†™å†…å­˜æ—¶äº®ï¼‰
  // LED[3]: CPU æ—¶é’ŸçŠ¶æ€ï¼ˆè°ƒè¯•ç”¨ï¼‰
  // LED[31:4]: å…³é—­ä»¥é™ä½åŠŸè€—
  io.led := Cat(
    Fill(28, 0.U),              // LED[31:4] å…³é—­
    cpu.io.debug.memWen,        // LED[3]: å†…å­˜å†™æŒ‡ç¤º
    cpuReset.asUInt,            // LED[2]: å¤ä½çŠ¶æ€
    io.swb(0),                  // LED[1]: æŒ‰é”®çŠ¶æ€ï¼ˆè°ƒè¯•ï¼‰
    cpuClkReg                   // LED[0]: CPU æ—¶é’Ÿå¿ƒè·³
  )
}

// ==========================================
// æ¿çº§é¡¶å±‚çº¦æŸæ–‡ä»¶ç”Ÿæˆå™¨
// ==========================================
object BoardTopConstraints {
  def generate(): String = {
    """
// ==========================================
// HDU-XL-01 æ¿çº§çº¦æŸæ–‡ä»¶
// ==========================================

// å¼€å¯æ¯”ç‰¹æµå‹ç¼©ï¼Œä¼˜åŒ– .bit æ–‡ä»¶å¤§å°
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

// ==========================================
// ç³»ç»Ÿæ—¶é’Ÿ (20MHz)
// ==========================================
set_property -dict {PACKAGE_PIN H4 IOSTANDARD LVCMOS18} [get_ports sys_clk]
create_clock -period 50.000 -name sys_clk [get_ports sys_clk]

// ==========================================
// å¤ä½æŒ‰é”® (ä½ç”µå¹³æœ‰æ•ˆ)
// ==========================================
set_property -dict {PACKAGE_PIN R4 IOSTANDARD LVCMOS18} [get_ports rst_n]

// ==========================================
// 32ä¸ªæ‹¨ç å¼€å…³
// ==========================================
set_property IOSTANDARD LVCMOS18 [get_ports sw[*]]
set_property PULLDOWN true [get_ports sw[*]]

set_property PACKAGE_PIN T3 [get_ports {sw[31]}]
set_property PACKAGE_PIN U3 [get_ports {sw[30]}]
set_property PACKAGE_PIN T4 [get_ports {sw[29]}]
set_property PACKAGE_PIN V3 [get_ports {sw[28]}]
set_property PACKAGE_PIN V4 [get_ports {sw[27]}]
set_property PACKAGE_PIN W4 [get_ports {sw[26]}]
set_property PACKAGE_PIN Y4 [get_ports {sw[25]}]
set_property PACKAGE_PIN Y6 [get_ports {sw[24]}]
set_property PACKAGE_PIN W7 [get_ports {sw[23]}]
set_property PACKAGE_PIN Y8 [get_ports {sw[22]}]
set_property PACKAGE_PIN Y7 [get_ports {sw[21]}]
set_property PACKAGE_PIN T1 [get_ports {sw[20]}]
set_property PACKAGE_PIN U1 [get_ports {sw[19]}]
set_property PACKAGE_PIN U2 [get_ports {sw[18]}]
set_property PACKAGE_PIN W1 [get_ports {sw[17]}]
set_property PACKAGE_PIN W2 [get_ports {sw[16]}]
set_property PACKAGE_PIN Y1 [get_ports {sw[15]}]
set_property PACKAGE_PIN AA1 [get_ports {sw[14]}]
set_property PACKAGE_PIN V2 [get_ports {sw[13]}]
set_property PACKAGE_PIN Y2 [get_ports {sw[12]}]
set_property PACKAGE_PIN AB1 [get_ports {sw[11]}]
set_property PACKAGE_PIN AB2 [get_ports {sw[10]}]
set_property PACKAGE_PIN AB3 [get_ports {sw[9]}]
set_property PACKAGE_PIN AB5 [get_ports {sw[8]}]
set_property PACKAGE_PIN AA6 [get_ports {sw[7]}]
set_property PACKAGE_PIN R2 [get_ports {sw[6]}]
set_property PACKAGE_PIN R3 [get_ports {sw[5]}]
set_property PACKAGE_PIN T6 [get_ports {sw[4]}]
set_property PACKAGE_PIN R6 [get_ports {sw[3]}]
set_property PACKAGE_PIN U7 [get_ports {sw[2]}]
set_property PACKAGE_PIN AB7 [get_ports {sw[1]}]
set_property PACKAGE_PIN AB8 [get_ports {sw[0]}]

// ==========================================
// 8ä¸ªæŒ‰é”®
// ==========================================
set_property IOSTANDARD LVCMOS18 [get_ports swb[*]]

set_property PACKAGE_PIN R4 [get_ports {swb[0]}]
set_property PACKAGE_PIN AA4 [get_ports {swb[1]}]
set_property PACKAGE_PIN AB6 [get_ports {swb[2]}]
set_property PACKAGE_PIN T5 [get_ports {swb[3]}]
set_property PACKAGE_PIN V8 [get_ports {swb[4]}]
set_property PACKAGE_PIN AA8 [get_ports {swb[5]}]
set_property PACKAGE_PIN V9 [get_ports {swb[6]}]
set_property PACKAGE_PIN Y9 [get_ports {swb[7]}]

// ==========================================
// 32ä¸ªLEDæ˜¾ç¤ºç¯
// ==========================================
set_property IOSTANDARD LVCMOS18 [get_ports led[*]]

set_property PACKAGE_PIN R1 [get_ports {led[31]}]
set_property PACKAGE_PIN P2 [get_ports {led[30]}]
set_property PACKAGE_PIN P1 [get_ports {led[29]}]
set_property PACKAGE_PIN N2 [get_ports {led[28]}]
set_property PACKAGE_PIN M1 [get_ports {led[27]}]
set_property PACKAGE_PIN M2 [get_ports {led[26]}]
set_property PACKAGE_PIN L1 [get_ports {led[25]}]
set_property PACKAGE_PIN J2 [get_ports {led[24]}]
set_property PACKAGE_PIN G1 [get_ports {led[23]}]
set_property PACKAGE_PIN E1 [get_ports {led[22]}]
set_property PACKAGE_PIN D2 [get_ports {led[21]}]
set_property PACKAGE_PIN A1 [get_ports {led[20]}]
set_property PACKAGE_PIN L3 [get_ports {led[19]}]
set_property PACKAGE_PIN G3 [get_ports {led[18]}]
set_property PACKAGE_PIN K4 [get_ports {led[17]}]
set_property PACKAGE_PIN G4 [get_ports {led[16]}]
set_property PACKAGE_PIN K1 [get_ports {led[15]}]
set_property PACKAGE_PIN J1 [get_ports {led[14]}]
set_property PACKAGE_PIN H2 [get_ports {led[13]}]
set_property PACKAGE_PIN G2 [get_ports {led[12]}]
set_property PACKAGE_PIN F1 [get_ports {led[11]}]
set_property PACKAGE_PIN E2 [get_ports {led[10]}]
set_property PACKAGE_PIN D1 [get_ports {led[9]}]
set_property PACKAGE_PIN B1 [get_ports {led[8]}]
set_property PACKAGE_PIN B2 [get_ports {led[7]}]
set_property PACKAGE_PIN N3 [get_ports {led[6]}]
set_property PACKAGE_PIN M3 [get_ports {led[5]}]
set_property PACKAGE_PIN K3 [get_ports {led[4]}]
set_property PACKAGE_PIN H3 [get_ports {led[3]}]
set_property PACKAGE_PIN N4 [get_ports {led[2]}]
set_property PACKAGE_PIN L4 [get_ports {led[1]}]
set_property PACKAGE_PIN J4 [get_ports {led[0]}]

// ==========================================
// 8ä½æ•°ç ç®¡
// ==========================================
set_property IOSTANDARD LVCMOS18 [get_ports seg[*]]
set_property IOSTANDARD LVCMOS18 [get_ports which[*]]
set_property IOSTANDARD LVCMOS18 [get_ports enable]

// æ®µé€‰ä¿¡å· (CA-CG, DP)
set_property PACKAGE_PIN H19 [get_ports {seg[7]}]
set_property PACKAGE_PIN G20 [get_ports {seg[6]}]
set_property PACKAGE_PIN J22 [get_ports {seg[5]}]
set_property PACKAGE_PIN K22 [get_ports {seg[4]}]
set_property PACKAGE_PIN K21 [get_ports {seg[3]}]
set_property PACKAGE_PIN H20 [get_ports {seg[2]}]
set_property PACKAGE_PIN H22 [get_ports {seg[1]}]
set_property PACKAGE_PIN J21 [get_ports {seg[0]}]

// ä½é€‰ä¿¡å· (3:8è¯‘ç å™¨è¾“å…¥)
set_property PACKAGE_PIN N22 [get_ports {which[0]}]
set_property PACKAGE_PIN M21 [get_ports {which[1]}]
set_property PACKAGE_PIN M22 [get_ports {which[2]}]

// è¯‘ç å™¨ä½¿èƒ½
set_property PACKAGE_PIN L21 [get_ports enable]

// ==========================================
// æ—¶é’Ÿçº¦æŸï¼ˆå…è®¸éä¸“ç”¨æ—¶é’Ÿè·¯ç”±ï¼‰
// ==========================================
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets sys_clk_IBUF]
"""
  }
}

// ==========================================
// ç”Ÿæˆ Verilog
// ==========================================
object BoardGen extends App {
  // ç”Ÿæˆä¸Šæ¿ç‰ˆæœ¬ï¼ˆæ…¢æ—¶é’Ÿï¼‰
  emitVerilog(new BoardTop(sim = false), Array("--target-dir", "generated_board"))
  
  // ç”Ÿæˆçº¦æŸæ–‡ä»¶
  import java.io._
  val writer = new PrintWriter(new File("generated_board/BoardTop.xdc"))
  writer.write(BoardTopConstraints.generate())
  writer.close()
  
  println("âœ… æ¿çº§é¡¶å±‚æ¨¡å—å’Œçº¦æŸæ–‡ä»¶ç”Ÿæˆå®Œæˆï¼")
  println("ğŸ“ è¾“å‡ºç›®å½•: generated_board/")
  println("ğŸ“„ Verilog: BoardTop.v")
  println("ğŸ“„ çº¦æŸæ–‡ä»¶: BoardTop.xdc")
}

object BoardSimGen extends App {
  // ç”Ÿæˆä»¿çœŸç‰ˆæœ¬ï¼ˆå¿«æ—¶é’Ÿï¼‰
  emitVerilog(new BoardTop(sim = true), Array("--target-dir", "generated"))
  println("âœ… ä»¿çœŸç‰ˆæœ¬ç”Ÿæˆå®Œæˆï¼")
  println("ğŸ“ è¾“å‡ºç›®å½•: generated_sim/")
}