import Mathlib.Tactic
import Mathlib.Analysis.Calculus.FDeriv.Add
import Mathlib.Algebra.Module.Basic
import Aesop
import Mathlib.Algebra.Group.Basic
import Mathlib.Algebra.Group.Defs

import Mathlib.Data.Real.Basic
import Mathlib.Data.Fin.VecNotation


-- Definition 1.32 Subspace
-- The definition in mathlib is `Submodule R M`
#check Submodule

-- Example 1.33 {(x‚ÇÅ,x‚ÇÇ,0): x‚ÇÅ, x‚ÇÇ ‚àà ùîΩ} is a subspace of ùîΩ¬≥
def subspace_ex1_33 : Submodule ‚Ñù (Fin 3 ‚Üí ‚Ñù) where
  carrier := { ![x‚ÇÅ, x‚ÇÇ, (0 : ‚Ñù)] | (x‚ÇÅ : ‚Ñù) (x‚ÇÇ : ‚Ñù)}
  zero_mem' := by simp
  add_mem' := by aesop?
  smul_mem' := by aesop?

-- 1.34 Conditions for a subspace
-- The three conditions are corresponding to `zero_mem`, `add_mem` and `smul_mem` in `Submodule`
#check Submodule.zero_mem
#check Submodule.add_mem
#check Submodule.smul_mem


-- 1.35 example in `exercise_1C.lean`

-- 1.36 Definition: sum of subspaces
-- The standard notation in mathlib is `U ‚äî V` (or `U + V` in Pointwise)
-- Of course we can prove the following
section
variable (F M : Type*)
variable [Semiring F] [AddCommMonoid M] [Module F M]

example {U V : Submodule F M} : (U + V).carrier = { x | ‚àÉ a ‚àà U, ‚àÉ b ‚àà V, a + b = x} := by
  simp
  ext x; simp [Set.mem_add]
  constructor <;> intro h
  ¬∑ sorry
  ¬∑ aesop

end

-- 1.37 example
open Pointwise
def subspace_ex1_37_U : Submodule ‚Ñù (Fin 3 ‚Üí ‚Ñù) where
  carrier :=  { ![x‚ÇÅ, 0, 0] | (x‚ÇÅ: ‚Ñù)}
  zero_mem' := by simp
  add_mem' := by simp; intro _ _ x c y d; use (x + y); rw [‚Üêc, ‚Üêd]; ext z; simp; fin_cases z <;> simp
  smul_mem' := by simp

def subsdpace_ex1_37_V : Submodule ‚Ñù (Fin 3 ‚Üí ‚Ñù) where
  carrier := { ![0, x‚ÇÇ, 0] |  (x‚ÇÇ : ‚Ñù)}
  zero_mem' := by simp
  smul_mem' := by simp
  add_mem' := by simp; intro _ _ x c y d; use (x + y); rw [‚Üêc, ‚Üêd]; ext z; simp; fin_cases z <;> simp

theorem ex1_37: subspace_ex1_37_U.carrier + subsdpace_ex1_37_V.carrier = { ![x‚ÇÅ, x‚ÇÇ, 0] | (x‚ÇÅ: ‚Ñù) (x‚ÇÇ: ‚Ñù)} := by
  dsimp [subspace_ex1_37_U, subsdpace_ex1_37_V]
  ext x ; simp [Set.mem_add]

#synth Module ‚Ñù (subspace_ex1_37_U + subsdpace_ex1_37_V)

-- 1.38 example
def subspace_ex1_38_U : Submodule ‚Ñù (Fin 4 ‚Üí ‚Ñù) where
  carrier := { ![x, x, y, y] | (x : ‚Ñù) (y : ‚Ñù)}
  add_mem' := by aesop
  zero_mem' := by aesop
  smul_mem' := by aesop

def subspace_ex1_38_W : Submodule ‚Ñù (Fin 4 ‚Üí ‚Ñù) where
  carrier := { ![x, x, x, y] | (x : ‚Ñù) (y : ‚Ñù)}
  add_mem' := by aesop
  zero_mem' := by aesop
  smul_mem' := by aesop

theorem ex1_38: subspace_ex1_38_U.carrier + subspace_ex1_38_W.carrier = { ![x, x, y, z] | (x : ‚Ñù) (y: ‚Ñù) (z : ‚Ñù)} := by
  dsimp [subspace_ex1_38_U, subspace_ex1_38_W]
  ext X; simp [Set.mem_add];
  constructor <;> intro h
  ¬∑ aesop
  ¬∑ rcases h with ‚ü®x, y, z, hx, hy, hz‚ü©
    use x - y, 0, y, z
    aesop

#synth Module ‚Ñù (subspace_ex1_38_U + subspace_ex1_38_W)

-- 1.39 Sum of subspaces is the smallest containing subspace
section
variable (F M : Type*)
variable [Semiring F] [AddCommMonoid M] [Module F M]

-- basically we use `sup_le_iff` to prove it.
#check sup_le_iff

example {U V : Submodule F M} : ‚àÄ W, U ‚â§ W ‚àß V ‚â§ W ‚Üí U + V ‚â§ W := by
  intro W ‚ü®hU, hV‚ü©
  simp_all only [Submodule.add_eq_sup, sup_le_iff, and_self]

end

-- 1.40 Definition: direct sum
-- NOTICE: `‚àÉ! u ‚àà U, ‚àÉ! v ‚àà V, u + v = 0` is not equivalent to `‚àÉ! uv : M √ó M, uv.1 ‚àà U ‚àß uv.2 ‚àà V ‚Üí uv.1 + uv.2 = 0`
section
variable (F M : Type*)
variable [Ring F] [AddCommGroup M] [Module F M]
def isDirectSum {F M : Type*} [Semiring F] [AddCommMonoid M] [Module F M] (U V : Submodule F M) : Prop :=
    ‚àÄ x ‚àà U + V, ‚àÉ! uv : M √ó M , uv.1 ‚àà U ‚àß uv.2 ‚àà V ‚àß uv.1 + uv.2 = x
    -- ‚àÄ x ‚àà U + V, ‚àÉ! uv : M √ó M , uv.1 ‚àà U ‚àß uv.2 ‚àà V ‚Üí uv.1 + uv.2 = x

-- Given 1.45, for simpilation, we will use `Disjoint U V` to ensure `U + V` is a direct sum in the following codes instead of `isDirectSum U V`.

-- 1.41 example: {![x, y, 0]} ‚®Å {![0, 0, z]} = F¬≥
def ex1_41_U: Submodule F (Fin 3 ‚Üí F) where
  carrier := { ![x, y, 0] | (x: F) (y: F) }
  add_mem' := by aesop
  smul_mem' := by aesop
  zero_mem' := by simp

def ex1_41_V: Submodule F (Fin 3 ‚Üí F) where
  carrier := { ![0, 0, z] | (z: F)}
  add_mem' := by aesop
  smul_mem' := by aesop
  zero_mem' := by simp

example : IsCompl ex1_41_U ex1_41_V := by sorry


-- 1.42 TODO: example


-- 1.43 TODO: example


-- 1.44 Condition for a direct sum

theorem isDirectSum_iff_zero_unique (U V : Submodule F M) :
    isDirectSum U V ‚Üî ‚àÄ u ‚àà U, ‚àÄ v ‚àà V, u + v = 0 ‚Üí u = 0 ‚àß v = 0 := by
      unfold isDirectSum; constructor <;> intro h
      ¬∑ rintro u hu v hv uv_zero
        let zero : M √ó M := (0, 0)
        have h : _ := h 0 (by aesop)
        have h‚ÇÅ : zero.1 ‚àà U ‚àß zero.2 ‚àà V ‚àß zero.1 + zero.2 = 0 := by aesop
        have h‚ÇÇ : (u, v).1 ‚àà U ‚àß (u, v).2 ‚àà V ‚àß (u, v).1 + (u, v).2 = 0 := by aesop
        have : _ := ExistsUnique.unique h h‚ÇÅ h‚ÇÇ
        have : _ := Prod.ext_iff.mp this
        simp at this
        aesop
      ¬∑ rintro x hx
        apply exists_unique_of_exists_of_unique
        ¬∑ have : _ := Submodule.mem_sup.mp hx
          aesop
        ¬∑ intro y‚ÇÅ y‚ÇÇ _ _
          have : (y‚ÇÅ.1 - y‚ÇÇ.1) + (y‚ÇÅ.2 - y‚ÇÇ.2) = 0 := by
            have : y‚ÇÅ.1 + y‚ÇÅ.2 = y‚ÇÇ.1 + y‚ÇÇ.2 := by aesop
            rw [‚Üêadd_sub_assoc, add_comm_sub, ‚Üêadd_sub_assoc, this]
            simp
          have : y‚ÇÅ.1 - y‚ÇÇ.1 = 0 ‚àß y‚ÇÅ.2 - y‚ÇÇ.2 = 0 := h _ (by aesop) _ (by aesop) this
          apply Prod.ext
          ¬∑ apply sub_eq_zero.mp this.1
          ¬∑ apply sub_eq_zero.mp this.2


-- 1.45 Direct sum of two subspaces
-- Suppose U and W are subspaces of V. Then U + W is a direct sum if and only if U ‚à© W = {0}.
theorem isDirectSum_iff_inter_eq_zero (U V : Submodule F M) :
    isDirectSum U V ‚Üî Disjoint U V := by
    apply Iff.trans (isDirectSum_iff_zero_unique _ _ U V)
    rw [disjoint_iff]
    constructor
    ¬∑ intro h
      ext x
      constructor <;> intro h'
      ¬∑ have : _ := h x (by aesop) (-x) (by aesop) (by aesop)
        aesop
      ¬∑ aesop
    ¬∑ intro h u hu v _ huv
      have h' : u = -v := eq_neg_of_add_eq_zero_left huv
      have : u ‚àà U ‚äì V := Submodule.mem_inf.mpr ‚ü®hu, (by aesop)‚ü©
      aesop
