
EvalKit_PM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011298  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e8  08011478  08011478  00012478  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b60  08011b60  000133fc  2**0
                  CONTENTS
  4 .ARM          00000008  08011b60  08011b60  00012b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011b68  08011b68  000133fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011b68  08011b68  00012b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011b6c  08011b6c  00012b6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003fc  20000000  08011b70  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000064ac  200003fc  08011f6c  000133fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200068a8  08011f6c  000138a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000133fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019cdc  00000000  00000000  0001342c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002db4  00000000  00000000  0002d108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015c8  00000000  00000000  0002fec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010fe  00000000  00000000  00031488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023e20  00000000  00000000  00032586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001882e  00000000  00000000  000563a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3ae8  00000000  00000000  0006ebd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001626bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000764c  00000000  00000000  00162700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00169d4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200003fc 	.word	0x200003fc
 80001fc:	00000000 	.word	0x00000000
 8000200:	08011460 	.word	0x08011460

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000400 	.word	0x20000400
 800021c:	08011460 	.word	0x08011460

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <DATA_LOG_4CH_FLOAT_config>:
								  //float *outputDataPointer5,
                                  int16_t sz,
                                  float tV,
								  int16_t pS
                                  )
{
 8001070:	b480      	push	{r7}
 8001072:	b087      	sub	sp, #28
 8001074:	af00      	add	r7, sp, #0
 8001076:	6178      	str	r0, [r7, #20]
 8001078:	6139      	str	r1, [r7, #16]
 800107a:	60fa      	str	r2, [r7, #12]
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	ed87 0a01 	vstr	s0, [r7, #4]
    d->inputDataPointer1 = inputDataPointer1;
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	693a      	ldr	r2, [r7, #16]
 8001086:	601a      	str	r2, [r3, #0]
    d->inputDataPointer2 = inputDataPointer2;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	68fa      	ldr	r2, [r7, #12]
 800108c:	605a      	str	r2, [r3, #4]
    d->inputDataPointer3 = inputDataPointer3;
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	68ba      	ldr	r2, [r7, #8]
 8001092:	609a      	str	r2, [r3, #8]
    d->inputDataPointer4 = inputDataPointer4;
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	6a3a      	ldr	r2, [r7, #32]
 8001098:	60da      	str	r2, [r3, #12]
    //d->inputDataPointer5 = inputDataPointer5;
    d->outputDataPointer1 = outputDataPointer1;
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800109e:	611a      	str	r2, [r3, #16]
    d->outputDataPointer2 = outputDataPointer2;
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80010a4:	615a      	str	r2, [r3, #20]
    d->outputDataPointer3 = outputDataPointer3;
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80010aa:	619a      	str	r2, [r3, #24]
    d->outputDataPointer4 = outputDataPointer4;
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80010b0:	61da      	str	r2, [r3, #28]
    //d->outputDataPointer5 = outputDataPointer5;
    d->size = sz;
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80010b6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    d->triggerValue = tV;
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	625a      	str	r2, [r3, #36]	@ 0x24
    d->preScalar = pS;
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80010c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    d->status = 0;
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	2200      	movs	r2, #0
 80010c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    d->skipCount = 0;
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	2200      	movs	r2, #0
 80010ce:	859a      	strh	r2, [r3, #44]	@ 0x2c
    d->count = 0;
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	2200      	movs	r2, #0
 80010d4:	861a      	strh	r2, [r3, #48]	@ 0x30
    d->previousValue = 0.0f;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	621a      	str	r2, [r3, #32]
}
 80010de:	bf00      	nop
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <DATA_LOG_4CH_INT_config>:
								  //int16_t *outputDataPointer5,
                                  int16_t sz,
								  int16_t tV,
								  int16_t pS
                                  )
{
 80010ea:	b480      	push	{r7}
 80010ec:	b085      	sub	sp, #20
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	603b      	str	r3, [r7, #0]
    d->inputDataPointer1 = inputDataPointer1;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	601a      	str	r2, [r3, #0]
    d->inputDataPointer2 = inputDataPointer2;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	687a      	ldr	r2, [r7, #4]
 8001102:	605a      	str	r2, [r3, #4]
    d->inputDataPointer3 = inputDataPointer3;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	683a      	ldr	r2, [r7, #0]
 8001108:	609a      	str	r2, [r3, #8]
    d->inputDataPointer4 = inputDataPointer4;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	60da      	str	r2, [r3, #12]
    //d->inputDataPointer5 = inputDataPointer5;
    d->outputDataPointer1 = outputDataPointer1;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	69fa      	ldr	r2, [r7, #28]
 8001114:	611a      	str	r2, [r3, #16]
    d->outputDataPointer2 = outputDataPointer2;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	6a3a      	ldr	r2, [r7, #32]
 800111a:	615a      	str	r2, [r3, #20]
    d->outputDataPointer3 = outputDataPointer3;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001120:	619a      	str	r2, [r3, #24]
    d->outputDataPointer4 = outputDataPointer4;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001126:	61da      	str	r2, [r3, #28]
    //d->outputDataPointer5 = outputDataPointer5;
    d->size = sz;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800112c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    d->triggerValue = tV;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001132:	845a      	strh	r2, [r3, #34]	@ 0x22
    d->preScalar = pS;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001138:	84da      	strh	r2, [r3, #38]	@ 0x26
    d->status = 0;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	2200      	movs	r2, #0
 800113e:	849a      	strh	r2, [r3, #36]	@ 0x24
    d->skipCount = 0;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2200      	movs	r2, #0
 8001144:	851a      	strh	r2, [r3, #40]	@ 0x28
    d->count = 0;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2200      	movs	r2, #0
 800114a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    d->previousValue = 0;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	2200      	movs	r2, #0
 8001150:	841a      	strh	r2, [r3, #32]
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115c:	4770      	bx	lr

0800115e <DATA_LOG_4CH_FLOAT_run>:


static inline void DATA_LOG_4CH_FLOAT_run(DATA_LOG_4CH_FLOAT *d)
{
 800115e:	b480      	push	{r7}
 8001160:	b083      	sub	sp, #12
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
	switch(d->status)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800116a:	b21b      	sxth	r3, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d022      	beq.n	80011b6 <DATA_LOG_4CH_FLOAT_run+0x58>
 8001170:	2b02      	cmp	r3, #2
 8001172:	dc7b      	bgt.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
 8001174:	2b00      	cmp	r3, #0
 8001176:	d076      	beq.n	8001266 <DATA_LOG_4CH_FLOAT_run+0x108>
 8001178:	2b01      	cmp	r3, #1
 800117a:	d177      	bne.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
			break;
        //
        // wait for trigger
        //
        case 1:
            if(*d->inputDataPointer1>d->triggerValue && d->previousValue<d->triggerValue)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	ed93 7a00 	vldr	s14, [r3]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800118a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001192:	dc00      	bgt.n	8001196 <DATA_LOG_4CH_FLOAT_run+0x38>
                //
                // rising edge detected start logging data
                //
                d->status=2;
            }
            break;
 8001194:	e06a      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
            if(*d->inputDataPointer1>d->triggerValue && d->previousValue<d->triggerValue)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	ed93 7a08 	vldr	s14, [r3, #32]
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80011a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011aa:	d400      	bmi.n	80011ae <DATA_LOG_4CH_FLOAT_run+0x50>
            break;
 80011ac:	e05e      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
                d->status=2;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	2202      	movs	r2, #2
 80011b2:	851a      	strh	r2, [r3, #40]	@ 0x28
            break;
 80011b4:	e05a      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
        case 2:
            d->skipCount++;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	b29b      	uxth	r3, r3
 80011be:	3301      	adds	r3, #1
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	b21a      	sxth	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	859a      	strh	r2, [r3, #44]	@ 0x2c
            if(d->skipCount==d->preScalar)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80011cc:	b21a      	sxth	r2, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80011d2:	b21b      	sxth	r3, r3
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d148      	bne.n	800126a <DATA_LOG_4CH_FLOAT_run+0x10c>
            {
                d->skipCount=0;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2200      	movs	r2, #0
 80011dc:	859a      	strh	r2, [r3, #44]	@ 0x2c
                d->outputDataPointer1[d->count]=*d->inputDataPointer1;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6919      	ldr	r1, [r3, #16]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80011ea:	b21b      	sxth	r3, r3
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	601a      	str	r2, [r3, #0]
                d->outputDataPointer2[d->count]=*d->inputDataPointer2;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6959      	ldr	r1, [r3, #20]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001200:	b21b      	sxth	r3, r3
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	440b      	add	r3, r1
 8001206:	6812      	ldr	r2, [r2, #0]
 8001208:	601a      	str	r2, [r3, #0]
                d->outputDataPointer3[d->count]=*d->inputDataPointer3;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689a      	ldr	r2, [r3, #8]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6999      	ldr	r1, [r3, #24]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001216:	b21b      	sxth	r3, r3
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	440b      	add	r3, r1
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	601a      	str	r2, [r3, #0]
                d->outputDataPointer4[d->count]=*d->inputDataPointer4;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	68da      	ldr	r2, [r3, #12]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69d9      	ldr	r1, [r3, #28]
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800122c:	b21b      	sxth	r3, r3
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	440b      	add	r3, r1
 8001232:	6812      	ldr	r2, [r2, #0]
 8001234:	601a      	str	r2, [r3, #0]
                //d->outputDataPointer5[d->count]=*d->inputDataPointer5;
                d->count++;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800123a:	b21b      	sxth	r3, r3
 800123c:	b29b      	uxth	r3, r3
 800123e:	3301      	adds	r3, #1
 8001240:	b29b      	uxth	r3, r3
 8001242:	b21a      	sxth	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	861a      	strh	r2, [r3, #48]	@ 0x30
                if(d->count==d->size)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800124c:	b21a      	sxth	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001252:	b21b      	sxth	r3, r3
 8001254:	429a      	cmp	r2, r3
 8001256:	d108      	bne.n	800126a <DATA_LOG_4CH_FLOAT_run+0x10c>
                {
                    d->count=0;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2200      	movs	r2, #0
 800125c:	861a      	strh	r2, [r3, #48]	@ 0x30
                    d->status=1;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2201      	movs	r2, #1
 8001262:	851a      	strh	r2, [r3, #40]	@ 0x28
                }
            }
            break;
 8001264:	e001      	b.n	800126a <DATA_LOG_4CH_FLOAT_run+0x10c>
			break;
 8001266:	bf00      	nop
 8001268:	e000      	b.n	800126c <DATA_LOG_4CH_FLOAT_run+0x10e>
            break;
 800126a:	bf00      	nop
	}
	d->previousValue=*d->inputDataPointer1;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	621a      	str	r2, [r3, #32]
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
 8001282:	0000      	movs	r0, r0
 8001284:	0000      	movs	r0, r0
	...

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	vhz1.VoltMax = 1.0;
 800128e:	4bae      	ldr	r3, [pc, #696]	@ (8001548 <main+0x2c0>)
 8001290:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001294:	615a      	str	r2, [r3, #20]
	vhz1.VoltMin = 0.01;
 8001296:	4bac      	ldr	r3, [pc, #688]	@ (8001548 <main+0x2c0>)
 8001298:	4aac      	ldr	r2, [pc, #688]	@ (800154c <main+0x2c4>)
 800129a:	619a      	str	r2, [r3, #24]
	vhz1.HighFreq = 0.9;
 800129c:	4baa      	ldr	r3, [pc, #680]	@ (8001548 <main+0x2c0>)
 800129e:	4aac      	ldr	r2, [pc, #688]	@ (8001550 <main+0x2c8>)
 80012a0:	60da      	str	r2, [r3, #12]
	vhz1.LowFreq = 0.05;
 80012a2:	4ba9      	ldr	r3, [pc, #676]	@ (8001548 <main+0x2c0>)
 80012a4:	4aab      	ldr	r2, [pc, #684]	@ (8001554 <main+0x2cc>)
 80012a6:	609a      	str	r2, [r3, #8]
	vhz1.FreqMax = 1.0;
 80012a8:	4ba7      	ldr	r3, [pc, #668]	@ (8001548 <main+0x2c0>)
 80012aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80012ae:	611a      	str	r2, [r3, #16]


	rc1.Tstep = T*rc1.RampDelayMax*F_rate_up;
 80012b0:	4ba9      	ldr	r3, [pc, #676]	@ (8001558 <main+0x2d0>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f94d 	bl	8000554 <__aeabi_ui2d>
 80012ba:	a39f      	add	r3, pc, #636	@ (adr r3, 8001538 <main+0x2b0>)
 80012bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012c0:	f7ff f9c2 	bl	8000648 <__aeabi_dmul>
 80012c4:	4602      	mov	r2, r0
 80012c6:	460b      	mov	r3, r1
 80012c8:	4614      	mov	r4, r2
 80012ca:	461d      	mov	r5, r3
 80012cc:	4ba3      	ldr	r3, [pc, #652]	@ (800155c <main+0x2d4>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f961 	bl	8000598 <__aeabi_f2d>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4620      	mov	r0, r4
 80012dc:	4629      	mov	r1, r5
 80012de:	f7ff f9b3 	bl	8000648 <__aeabi_dmul>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff fca5 	bl	8000c38 <__aeabi_d2f>
 80012ee:	4603      	mov	r3, r0
 80012f0:	4a99      	ldr	r2, [pc, #612]	@ (8001558 <main+0x2d0>)
 80012f2:	6213      	str	r3, [r2, #32]
	rg1.StepAngleMax = FBASE*T;
 80012f4:	4b9a      	ldr	r3, [pc, #616]	@ (8001560 <main+0x2d8>)
 80012f6:	4a9b      	ldr	r2, [pc, #620]	@ (8001564 <main+0x2dc>)
 80012f8:	605a      	str	r2, [r3, #4]

// Initialize motor parameters for flux observer
	flux_const1.Rs = RS;
 80012fa:	4b9b      	ldr	r3, [pc, #620]	@ (8001568 <main+0x2e0>)
 80012fc:	4a9b      	ldr	r2, [pc, #620]	@ (800156c <main+0x2e4>)
 80012fe:	601a      	str	r2, [r3, #0]
	flux_const1.Rr = RR;
 8001300:	4b99      	ldr	r3, [pc, #612]	@ (8001568 <main+0x2e0>)
 8001302:	4a9b      	ldr	r2, [pc, #620]	@ (8001570 <main+0x2e8>)
 8001304:	605a      	str	r2, [r3, #4]
	flux_const1.Ls = LS;
 8001306:	4b98      	ldr	r3, [pc, #608]	@ (8001568 <main+0x2e0>)
 8001308:	4a9a      	ldr	r2, [pc, #616]	@ (8001574 <main+0x2ec>)
 800130a:	609a      	str	r2, [r3, #8]
	flux_const1.Lr = LR;
 800130c:	4b96      	ldr	r3, [pc, #600]	@ (8001568 <main+0x2e0>)
 800130e:	4a99      	ldr	r2, [pc, #612]	@ (8001574 <main+0x2ec>)
 8001310:	60da      	str	r2, [r3, #12]
	flux_const1.Lm = LM;
 8001312:	4b95      	ldr	r3, [pc, #596]	@ (8001568 <main+0x2e0>)
 8001314:	4a98      	ldr	r2, [pc, #608]	@ (8001578 <main+0x2f0>)
 8001316:	611a      	str	r2, [r3, #16]
	flux_const1.Vb = VBASE;
 8001318:	4b93      	ldr	r3, [pc, #588]	@ (8001568 <main+0x2e0>)
 800131a:	4a98      	ldr	r2, [pc, #608]	@ (800157c <main+0x2f4>)
 800131c:	619a      	str	r2, [r3, #24]
	flux_const1.Ib = IBASE;
 800131e:	4b92      	ldr	r3, [pc, #584]	@ (8001568 <main+0x2e0>)
 8001320:	4a92      	ldr	r2, [pc, #584]	@ (800156c <main+0x2e4>)
 8001322:	615a      	str	r2, [r3, #20]
	flux_const1.Ts = T;
 8001324:	4b90      	ldr	r3, [pc, #576]	@ (8001568 <main+0x2e0>)
 8001326:	4a96      	ldr	r2, [pc, #600]	@ (8001580 <main+0x2f8>)
 8001328:	61da      	str	r2, [r3, #28]
	FLUXOBS_CONST_MACRO(flux_const1)
 800132a:	4b8f      	ldr	r3, [pc, #572]	@ (8001568 <main+0x2e0>)
 800132c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001330:	4b8d      	ldr	r3, [pc, #564]	@ (8001568 <main+0x2e0>)
 8001332:	ed93 7a01 	vldr	s14, [r3, #4]
 8001336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800133a:	4b8b      	ldr	r3, [pc, #556]	@ (8001568 <main+0x2e0>)
 800133c:	edc3 7a08 	vstr	s15, [r3, #32]
 8001340:	4b89      	ldr	r3, [pc, #548]	@ (8001568 <main+0x2e0>)
 8001342:	edd3 6a08 	vldr	s13, [r3, #32]
 8001346:	4b88      	ldr	r3, [pc, #544]	@ (8001568 <main+0x2e0>)
 8001348:	ed93 7a08 	vldr	s14, [r3, #32]
 800134c:	4b86      	ldr	r3, [pc, #536]	@ (8001568 <main+0x2e0>)
 800134e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001352:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001356:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800135a:	4b83      	ldr	r3, [pc, #524]	@ (8001568 <main+0x2e0>)
 800135c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 8001360:	4b81      	ldr	r3, [pc, #516]	@ (8001568 <main+0x2e0>)
 8001362:	edd3 6a07 	vldr	s13, [r3, #28]
 8001366:	4b80      	ldr	r3, [pc, #512]	@ (8001568 <main+0x2e0>)
 8001368:	ed93 7a08 	vldr	s14, [r3, #32]
 800136c:	4b7e      	ldr	r3, [pc, #504]	@ (8001568 <main+0x2e0>)
 800136e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001372:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001376:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800137a:	4b7b      	ldr	r3, [pc, #492]	@ (8001568 <main+0x2e0>)
 800137c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001380:	4b79      	ldr	r3, [pc, #484]	@ (8001568 <main+0x2e0>)
 8001382:	edd3 6a04 	vldr	s13, [r3, #16]
 8001386:	4b78      	ldr	r3, [pc, #480]	@ (8001568 <main+0x2e0>)
 8001388:	ed93 7a03 	vldr	s14, [r3, #12]
 800138c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001390:	4b75      	ldr	r3, [pc, #468]	@ (8001568 <main+0x2e0>)
 8001392:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8001396:	4b74      	ldr	r3, [pc, #464]	@ (8001568 <main+0x2e0>)
 8001398:	ed93 7a02 	vldr	s14, [r3, #8]
 800139c:	4b72      	ldr	r3, [pc, #456]	@ (8001568 <main+0x2e0>)
 800139e:	edd3 7a03 	vldr	s15, [r3, #12]
 80013a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a6:	4b70      	ldr	r3, [pc, #448]	@ (8001568 <main+0x2e0>)
 80013a8:	edd3 6a04 	vldr	s13, [r3, #16]
 80013ac:	4b6e      	ldr	r3, [pc, #440]	@ (8001568 <main+0x2e0>)
 80013ae:	edd3 7a04 	vldr	s15, [r3, #16]
 80013b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013ba:	4b6b      	ldr	r3, [pc, #428]	@ (8001568 <main+0x2e0>)
 80013bc:	ed93 7a03 	vldr	s14, [r3, #12]
 80013c0:	4b69      	ldr	r3, [pc, #420]	@ (8001568 <main+0x2e0>)
 80013c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80013c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ce:	4b66      	ldr	r3, [pc, #408]	@ (8001568 <main+0x2e0>)
 80013d0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 80013d4:	4b64      	ldr	r3, [pc, #400]	@ (8001568 <main+0x2e0>)
 80013d6:	ed93 7a05 	vldr	s14, [r3, #20]
 80013da:	4b63      	ldr	r3, [pc, #396]	@ (8001568 <main+0x2e0>)
 80013dc:	edd3 7a00 	vldr	s15, [r3]
 80013e0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80013e4:	4b60      	ldr	r3, [pc, #384]	@ (8001568 <main+0x2e0>)
 80013e6:	ed93 7a06 	vldr	s14, [r3, #24]
 80013ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001568 <main+0x2e0>)
 80013f0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
 80013f4:	4b5c      	ldr	r3, [pc, #368]	@ (8001568 <main+0x2e0>)
 80013f6:	ed93 7a06 	vldr	s14, [r3, #24]
 80013fa:	4b5b      	ldr	r3, [pc, #364]	@ (8001568 <main+0x2e0>)
 80013fc:	edd3 7a07 	vldr	s15, [r3, #28]
 8001400:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001404:	4b58      	ldr	r3, [pc, #352]	@ (8001568 <main+0x2e0>)
 8001406:	ed93 7a04 	vldr	s14, [r3, #16]
 800140a:	4b57      	ldr	r3, [pc, #348]	@ (8001568 <main+0x2e0>)
 800140c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001410:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001414:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001418:	4b53      	ldr	r3, [pc, #332]	@ (8001568 <main+0x2e0>)
 800141a:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
 800141e:	4b52      	ldr	r3, [pc, #328]	@ (8001568 <main+0x2e0>)
 8001420:	edd3 6a03 	vldr	s13, [r3, #12]
 8001424:	4b50      	ldr	r3, [pc, #320]	@ (8001568 <main+0x2e0>)
 8001426:	ed93 7a04 	vldr	s14, [r3, #16]
 800142a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800142e:	4b4e      	ldr	r3, [pc, #312]	@ (8001568 <main+0x2e0>)
 8001430:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8001434:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <main+0x2e0>)
 8001436:	ed93 7a02 	vldr	s14, [r3, #8]
 800143a:	4b4b      	ldr	r3, [pc, #300]	@ (8001568 <main+0x2e0>)
 800143c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001444:	4b48      	ldr	r3, [pc, #288]	@ (8001568 <main+0x2e0>)
 8001446:	edd3 6a04 	vldr	s13, [r3, #16]
 800144a:	4b47      	ldr	r3, [pc, #284]	@ (8001568 <main+0x2e0>)
 800144c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001450:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001454:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001458:	4b43      	ldr	r3, [pc, #268]	@ (8001568 <main+0x2e0>)
 800145a:	ed93 7a04 	vldr	s14, [r3, #16]
 800145e:	4b42      	ldr	r3, [pc, #264]	@ (8001568 <main+0x2e0>)
 8001460:	edd3 7a04 	vldr	s15, [r3, #16]
 8001464:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001468:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800146c:	4b3e      	ldr	r3, [pc, #248]	@ (8001568 <main+0x2e0>)
 800146e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

// 	Initialize constants for flux observer
	flux1.K1 = flux_const1.K1;
 8001472:	4b3d      	ldr	r3, [pc, #244]	@ (8001568 <main+0x2e0>)
 8001474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001476:	4a43      	ldr	r2, [pc, #268]	@ (8001584 <main+0x2fc>)
 8001478:	6113      	str	r3, [r2, #16]
	flux1.K2 = flux_const1.K2;
 800147a:	4b3b      	ldr	r3, [pc, #236]	@ (8001568 <main+0x2e0>)
 800147c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800147e:	4a41      	ldr	r2, [pc, #260]	@ (8001584 <main+0x2fc>)
 8001480:	6193      	str	r3, [r2, #24]
	flux1.K3 = flux_const1.K3;
 8001482:	4b39      	ldr	r3, [pc, #228]	@ (8001568 <main+0x2e0>)
 8001484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001486:	4a3f      	ldr	r2, [pc, #252]	@ (8001584 <main+0x2fc>)
 8001488:	6253      	str	r3, [r2, #36]	@ 0x24
	flux1.K4 = flux_const1.K4;
 800148a:	4b37      	ldr	r3, [pc, #220]	@ (8001568 <main+0x2e0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	4a3d      	ldr	r2, [pc, #244]	@ (8001584 <main+0x2fc>)
 8001490:	6293      	str	r3, [r2, #40]	@ 0x28
	flux1.K5 = flux_const1.K5;
 8001492:	4b35      	ldr	r3, [pc, #212]	@ (8001568 <main+0x2e0>)
 8001494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001496:	4a3b      	ldr	r2, [pc, #236]	@ (8001584 <main+0x2fc>)
 8001498:	6613      	str	r3, [r2, #96]	@ 0x60
	flux1.K6 = flux_const1.K6;
 800149a:	4b33      	ldr	r3, [pc, #204]	@ (8001568 <main+0x2e0>)
 800149c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800149e:	4a39      	ldr	r2, [pc, #228]	@ (8001584 <main+0x2fc>)
 80014a0:	6653      	str	r3, [r2, #100]	@ 0x64
	flux1.K7 = flux_const1.K7;
 80014a2:	4b31      	ldr	r3, [pc, #196]	@ (8001568 <main+0x2e0>)
 80014a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014a6:	4a37      	ldr	r2, [pc, #220]	@ (8001584 <main+0x2fc>)
 80014a8:	6753      	str	r3, [r2, #116]	@ 0x74
	flux1.K8 = flux_const1.K8;
 80014aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001568 <main+0x2e0>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	4a35      	ldr	r2, [pc, #212]	@ (8001584 <main+0x2fc>)
 80014b0:	6713      	str	r3, [r2, #112]	@ 0x70
	flux1.Kp = 0.05;
 80014b2:	4b34      	ldr	r3, [pc, #208]	@ (8001584 <main+0x2fc>)
 80014b4:	4a27      	ldr	r2, [pc, #156]	@ (8001554 <main+0x2cc>)
 80014b6:	639a      	str	r2, [r3, #56]	@ 0x38
	flux1.Ki = 0.1;
 80014b8:	4b32      	ldr	r3, [pc, #200]	@ (8001584 <main+0x2fc>)
 80014ba:	4a33      	ldr	r2, [pc, #204]	@ (8001588 <main+0x300>)
 80014bc:	649a      	str	r2, [r3, #72]	@ 0x48

	// 	Initialize constants for speed estimation

	speed_const1.Rr = RR;
 80014be:	4b33      	ldr	r3, [pc, #204]	@ (800158c <main+0x304>)
 80014c0:	4a2b      	ldr	r2, [pc, #172]	@ (8001570 <main+0x2e8>)
 80014c2:	601a      	str	r2, [r3, #0]
	speed_const1.Lr = LR;
 80014c4:	4b31      	ldr	r3, [pc, #196]	@ (800158c <main+0x304>)
 80014c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001574 <main+0x2ec>)
 80014c8:	605a      	str	r2, [r3, #4]
	speed_const1.fb = FBASE;
 80014ca:	4b30      	ldr	r3, [pc, #192]	@ (800158c <main+0x304>)
 80014cc:	4a30      	ldr	r2, [pc, #192]	@ (8001590 <main+0x308>)
 80014ce:	60da      	str	r2, [r3, #12]
	speed_const1.fc = 0.5;
 80014d0:	4b2e      	ldr	r3, [pc, #184]	@ (800158c <main+0x304>)
 80014d2:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80014d6:	615a      	str	r2, [r3, #20]
	speed_const1.Ts = T;
 80014d8:	4b2c      	ldr	r3, [pc, #176]	@ (800158c <main+0x304>)
 80014da:	4a29      	ldr	r2, [pc, #164]	@ (8001580 <main+0x2f8>)
 80014dc:	61da      	str	r2, [r3, #28]
	SPEED_CONST_MACRO(speed_const1)
 80014de:	4b2b      	ldr	r3, [pc, #172]	@ (800158c <main+0x304>)
 80014e0:	edd3 6a01 	vldr	s13, [r3, #4]
 80014e4:	4b29      	ldr	r3, [pc, #164]	@ (800158c <main+0x304>)
 80014e6:	ed93 7a00 	vldr	s14, [r3]
 80014ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ee:	4b27      	ldr	r3, [pc, #156]	@ (800158c <main+0x304>)
 80014f0:	edc3 7a02 	vstr	s15, [r3, #8]
 80014f4:	4b25      	ldr	r3, [pc, #148]	@ (800158c <main+0x304>)
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff f84d 	bl	8000598 <__aeabi_f2d>
 80014fe:	a310      	add	r3, pc, #64	@ (adr r3, 8001540 <main+0x2b8>)
 8001500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001504:	f7ff f8a0 	bl	8000648 <__aeabi_dmul>
 8001508:	4602      	mov	r2, r0
 800150a:	460b      	mov	r3, r1
 800150c:	f04f 0000 	mov.w	r0, #0
 8001510:	4920      	ldr	r1, [pc, #128]	@ (8001594 <main+0x30c>)
 8001512:	f7ff f9c3 	bl	800089c <__aeabi_ddiv>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4610      	mov	r0, r2
 800151c:	4619      	mov	r1, r3
 800151e:	f7ff fb8b 	bl	8000c38 <__aeabi_d2f>
 8001522:	4603      	mov	r3, r0
 8001524:	4a19      	ldr	r2, [pc, #100]	@ (800158c <main+0x304>)
 8001526:	6193      	str	r3, [r2, #24]
 8001528:	4b18      	ldr	r3, [pc, #96]	@ (800158c <main+0x304>)
 800152a:	68db      	ldr	r3, [r3, #12]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff f833 	bl	8000598 <__aeabi_f2d>
 8001532:	e031      	b.n	8001598 <main+0x310>
 8001534:	f3af 8000 	nop.w
 8001538:	d2f1a9fc 	.word	0xd2f1a9fc
 800153c:	3f30624d 	.word	0x3f30624d
 8001540:	54442d11 	.word	0x54442d11
 8001544:	401921fb 	.word	0x401921fb
 8001548:	200065d8 	.word	0x200065d8
 800154c:	3c23d70a 	.word	0x3c23d70a
 8001550:	3f666666 	.word	0x3f666666
 8001554:	3d4ccccd 	.word	0x3d4ccccd
 8001558:	20000040 	.word	0x20000040
 800155c:	2000000c 	.word	0x2000000c
 8001560:	20000028 	.word	0x20000028
 8001564:	3c75c28f 	.word	0x3c75c28f
 8001568:	200066b4 	.word	0x200066b4
 800156c:	40200000 	.word	0x40200000
 8001570:	3fa7ae14 	.word	0x3fa7ae14
 8001574:	3e87ae14 	.word	0x3e87ae14
 8001578:	3e83126f 	.word	0x3e83126f
 800157c:	42c80000 	.word	0x42c80000
 8001580:	3983126f 	.word	0x3983126f
 8001584:	20006628 	.word	0x20006628
 8001588:	3dcccccd 	.word	0x3dcccccd
 800158c:	200066f8 	.word	0x200066f8
 8001590:	42700000 	.word	0x42700000
 8001594:	3ff00000 	.word	0x3ff00000
 8001598:	a3cc      	add	r3, pc, #816	@ (adr r3, 80018cc <main+0x644>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7ff f853 	bl	8000648 <__aeabi_dmul>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4610      	mov	r0, r2
 80015a8:	4619      	mov	r1, r3
 80015aa:	f7ff fb45 	bl	8000c38 <__aeabi_d2f>
 80015ae:	4603      	mov	r3, r0
 80015b0:	4a9f      	ldr	r2, [pc, #636]	@ (8001830 <main+0x5a8>)
 80015b2:	6113      	str	r3, [r2, #16]
 80015b4:	4b9e      	ldr	r3, [pc, #632]	@ (8001830 <main+0x5a8>)
 80015b6:	ed93 7a04 	vldr	s14, [r3, #16]
 80015ba:	4b9d      	ldr	r3, [pc, #628]	@ (8001830 <main+0x5a8>)
 80015bc:	edd3 7a02 	vldr	s15, [r3, #8]
 80015c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015cc:	4b98      	ldr	r3, [pc, #608]	@ (8001830 <main+0x5a8>)
 80015ce:	edc3 7a08 	vstr	s15, [r3, #32]
 80015d2:	4b97      	ldr	r3, [pc, #604]	@ (8001830 <main+0x5a8>)
 80015d4:	ed93 7a03 	vldr	s14, [r3, #12]
 80015d8:	4b95      	ldr	r3, [pc, #596]	@ (8001830 <main+0x5a8>)
 80015da:	edd3 7a07 	vldr	s15, [r3, #28]
 80015de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ea:	4b91      	ldr	r3, [pc, #580]	@ (8001830 <main+0x5a8>)
 80015ec:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
 80015f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001830 <main+0x5a8>)
 80015f2:	edd3 6a06 	vldr	s13, [r3, #24]
 80015f6:	4b8e      	ldr	r3, [pc, #568]	@ (8001830 <main+0x5a8>)
 80015f8:	ed93 7a06 	vldr	s14, [r3, #24]
 80015fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001830 <main+0x5a8>)
 80015fe:	edd3 7a07 	vldr	s15, [r3, #28]
 8001602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800160a:	4b89      	ldr	r3, [pc, #548]	@ (8001830 <main+0x5a8>)
 800160c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8001610:	4b87      	ldr	r3, [pc, #540]	@ (8001830 <main+0x5a8>)
 8001612:	edd3 6a07 	vldr	s13, [r3, #28]
 8001616:	4b86      	ldr	r3, [pc, #536]	@ (8001830 <main+0x5a8>)
 8001618:	ed93 7a06 	vldr	s14, [r3, #24]
 800161c:	4b84      	ldr	r3, [pc, #528]	@ (8001830 <main+0x5a8>)
 800161e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001622:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800162a:	4b81      	ldr	r3, [pc, #516]	@ (8001830 <main+0x5a8>)
 800162c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	// Initialize parameters for speed estimation

	speed1.K1 = speed_const1.K1;
 8001630:	4b7f      	ldr	r3, [pc, #508]	@ (8001830 <main+0x5a8>)
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	4a7f      	ldr	r2, [pc, #508]	@ (8001834 <main+0x5ac>)
 8001636:	6113      	str	r3, [r2, #16]
	speed1.K2 = speed_const1.K2;
 8001638:	4b7d      	ldr	r3, [pc, #500]	@ (8001830 <main+0x5a8>)
 800163a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800163c:	4a7d      	ldr	r2, [pc, #500]	@ (8001834 <main+0x5ac>)
 800163e:	61d3      	str	r3, [r2, #28]
	speed1.K3 = speed_const1.K3;
 8001640:	4b7b      	ldr	r3, [pc, #492]	@ (8001830 <main+0x5a8>)
 8001642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001644:	4a7b      	ldr	r2, [pc, #492]	@ (8001834 <main+0x5ac>)
 8001646:	6253      	str	r3, [r2, #36]	@ 0x24
	speed1.K4 = speed_const1.K4;
 8001648:	4b79      	ldr	r3, [pc, #484]	@ (8001830 <main+0x5a8>)
 800164a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800164c:	4a79      	ldr	r2, [pc, #484]	@ (8001834 <main+0x5ac>)
 800164e:	62d3      	str	r3, [r2, #44]	@ 0x2c
	speed1.BaseRpm = 120*FBASE/POLES;
 8001650:	4b78      	ldr	r3, [pc, #480]	@ (8001834 <main+0x5ac>)
 8001652:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 8001656:	635a      	str	r2, [r3, #52]	@ 0x34


	pi_id1.Ki = Kii;
 8001658:	4b77      	ldr	r3, [pc, #476]	@ (8001838 <main+0x5b0>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a77      	ldr	r2, [pc, #476]	@ (800183c <main+0x5b4>)
 800165e:	6113      	str	r3, [r2, #16]
	pi_id1.Kp = Kpp;
 8001660:	4b77      	ldr	r3, [pc, #476]	@ (8001840 <main+0x5b8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a75      	ldr	r2, [pc, #468]	@ (800183c <main+0x5b4>)
 8001666:	60d3      	str	r3, [r2, #12]
	pi_id1.Umax = 0.5;
 8001668:	4b74      	ldr	r3, [pc, #464]	@ (800183c <main+0x5b4>)
 800166a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800166e:	615a      	str	r2, [r3, #20]
    pi_id1.Umin = -0.5;
 8001670:	4b72      	ldr	r3, [pc, #456]	@ (800183c <main+0x5b4>)
 8001672:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 8001676:	619a      	str	r2, [r3, #24]

    pi_iq1.Ki = Kii;
 8001678:	4b6f      	ldr	r3, [pc, #444]	@ (8001838 <main+0x5b0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a71      	ldr	r2, [pc, #452]	@ (8001844 <main+0x5bc>)
 800167e:	6113      	str	r3, [r2, #16]
    pi_iq1.Kp = Kpp;
 8001680:	4b6f      	ldr	r3, [pc, #444]	@ (8001840 <main+0x5b8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a6f      	ldr	r2, [pc, #444]	@ (8001844 <main+0x5bc>)
 8001686:	60d3      	str	r3, [r2, #12]
    pi_iq1.Umax = 0.5;
 8001688:	4b6e      	ldr	r3, [pc, #440]	@ (8001844 <main+0x5bc>)
 800168a:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 800168e:	615a      	str	r2, [r3, #20]
    pi_iq1.Umin = -0.5;
 8001690:	4b6c      	ldr	r3, [pc, #432]	@ (8001844 <main+0x5bc>)
 8001692:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 8001696:	619a      	str	r2, [r3, #24]

	pi_id2.Ki = Kii;
 8001698:	4b67      	ldr	r3, [pc, #412]	@ (8001838 <main+0x5b0>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a6a      	ldr	r2, [pc, #424]	@ (8001848 <main+0x5c0>)
 800169e:	6113      	str	r3, [r2, #16]
	pi_id2.Kp = Kpp;
 80016a0:	4b67      	ldr	r3, [pc, #412]	@ (8001840 <main+0x5b8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a68      	ldr	r2, [pc, #416]	@ (8001848 <main+0x5c0>)
 80016a6:	60d3      	str	r3, [r2, #12]
	pi_id2.Umax = 0.3;
 80016a8:	4b67      	ldr	r3, [pc, #412]	@ (8001848 <main+0x5c0>)
 80016aa:	4a68      	ldr	r2, [pc, #416]	@ (800184c <main+0x5c4>)
 80016ac:	615a      	str	r2, [r3, #20]
	pi_id2.Umin = -0.3;
 80016ae:	4b66      	ldr	r3, [pc, #408]	@ (8001848 <main+0x5c0>)
 80016b0:	4a67      	ldr	r2, [pc, #412]	@ (8001850 <main+0x5c8>)
 80016b2:	619a      	str	r2, [r3, #24]

	pi_iq2.Ki = Kii;
 80016b4:	4b60      	ldr	r3, [pc, #384]	@ (8001838 <main+0x5b0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4a66      	ldr	r2, [pc, #408]	@ (8001854 <main+0x5cc>)
 80016ba:	6113      	str	r3, [r2, #16]
	pi_iq2.Kp = Kpp;
 80016bc:	4b60      	ldr	r3, [pc, #384]	@ (8001840 <main+0x5b8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a64      	ldr	r2, [pc, #400]	@ (8001854 <main+0x5cc>)
 80016c2:	60d3      	str	r3, [r2, #12]
	pi_iq2.Umax = 0.5;
 80016c4:	4b63      	ldr	r3, [pc, #396]	@ (8001854 <main+0x5cc>)
 80016c6:	f04f 527c 	mov.w	r2, #1056964608	@ 0x3f000000
 80016ca:	615a      	str	r2, [r3, #20]
	pi_iq2.Umin = -0.5;
 80016cc:	4b61      	ldr	r3, [pc, #388]	@ (8001854 <main+0x5cc>)
 80016ce:	f04f 423f 	mov.w	r2, #3204448256	@ 0xbf000000
 80016d2:	619a      	str	r2, [r3, #24]

	pi_id.Ki = Kii;
 80016d4:	4b58      	ldr	r3, [pc, #352]	@ (8001838 <main+0x5b0>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a5f      	ldr	r2, [pc, #380]	@ (8001858 <main+0x5d0>)
 80016da:	6113      	str	r3, [r2, #16]
	pi_id.Kp = Kpp;
 80016dc:	4b58      	ldr	r3, [pc, #352]	@ (8001840 <main+0x5b8>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a5d      	ldr	r2, [pc, #372]	@ (8001858 <main+0x5d0>)
 80016e2:	60d3      	str	r3, [r2, #12]
	pi_id.Umax = 0.3;
 80016e4:	4b5c      	ldr	r3, [pc, #368]	@ (8001858 <main+0x5d0>)
 80016e6:	4a59      	ldr	r2, [pc, #356]	@ (800184c <main+0x5c4>)
 80016e8:	615a      	str	r2, [r3, #20]
    pi_id.Umin = -0.3;
 80016ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001858 <main+0x5d0>)
 80016ec:	4a58      	ldr	r2, [pc, #352]	@ (8001850 <main+0x5c8>)
 80016ee:	619a      	str	r2, [r3, #24]

    pi_iq.Ki = Kii;
 80016f0:	4b51      	ldr	r3, [pc, #324]	@ (8001838 <main+0x5b0>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a59      	ldr	r2, [pc, #356]	@ (800185c <main+0x5d4>)
 80016f6:	6113      	str	r3, [r2, #16]
    pi_iq.Kp = Kpp;
 80016f8:	4b51      	ldr	r3, [pc, #324]	@ (8001840 <main+0x5b8>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a57      	ldr	r2, [pc, #348]	@ (800185c <main+0x5d4>)
 80016fe:	60d3      	str	r3, [r2, #12]
    pi_iq.Umax = 0.1;
 8001700:	4b56      	ldr	r3, [pc, #344]	@ (800185c <main+0x5d4>)
 8001702:	4a57      	ldr	r2, [pc, #348]	@ (8001860 <main+0x5d8>)
 8001704:	615a      	str	r2, [r3, #20]
    pi_iq.Umin = -0.1;
 8001706:	4b55      	ldr	r3, [pc, #340]	@ (800185c <main+0x5d4>)
 8001708:	4a56      	ldr	r2, [pc, #344]	@ (8001864 <main+0x5dc>)
 800170a:	619a      	str	r2, [r3, #24]

    pi_ix.Ki = Kii;
 800170c:	4b4a      	ldr	r3, [pc, #296]	@ (8001838 <main+0x5b0>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a55      	ldr	r2, [pc, #340]	@ (8001868 <main+0x5e0>)
 8001712:	6113      	str	r3, [r2, #16]
	pi_ix.Kp = Kpp;
 8001714:	4b4a      	ldr	r3, [pc, #296]	@ (8001840 <main+0x5b8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a53      	ldr	r2, [pc, #332]	@ (8001868 <main+0x5e0>)
 800171a:	60d3      	str	r3, [r2, #12]
	pi_ix.Umax = 0.2;
 800171c:	4b52      	ldr	r3, [pc, #328]	@ (8001868 <main+0x5e0>)
 800171e:	4a53      	ldr	r2, [pc, #332]	@ (800186c <main+0x5e4>)
 8001720:	615a      	str	r2, [r3, #20]
	pi_ix.Umin = -0.2;
 8001722:	4b51      	ldr	r3, [pc, #324]	@ (8001868 <main+0x5e0>)
 8001724:	4a52      	ldr	r2, [pc, #328]	@ (8001870 <main+0x5e8>)
 8001726:	619a      	str	r2, [r3, #24]

	pi_iy.Ki = Kii;
 8001728:	4b43      	ldr	r3, [pc, #268]	@ (8001838 <main+0x5b0>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a51      	ldr	r2, [pc, #324]	@ (8001874 <main+0x5ec>)
 800172e:	6113      	str	r3, [r2, #16]
	pi_iy.Kp = Kpp;
 8001730:	4b43      	ldr	r3, [pc, #268]	@ (8001840 <main+0x5b8>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a4f      	ldr	r2, [pc, #316]	@ (8001874 <main+0x5ec>)
 8001736:	60d3      	str	r3, [r2, #12]
	pi_iy.Umax = 0.2;
 8001738:	4b4e      	ldr	r3, [pc, #312]	@ (8001874 <main+0x5ec>)
 800173a:	4a4c      	ldr	r2, [pc, #304]	@ (800186c <main+0x5e4>)
 800173c:	615a      	str	r2, [r3, #20]
	pi_iy.Umin = -0.2;
 800173e:	4b4d      	ldr	r3, [pc, #308]	@ (8001874 <main+0x5ec>)
 8001740:	4a4b      	ldr	r2, [pc, #300]	@ (8001870 <main+0x5e8>)
 8001742:	619a      	str	r2, [r3, #24]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001744:	f002 fcb7 	bl	80040b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001748:	f000 f8fc 	bl	8001944 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800174c:	f000 fce0 	bl	8002110 <MX_GPIO_Init>
  MX_DMA_Init();
 8001750:	f000 fcb4 	bl	80020bc <MX_DMA_Init>
  MX_TIM1_Init();
 8001754:	f000 fa84 	bl	8001c60 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001758:	f000 fb98 	bl	8001e8c <MX_TIM8_Init>
  MX_USART2_UART_Init();
 800175c:	f000 fc62 	bl	8002024 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8001760:	f000 f950 	bl	8001a04 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001764:	f000 f9f2 	bl	8001b4c <MX_ADC3_Init>
  MX_TIM4_Init();
 8001768:	f000 fb42 	bl	8001df0 <MX_TIM4_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800176c:	f000 f935 	bl	80019da <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */


  DATA_LOG_4CH_FLOAT_config(&dLogFloat,
 8001770:	2301      	movs	r3, #1
 8001772:	9306      	str	r3, [sp, #24]
 8001774:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001778:	9305      	str	r3, [sp, #20]
 800177a:	4b3f      	ldr	r3, [pc, #252]	@ (8001878 <main+0x5f0>)
 800177c:	9304      	str	r3, [sp, #16]
 800177e:	4b3f      	ldr	r3, [pc, #252]	@ (800187c <main+0x5f4>)
 8001780:	9303      	str	r3, [sp, #12]
 8001782:	4b3f      	ldr	r3, [pc, #252]	@ (8001880 <main+0x5f8>)
 8001784:	9302      	str	r3, [sp, #8]
 8001786:	4b3f      	ldr	r3, [pc, #252]	@ (8001884 <main+0x5fc>)
 8001788:	9301      	str	r3, [sp, #4]
 800178a:	4b3f      	ldr	r3, [pc, #252]	@ (8001888 <main+0x600>)
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001792:	4b3e      	ldr	r3, [pc, #248]	@ (800188c <main+0x604>)
 8001794:	4a3e      	ldr	r2, [pc, #248]	@ (8001890 <main+0x608>)
 8001796:	493f      	ldr	r1, [pc, #252]	@ (8001894 <main+0x60c>)
 8001798:	483f      	ldr	r0, [pc, #252]	@ (8001898 <main+0x610>)
 800179a:	f7ff fc69 	bl	8001070 <DATA_LOG_4CH_FLOAT_config>
   									FBUFF_SIZE,
                                       0.5,    //trigger
                                       1    // preScalar
                                       );

 DATA_LOG_4CH_INT_config(&dLogInt,
 800179e:	2301      	movs	r3, #1
 80017a0:	9307      	str	r3, [sp, #28]
 80017a2:	2301      	movs	r3, #1
 80017a4:	9306      	str	r3, [sp, #24]
 80017a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017aa:	9305      	str	r3, [sp, #20]
 80017ac:	4b3b      	ldr	r3, [pc, #236]	@ (800189c <main+0x614>)
 80017ae:	9304      	str	r3, [sp, #16]
 80017b0:	4b3b      	ldr	r3, [pc, #236]	@ (80018a0 <main+0x618>)
 80017b2:	9303      	str	r3, [sp, #12]
 80017b4:	4b3b      	ldr	r3, [pc, #236]	@ (80018a4 <main+0x61c>)
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	4b3b      	ldr	r3, [pc, #236]	@ (80018a8 <main+0x620>)
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	4b32      	ldr	r3, [pc, #200]	@ (8001888 <main+0x600>)
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	4b32      	ldr	r3, [pc, #200]	@ (800188c <main+0x604>)
 80017c2:	4a33      	ldr	r2, [pc, #204]	@ (8001890 <main+0x608>)
 80017c4:	4933      	ldr	r1, [pc, #204]	@ (8001894 <main+0x60c>)
 80017c6:	4839      	ldr	r0, [pc, #228]	@ (80018ac <main+0x624>)
 80017c8:	f7ff fc8f 	bl	80010ea <DATA_LOG_4CH_INT_config>
								IBUFF_SIZE,
								   1, //trigger
								   1 // preScalar
								   );

  clear_screen=1;
 80017cc:	4b38      	ldr	r3, [pc, #224]	@ (80018b0 <main+0x628>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	801a      	strh	r2, [r3, #0]

  HAL_TIM_Base_Start_IT(&htim1);
 80017d2:	4838      	ldr	r0, [pc, #224]	@ (80018b4 <main+0x62c>)
 80017d4:	f007 f87c 	bl	80088d0 <HAL_TIM_Base_Start_IT>
 // HAL_TIM_Base_Start_IT(&htim15);
  HAL_TIM_Base_Start_IT(&htim4);
 80017d8:	4837      	ldr	r0, [pc, #220]	@ (80018b8 <main+0x630>)
 80017da:	f007 f879 	bl	80088d0 <HAL_TIM_Base_Start_IT>

  //HAL_ADC_Start_DMA(&hadc2, ADC2_buffer, 4);
  HAL_ADC_Start_DMA(&hadc3, ADC3_buffer, 2);
 80017de:	2202      	movs	r2, #2
 80017e0:	4936      	ldr	r1, [pc, #216]	@ (80018bc <main+0x634>)
 80017e2:	4837      	ldr	r0, [pc, #220]	@ (80018c0 <main+0x638>)
 80017e4:	f003 f8f6 	bl	80049d4 <HAL_ADC_Start_DMA>

  HAL_ADCEx_InjectedStart_IT(&hadc2); // Start Motor ADC Conversion (Injected Channel, Tim1-PWM-Triggered, Interrupt Mode)
 80017e8:	4836      	ldr	r0, [pc, #216]	@ (80018c4 <main+0x63c>)
 80017ea:	f004 fb33 	bl	8005e54 <HAL_ADCEx_InjectedStart_IT>


  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017ee:	2100      	movs	r1, #0
 80017f0:	4830      	ldr	r0, [pc, #192]	@ (80018b4 <main+0x62c>)
 80017f2:	f007 f947 	bl	8008a84 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80017f6:	2100      	movs	r1, #0
 80017f8:	482e      	ldr	r0, [pc, #184]	@ (80018b4 <main+0x62c>)
 80017fa:	f008 fc41 	bl	800a080 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80017fe:	2104      	movs	r1, #4
 8001800:	482c      	ldr	r0, [pc, #176]	@ (80018b4 <main+0x62c>)
 8001802:	f007 f93f 	bl	8008a84 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001806:	2104      	movs	r1, #4
 8001808:	482a      	ldr	r0, [pc, #168]	@ (80018b4 <main+0x62c>)
 800180a:	f008 fc39 	bl	800a080 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800180e:	2108      	movs	r1, #8
 8001810:	4828      	ldr	r0, [pc, #160]	@ (80018b4 <main+0x62c>)
 8001812:	f007 f937 	bl	8008a84 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001816:	2108      	movs	r1, #8
 8001818:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <main+0x62c>)
 800181a:	f008 fc31 	bl	800a080 <HAL_TIMEx_PWMN_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800181e:	2100      	movs	r1, #0
 8001820:	4829      	ldr	r0, [pc, #164]	@ (80018c8 <main+0x640>)
 8001822:	f007 f92f 	bl	8008a84 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8001826:	2100      	movs	r1, #0
 8001828:	e054      	b.n	80018d4 <main+0x64c>
 800182a:	bf00      	nop
 800182c:	f3af 8000 	nop.w
 8001830:	200066f8 	.word	0x200066f8
 8001834:	200001e4 	.word	0x200001e4
 8001838:	20000024 	.word	0x20000024
 800183c:	20000064 	.word	0x20000064
 8001840:	20000020 	.word	0x20000020
 8001844:	20000094 	.word	0x20000094
 8001848:	200000c4 	.word	0x200000c4
 800184c:	3e99999a 	.word	0x3e99999a
 8001850:	be99999a 	.word	0xbe99999a
 8001854:	200000f4 	.word	0x200000f4
 8001858:	20000124 	.word	0x20000124
 800185c:	20000154 	.word	0x20000154
 8001860:	3dcccccd 	.word	0x3dcccccd
 8001864:	bdcccccd 	.word	0xbdcccccd
 8001868:	20000184 	.word	0x20000184
 800186c:	3e4ccccd 	.word	0x3e4ccccd
 8001870:	be4ccccd 	.word	0xbe4ccccd
 8001874:	200001b4 	.word	0x200001b4
 8001878:	2000555c 	.word	0x2000555c
 800187c:	200045bc 	.word	0x200045bc
 8001880:	2000361c 	.word	0x2000361c
 8001884:	2000267c 	.word	0x2000267c
 8001888:	20006514 	.word	0x20006514
 800188c:	20006510 	.word	0x20006510
 8001890:	2000650c 	.word	0x2000650c
 8001894:	20006598 	.word	0x20006598
 8001898:	20000708 	.word	0x20000708
 800189c:	20001eac 	.word	0x20001eac
 80018a0:	200016dc 	.word	0x200016dc
 80018a4:	20000f0c 	.word	0x20000f0c
 80018a8:	2000073c 	.word	0x2000073c
 80018ac:	200006d8 	.word	0x200006d8
 80018b0:	200064fc 	.word	0x200064fc
 80018b4:	20000550 	.word	0x20000550
 80018b8:	2000059c 	.word	0x2000059c
 80018bc:	200006c8 	.word	0x200006c8
 80018c0:	20000484 	.word	0x20000484
 80018c4:	20000418 	.word	0x20000418
 80018c8:	200005e8 	.word	0x200005e8
 80018cc:	54442d11 	.word	0x54442d11
 80018d0:	401921fb 	.word	0x401921fb
 80018d4:	4815      	ldr	r0, [pc, #84]	@ (800192c <main+0x6a4>)
 80018d6:	f008 fbd3 	bl	800a080 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80018da:	2104      	movs	r1, #4
 80018dc:	4813      	ldr	r0, [pc, #76]	@ (800192c <main+0x6a4>)
 80018de:	f007 f8d1 	bl	8008a84 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 80018e2:	2104      	movs	r1, #4
 80018e4:	4811      	ldr	r0, [pc, #68]	@ (800192c <main+0x6a4>)
 80018e6:	f008 fbcb 	bl	800a080 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80018ea:	2108      	movs	r1, #8
 80018ec:	480f      	ldr	r0, [pc, #60]	@ (800192c <main+0x6a4>)
 80018ee:	f007 f8c9 	bl	8008a84 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 80018f2:	2108      	movs	r1, #8
 80018f4:	480d      	ldr	r0, [pc, #52]	@ (800192c <main+0x6a4>)
 80018f6:	f008 fbc3 	bl	800a080 <HAL_TIMEx_PWMN_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(print_log)
 80018fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001930 <main+0x6a8>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d00b      	beq.n	800191a <main+0x692>
	 	 {
	 	  	printDataLog(iBuff1, iBuff2, iBuff3, iBuff4, IBUFF_SIZE, &print_log);
 8001902:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <main+0x6a8>)
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <main+0x6ac>)
 800190e:	4a0a      	ldr	r2, [pc, #40]	@ (8001938 <main+0x6b0>)
 8001910:	490a      	ldr	r1, [pc, #40]	@ (800193c <main+0x6b4>)
 8001912:	480b      	ldr	r0, [pc, #44]	@ (8001940 <main+0x6b8>)
 8001914:	f000 fd9e 	bl	8002454 <printDataLog>
 8001918:	e001      	b.n	800191e <main+0x696>
	 	 }
	 else PrintScreen();
 800191a:	f000 fd75 	bl	8002408 <PrintScreen>

	 UARTCommands();
 800191e:	f001 ff9d 	bl	800385c <UARTCommands>

	 HAL_Delay(100);
 8001922:	2064      	movs	r0, #100	@ 0x64
 8001924:	f002 fc38 	bl	8004198 <HAL_Delay>
	  if(print_log)
 8001928:	e7e7      	b.n	80018fa <main+0x672>
 800192a:	bf00      	nop
 800192c:	200005e8 	.word	0x200005e8
 8001930:	200064fe 	.word	0x200064fe
 8001934:	20001eac 	.word	0x20001eac
 8001938:	200016dc 	.word	0x200016dc
 800193c:	20000f0c 	.word	0x20000f0c
 8001940:	2000073c 	.word	0x2000073c

08001944 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b094      	sub	sp, #80	@ 0x50
 8001948:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800194a:	f107 0318 	add.w	r3, r7, #24
 800194e:	2238      	movs	r2, #56	@ 0x38
 8001950:	2100      	movs	r1, #0
 8001952:	4618      	mov	r0, r3
 8001954:	f00a fd99 	bl	800c48a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001958:	1d3b      	adds	r3, r7, #4
 800195a:	2200      	movs	r2, #0
 800195c:	601a      	str	r2, [r3, #0]
 800195e:	605a      	str	r2, [r3, #4]
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	60da      	str	r2, [r3, #12]
 8001964:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001966:	2000      	movs	r0, #0
 8001968:	f005 ff2a 	bl	80077c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800196c:	2302      	movs	r3, #2
 800196e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001970:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001974:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001976:	2340      	movs	r3, #64	@ 0x40
 8001978:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800197a:	2302      	movs	r3, #2
 800197c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800197e:	2302      	movs	r3, #2
 8001980:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001982:	2304      	movs	r3, #4
 8001984:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001986:	2355      	movs	r3, #85	@ 0x55
 8001988:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800198a:	2302      	movs	r3, #2
 800198c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800198e:	2302      	movs	r3, #2
 8001990:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001992:	2302      	movs	r3, #2
 8001994:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001996:	f107 0318 	add.w	r3, r7, #24
 800199a:	4618      	mov	r0, r3
 800199c:	f005 ffc4 	bl	8007928 <HAL_RCC_OscConfig>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <SystemClock_Config+0x66>
  {
    Error_Handler();
 80019a6:	f001 ffc9 	bl	800393c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019aa:	230f      	movs	r3, #15
 80019ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ae:	2303      	movs	r3, #3
 80019b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ba:	2300      	movs	r3, #0
 80019bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80019be:	1d3b      	adds	r3, r7, #4
 80019c0:	2104      	movs	r1, #4
 80019c2:	4618      	mov	r0, r3
 80019c4:	f006 fac2 	bl	8007f4c <HAL_RCC_ClockConfig>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80019ce:	f001 ffb5 	bl	800393c <Error_Handler>
  }
}
 80019d2:	bf00      	nop
 80019d4:	3750      	adds	r7, #80	@ 0x50
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 2, 0);
 80019de:	2200      	movs	r2, #0
 80019e0:	2102      	movs	r1, #2
 80019e2:	2019      	movs	r0, #25
 80019e4:	f005 faab 	bl	8006f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80019e8:	2019      	movs	r0, #25
 80019ea:	f005 fac2 	bl	8006f72 <HAL_NVIC_EnableIRQ>
  /* ADC1_2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(ADC1_2_IRQn, 3, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2103      	movs	r1, #3
 80019f2:	2012      	movs	r0, #18
 80019f4:	f005 faa3 	bl	8006f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80019f8:	2012      	movs	r0, #18
 80019fa:	f005 faba 	bl	8006f72 <HAL_NVIC_EnableIRQ>
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
	...

08001a04 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b090      	sub	sp, #64	@ 0x40
 8001a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001a0a:	1d3b      	adds	r3, r7, #4
 8001a0c:	223c      	movs	r2, #60	@ 0x3c
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4618      	mov	r0, r3
 8001a12:	f00a fd3a 	bl	800c48a <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001a16:	4b47      	ldr	r3, [pc, #284]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a18:	4a47      	ldr	r2, [pc, #284]	@ (8001b38 <MX_ADC2_Init+0x134>)
 8001a1a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a1c:	4b45      	ldr	r3, [pc, #276]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a1e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001a22:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001a24:	4b43      	ldr	r3, [pc, #268]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a2a:	4b42      	ldr	r3, [pc, #264]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001a30:	4b40      	ldr	r3, [pc, #256]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001a36:	4b3f      	ldr	r3, [pc, #252]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a38:	2201      	movs	r2, #1
 8001a3a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a3c:	4b3d      	ldr	r3, [pc, #244]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a3e:	2204      	movs	r2, #4
 8001a40:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001a42:	4b3c      	ldr	r3, [pc, #240]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001a48:	4b3a      	ldr	r3, [pc, #232]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001a4e:	4b39      	ldr	r3, [pc, #228]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001a54:	4b37      	ldr	r3, [pc, #220]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001a5c:	4b35      	ldr	r3, [pc, #212]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001a64:	4b33      	ldr	r3, [pc, #204]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001a6a:	4b32      	ldr	r3, [pc, #200]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001a72:	4830      	ldr	r0, [pc, #192]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001a74:	f002 fdf2 	bl	800465c <HAL_ADC_Init>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d001      	beq.n	8001a82 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001a7e:	f001 ff5d 	bl	800393c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 8001a82:	4b2e      	ldr	r3, [pc, #184]	@ (8001b3c <MX_ADC2_Init+0x138>)
 8001a84:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001a86:	2309      	movs	r3, #9
 8001a88:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001a8e:	237f      	movs	r3, #127	@ 0x7f
 8001a90:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001a92:	2304      	movs	r3, #4
 8001a94:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001a96:	2300      	movs	r3, #0
 8001a98:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8001a9a:	2304      	movs	r3, #4
 8001a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001ab4:	2380      	movs	r3, #128	@ 0x80
 8001ab6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	481c      	ldr	r0, [pc, #112]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001ac4:	f004 fb2c 	bl	8006120 <HAL_ADCEx_InjectedConfigChannel>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <MX_ADC2_Init+0xce>
  {
    Error_Handler();
 8001ace:	f001 ff35 	bl	800393c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8001ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b40 <MX_ADC2_Init+0x13c>)
 8001ad4:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001ad6:	f240 130f 	movw	r3, #271	@ 0x10f
 8001ada:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001adc:	1d3b      	adds	r3, r7, #4
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4814      	ldr	r0, [pc, #80]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001ae2:	f004 fb1d 	bl	8006120 <HAL_ADCEx_InjectedConfigChannel>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 8001aec:	f001 ff26 	bl	800393c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 8001af0:	4b14      	ldr	r3, [pc, #80]	@ (8001b44 <MX_ADC2_Init+0x140>)
 8001af2:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8001af4:	f240 2315 	movw	r3, #533	@ 0x215
 8001af8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	4619      	mov	r1, r3
 8001afe:	480d      	ldr	r0, [pc, #52]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001b00:	f004 fb0e 	bl	8006120 <HAL_ADCEx_InjectedConfigChannel>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_ADC2_Init+0x10a>
  {
    Error_Handler();
 8001b0a:	f001 ff17 	bl	800393c <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b48 <MX_ADC2_Init+0x144>)
 8001b10:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8001b12:	f240 331b 	movw	r3, #795	@ 0x31b
 8001b16:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001b18:	1d3b      	adds	r3, r7, #4
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4805      	ldr	r0, [pc, #20]	@ (8001b34 <MX_ADC2_Init+0x130>)
 8001b1e:	f004 faff 	bl	8006120 <HAL_ADCEx_InjectedConfigChannel>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_ADC2_Init+0x128>
  {
    Error_Handler();
 8001b28:	f001 ff08 	bl	800393c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b2c:	bf00      	nop
 8001b2e:	3740      	adds	r7, #64	@ 0x40
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	20000418 	.word	0x20000418
 8001b38:	50000100 	.word	0x50000100
 8001b3c:	19200040 	.word	0x19200040
 8001b40:	10c00010 	.word	0x10c00010
 8001b44:	1d500080 	.word	0x1d500080
 8001b48:	14f00020 	.word	0x14f00020

08001b4c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08c      	sub	sp, #48	@ 0x30
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2220      	movs	r2, #32
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f00a fc90 	bl	800c48a <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001b6a:	4b39      	ldr	r3, [pc, #228]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b6c:	4a39      	ldr	r2, [pc, #228]	@ (8001c54 <MX_ADC3_Init+0x108>)
 8001b6e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b70:	4b37      	ldr	r3, [pc, #220]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b72:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b76:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001b78:	4b35      	ldr	r3, [pc, #212]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b7e:	4b34      	ldr	r3, [pc, #208]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001b84:	4b32      	ldr	r3, [pc, #200]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001b8a:	4b31      	ldr	r3, [pc, #196]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001b90:	4b2f      	ldr	r3, [pc, #188]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b92:	2208      	movs	r2, #8
 8001b94:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001b96:	4b2e      	ldr	r3, [pc, #184]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 2;
 8001ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001ba8:	4b29      	ldr	r3, [pc, #164]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T4_TRGO;
 8001bb0:	4b27      	ldr	r3, [pc, #156]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bb2:	f44f 62b0 	mov.w	r2, #1408	@ 0x580
 8001bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8001bb8:	4b25      	ldr	r3, [pc, #148]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001bbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001bc0:	4b23      	ldr	r3, [pc, #140]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bc8:	4b21      	ldr	r3, [pc, #132]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001bce:	4b20      	ldr	r3, [pc, #128]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001bd6:	481e      	ldr	r0, [pc, #120]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bd8:	f002 fd40 	bl	800465c <HAL_ADC_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 8001be2:	f001 feab 	bl	800393c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4817      	ldr	r0, [pc, #92]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001bf2:	f004 ffc1 	bl	8006b78 <HAL_ADCEx_MultiModeConfigChannel>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_ADC3_Init+0xb4>
  {
    Error_Handler();
 8001bfc:	f001 fe9e 	bl	800393c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001c00:	4b15      	ldr	r3, [pc, #84]	@ (8001c58 <MX_ADC3_Init+0x10c>)
 8001c02:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c04:	2306      	movs	r3, #6
 8001c06:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c0c:	237f      	movs	r3, #127	@ 0x7f
 8001c0e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c10:	2304      	movs	r3, #4
 8001c12:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	480c      	ldr	r0, [pc, #48]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001c1e:	f003 fa35 	bl	800508c <HAL_ADC_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_ADC3_Init+0xe0>
  {
    Error_Handler();
 8001c28:	f001 fe88 	bl	800393c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c5c <MX_ADC3_Init+0x110>)
 8001c2e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001c30:	230c      	movs	r3, #12
 8001c32:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	4619      	mov	r1, r3
 8001c38:	4805      	ldr	r0, [pc, #20]	@ (8001c50 <MX_ADC3_Init+0x104>)
 8001c3a:	f003 fa27 	bl	800508c <HAL_ADC_ConfigChannel>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_ADC3_Init+0xfc>
  {
    Error_Handler();
 8001c44:	f001 fe7a 	bl	800393c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001c48:	bf00      	nop
 8001c4a:	3730      	adds	r7, #48	@ 0x30
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	20000484 	.word	0x20000484
 8001c54:	50000400 	.word	0x50000400
 8001c58:	19200040 	.word	0x19200040
 8001c5c:	21800100 	.word	0x21800100

08001c60 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b09c      	sub	sp, #112	@ 0x70
 8001c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c66:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	605a      	str	r2, [r3, #4]
 8001c70:	609a      	str	r2, [r3, #8]
 8001c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c74:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c78:	2200      	movs	r2, #0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	605a      	str	r2, [r3, #4]
 8001c7e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c80:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
 8001c90:	615a      	str	r2, [r3, #20]
 8001c92:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c94:	1d3b      	adds	r3, r7, #4
 8001c96:	2234      	movs	r2, #52	@ 0x34
 8001c98:	2100      	movs	r1, #0
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f00a fbf5 	bl	800c48a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ca0:	4b51      	ldr	r3, [pc, #324]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001ca2:	4a52      	ldr	r2, [pc, #328]	@ (8001dec <MX_TIM1_Init+0x18c>)
 8001ca4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001ca6:	4b50      	ldr	r3, [pc, #320]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001cac:	4b4e      	ldr	r3, [pc, #312]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cae:	2260      	movs	r2, #96	@ 0x60
 8001cb0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 21250;
 8001cb2:	4b4d      	ldr	r3, [pc, #308]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cb4:	f245 3202 	movw	r2, #21250	@ 0x5302
 8001cb8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cba:	4b4b      	ldr	r3, [pc, #300]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8001cc0:	4b49      	ldr	r3, [pc, #292]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cc6:	4b48      	ldr	r3, [pc, #288]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ccc:	4846      	ldr	r0, [pc, #280]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cce:	f006 fda7 	bl	8008820 <HAL_TIM_Base_Init>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001cd8:	f001 fe30 	bl	800393c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cdc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ce0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ce2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	483f      	ldr	r0, [pc, #252]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cea:	f007 fadd 	bl	80092a8 <HAL_TIM_ConfigClockSource>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001cf4:	f001 fe22 	bl	800393c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001cf8:	483b      	ldr	r0, [pc, #236]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001cfa:	f006 fe61 	bl	80089c0 <HAL_TIM_PWM_Init>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001d04:	f001 fe1a 	bl	800393c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d08:	2320      	movs	r3, #32
 8001d0a:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4833      	ldr	r0, [pc, #204]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001d1c:	f008 fad0 	bl	800a2c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d001      	beq.n	8001d2a <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001d26:	f001 fe09 	bl	800393c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001d2a:	2370      	movs	r3, #112	@ 0x70
 8001d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d32:	2300      	movs	r3, #0
 8001d34:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d36:	2300      	movs	r3, #0
 8001d38:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d42:	2300      	movs	r3, #0
 8001d44:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d46:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4826      	ldr	r0, [pc, #152]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001d50:	f007 f996 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001d5a:	f001 fdef 	bl	800393c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d5e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d62:	2204      	movs	r2, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4820      	ldr	r0, [pc, #128]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001d68:	f007 f98a 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8001d72:	f001 fde3 	bl	800393c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d76:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d7a:	2208      	movs	r2, #8
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	481a      	ldr	r0, [pc, #104]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001d80:	f007 f97e 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001d8a:	f001 fdd7 	bl	800393c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d92:	2300      	movs	r3, #0
 8001d94:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 170;
 8001d9a:	23aa      	movs	r3, #170	@ 0xaa
 8001d9c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001da2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001da6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001dac:	2300      	movs	r3, #0
 8001dae:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001db4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001dc6:	1d3b      	adds	r3, r7, #4
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4807      	ldr	r0, [pc, #28]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001dcc:	f008 fb0e 	bl	800a3ec <HAL_TIMEx_ConfigBreakDeadTime>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001dd6:	f001 fdb1 	bl	800393c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001dda:	4803      	ldr	r0, [pc, #12]	@ (8001de8 <MX_TIM1_Init+0x188>)
 8001ddc:	f001 ff1e 	bl	8003c1c <HAL_TIM_MspPostInit>

}
 8001de0:	bf00      	nop
 8001de2:	3770      	adds	r7, #112	@ 0x70
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	20000550 	.word	0x20000550
 8001dec:	40012c00 	.word	0x40012c00

08001df0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b088      	sub	sp, #32
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001df6:	f107 0310 	add.w	r3, r7, #16
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e04:	1d3b      	adds	r3, r7, #4
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001e0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e10:	4a1d      	ldr	r2, [pc, #116]	@ (8001e88 <MX_TIM4_Init+0x98>)
 8001e12:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8001e14:	4b1b      	ldr	r3, [pc, #108]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e16:	2203      	movs	r2, #3
 8001e18:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2297;
 8001e20:	4b18      	ldr	r3, [pc, #96]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e22:	f640 02f9 	movw	r2, #2297	@ 0x8f9
 8001e26:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e28:	4b16      	ldr	r3, [pc, #88]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001e34:	4813      	ldr	r0, [pc, #76]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e36:	f006 fcf3 	bl	8008820 <HAL_TIM_Base_Init>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001e40:	f001 fd7c 	bl	800393c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e48:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e4a:	f107 0310 	add.w	r3, r7, #16
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e52:	f007 fa29 	bl	80092a8 <HAL_TIM_ConfigClockSource>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001e5c:	f001 fd6e 	bl	800393c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001e60:	2320      	movs	r3, #32
 8001e62:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e64:	2300      	movs	r3, #0
 8001e66:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4805      	ldr	r0, [pc, #20]	@ (8001e84 <MX_TIM4_Init+0x94>)
 8001e6e:	f008 fa27 	bl	800a2c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e78:	f001 fd60 	bl	800393c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	3720      	adds	r7, #32
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	2000059c 	.word	0x2000059c
 8001e88:	40000800 	.word	0x40000800

08001e8c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b09c      	sub	sp, #112	@ 0x70
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001e92:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
 8001e9e:	60da      	str	r2, [r3, #12]
 8001ea0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ea2:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001eae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
 8001eba:	60da      	str	r2, [r3, #12]
 8001ebc:	611a      	str	r2, [r3, #16]
 8001ebe:	615a      	str	r2, [r3, #20]
 8001ec0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	2234      	movs	r2, #52	@ 0x34
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f00a fade 	bl	800c48a <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001ece:	4b53      	ldr	r3, [pc, #332]	@ (800201c <MX_TIM8_Init+0x190>)
 8001ed0:	4a53      	ldr	r2, [pc, #332]	@ (8002020 <MX_TIM8_Init+0x194>)
 8001ed2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001ed4:	4b51      	ldr	r3, [pc, #324]	@ (800201c <MX_TIM8_Init+0x190>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001eda:	4b50      	ldr	r3, [pc, #320]	@ (800201c <MX_TIM8_Init+0x190>)
 8001edc:	2260      	movs	r2, #96	@ 0x60
 8001ede:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 21250;
 8001ee0:	4b4e      	ldr	r3, [pc, #312]	@ (800201c <MX_TIM8_Init+0x190>)
 8001ee2:	f245 3202 	movw	r2, #21250	@ 0x5302
 8001ee6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee8:	4b4c      	ldr	r3, [pc, #304]	@ (800201c <MX_TIM8_Init+0x190>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 1;
 8001eee:	4b4b      	ldr	r3, [pc, #300]	@ (800201c <MX_TIM8_Init+0x190>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef4:	4b49      	ldr	r3, [pc, #292]	@ (800201c <MX_TIM8_Init+0x190>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001efa:	4848      	ldr	r0, [pc, #288]	@ (800201c <MX_TIM8_Init+0x190>)
 8001efc:	f006 fc90 	bl	8008820 <HAL_TIM_Base_Init>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM8_Init+0x7e>
  {
    Error_Handler();
 8001f06:	f001 fd19 	bl	800393c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001f0a:	4844      	ldr	r0, [pc, #272]	@ (800201c <MX_TIM8_Init+0x190>)
 8001f0c:	f006 fd58 	bl	80089c0 <HAL_TIM_PWM_Init>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8001f16:	f001 fd11 	bl	800393c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001f1a:	2306      	movs	r3, #6
 8001f1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8001f22:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f26:	4619      	mov	r1, r3
 8001f28:	483c      	ldr	r0, [pc, #240]	@ (800201c <MX_TIM8_Init+0x190>)
 8001f2a:	f007 fac9 	bl	80094c0 <HAL_TIM_SlaveConfigSynchro>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <MX_TIM8_Init+0xac>
  {
    Error_Handler();
 8001f34:	f001 fd02 	bl	800393c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f38:	2320      	movs	r3, #32
 8001f3a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f40:	2300      	movs	r3, #0
 8001f42:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f44:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4834      	ldr	r0, [pc, #208]	@ (800201c <MX_TIM8_Init+0x190>)
 8001f4c:	f008 f9b8 	bl	800a2c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_TIM8_Init+0xce>
  {
    Error_Handler();
 8001f56:	f001 fcf1 	bl	800393c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001f5a:	2370      	movs	r3, #112	@ 0x70
 8001f5c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f62:	2300      	movs	r3, #0
 8001f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8001f66:	2308      	movs	r3, #8
 8001f68:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8001f72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f78:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4826      	ldr	r0, [pc, #152]	@ (800201c <MX_TIM8_Init+0x190>)
 8001f82:	f007 f87d 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_TIM8_Init+0x104>
  {
    Error_Handler();
 8001f8c:	f001 fcd6 	bl	800393c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f90:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f94:	2204      	movs	r2, #4
 8001f96:	4619      	mov	r1, r3
 8001f98:	4820      	ldr	r0, [pc, #128]	@ (800201c <MX_TIM8_Init+0x190>)
 8001f9a:	f007 f871 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <MX_TIM8_Init+0x11c>
  {
    Error_Handler();
 8001fa4:	f001 fcca 	bl	800393c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fa8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fac:	2208      	movs	r2, #8
 8001fae:	4619      	mov	r1, r3
 8001fb0:	481a      	ldr	r0, [pc, #104]	@ (800201c <MX_TIM8_Init+0x190>)
 8001fb2:	f007 f865 	bl	8009080 <HAL_TIM_PWM_ConfigChannel>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM8_Init+0x134>
  {
    Error_Handler();
 8001fbc:	f001 fcbe 	bl	800393c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 170;
 8001fcc:	23aa      	movs	r3, #170	@ 0xaa
 8001fce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fd4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fd8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001fe6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fea:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001fec:	2300      	movs	r3, #0
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001ff8:	463b      	mov	r3, r7
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4807      	ldr	r0, [pc, #28]	@ (800201c <MX_TIM8_Init+0x190>)
 8001ffe:	f008 f9f5 	bl	800a3ec <HAL_TIMEx_ConfigBreakDeadTime>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM8_Init+0x180>
  {
    Error_Handler();
 8002008:	f001 fc98 	bl	800393c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800200c:	4803      	ldr	r0, [pc, #12]	@ (800201c <MX_TIM8_Init+0x190>)
 800200e:	f001 fe05 	bl	8003c1c <HAL_TIM_MspPostInit>

}
 8002012:	bf00      	nop
 8002014:	3770      	adds	r7, #112	@ 0x70
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200005e8 	.word	0x200005e8
 8002020:	40013400 	.word	0x40013400

08002024 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002028:	4b22      	ldr	r3, [pc, #136]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 800202a:	4a23      	ldr	r2, [pc, #140]	@ (80020b8 <MX_USART2_UART_Init+0x94>)
 800202c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800202e:	4b21      	ldr	r3, [pc, #132]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002030:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002034:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002036:	4b1f      	ldr	r3, [pc, #124]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002038:	2200      	movs	r2, #0
 800203a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800203c:	4b1d      	ldr	r3, [pc, #116]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 800203e:	2200      	movs	r2, #0
 8002040:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002042:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002044:	2200      	movs	r2, #0
 8002046:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002048:	4b1a      	ldr	r3, [pc, #104]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 800204a:	220c      	movs	r2, #12
 800204c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204e:	4b19      	ldr	r3, [pc, #100]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002050:	2200      	movs	r2, #0
 8002052:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002054:	4b17      	ldr	r3, [pc, #92]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002056:	2200      	movs	r2, #0
 8002058:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800205a:	4b16      	ldr	r3, [pc, #88]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 800205c:	2200      	movs	r2, #0
 800205e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002060:	4b14      	ldr	r3, [pc, #80]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002062:	2200      	movs	r2, #0
 8002064:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002066:	4b13      	ldr	r3, [pc, #76]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002068:	2200      	movs	r2, #0
 800206a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800206c:	4811      	ldr	r0, [pc, #68]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 800206e:	f008 fabc 	bl	800a5ea <HAL_UART_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002078:	f001 fc60 	bl	800393c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800207c:	2100      	movs	r1, #0
 800207e:	480d      	ldr	r0, [pc, #52]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002080:	f009 f9ae 	bl	800b3e0 <HAL_UARTEx_SetTxFifoThreshold>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800208a:	f001 fc57 	bl	800393c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800208e:	2100      	movs	r1, #0
 8002090:	4808      	ldr	r0, [pc, #32]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 8002092:	f009 f9e3 	bl	800b45c <HAL_UARTEx_SetRxFifoThreshold>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800209c:	f001 fc4e 	bl	800393c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80020a0:	4804      	ldr	r0, [pc, #16]	@ (80020b4 <MX_USART2_UART_Init+0x90>)
 80020a2:	f009 f964 	bl	800b36e <HAL_UARTEx_DisableFifoMode>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80020ac:	f001 fc46 	bl	800393c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020b0:	bf00      	nop
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	20000634 	.word	0x20000634
 80020b8:	40004400 	.word	0x40004400

080020bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80020c2:	4b12      	ldr	r3, [pc, #72]	@ (800210c <MX_DMA_Init+0x50>)
 80020c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020c6:	4a11      	ldr	r2, [pc, #68]	@ (800210c <MX_DMA_Init+0x50>)
 80020c8:	f043 0304 	orr.w	r3, r3, #4
 80020cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80020ce:	4b0f      	ldr	r3, [pc, #60]	@ (800210c <MX_DMA_Init+0x50>)
 80020d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	607b      	str	r3, [r7, #4]
 80020d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020da:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <MX_DMA_Init+0x50>)
 80020dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020de:	4a0b      	ldr	r2, [pc, #44]	@ (800210c <MX_DMA_Init+0x50>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6493      	str	r3, [r2, #72]	@ 0x48
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <MX_DMA_Init+0x50>)
 80020e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	603b      	str	r3, [r7, #0]
 80020f0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80020f2:	2200      	movs	r2, #0
 80020f4:	2101      	movs	r1, #1
 80020f6:	200b      	movs	r0, #11
 80020f8:	f004 ff21 	bl	8006f3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80020fc:	200b      	movs	r0, #11
 80020fe:	f004 ff38 	bl	8006f72 <HAL_NVIC_EnableIRQ>

}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40021000 	.word	0x40021000

08002110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08c      	sub	sp, #48	@ 0x30
 8002114:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002116:	f107 031c 	add.w	r3, r7, #28
 800211a:	2200      	movs	r2, #0
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	605a      	str	r2, [r3, #4]
 8002120:	609a      	str	r2, [r3, #8]
 8002122:	60da      	str	r2, [r3, #12]
 8002124:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002126:	4b30      	ldr	r3, [pc, #192]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212a:	4a2f      	ldr	r2, [pc, #188]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 800212c:	f043 0304 	orr.w	r3, r3, #4
 8002130:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002132:	4b2d      	ldr	r3, [pc, #180]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	61bb      	str	r3, [r7, #24]
 800213c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800213e:	4b2a      	ldr	r3, [pc, #168]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002142:	4a29      	ldr	r2, [pc, #164]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002144:	f043 0320 	orr.w	r3, r3, #32
 8002148:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800214a:	4b27      	ldr	r3, [pc, #156]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 800214c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800214e:	f003 0320 	and.w	r3, r3, #32
 8002152:	617b      	str	r3, [r7, #20]
 8002154:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002156:	4b24      	ldr	r3, [pc, #144]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800215a:	4a23      	ldr	r2, [pc, #140]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 800215c:	f043 0301 	orr.w	r3, r3, #1
 8002160:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002162:	4b21      	ldr	r3, [pc, #132]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	613b      	str	r3, [r7, #16]
 800216c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800216e:	4b1e      	ldr	r3, [pc, #120]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002172:	4a1d      	ldr	r2, [pc, #116]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002174:	f043 0310 	orr.w	r3, r3, #16
 8002178:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217a:	4b1b      	ldr	r3, [pc, #108]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217e:	f003 0310 	and.w	r3, r3, #16
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002186:	4b18      	ldr	r3, [pc, #96]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218a:	4a17      	ldr	r2, [pc, #92]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 800218c:	f043 0308 	orr.w	r3, r3, #8
 8002190:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002192:	4b15      	ldr	r3, [pc, #84]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002196:	f003 0308 	and.w	r3, r3, #8
 800219a:	60bb      	str	r3, [r7, #8]
 800219c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800219e:	4b12      	ldr	r3, [pc, #72]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	4a11      	ldr	r2, [pc, #68]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 80021a4:	f043 0302 	orr.w	r3, r3, #2
 80021a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80021aa:	4b0f      	ldr	r3, [pc, #60]	@ (80021e8 <MX_GPIO_Init+0xd8>)
 80021ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	607b      	str	r3, [r7, #4]
 80021b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80021b6:	2200      	movs	r2, #0
 80021b8:	f44f 417c 	mov.w	r1, #64512	@ 0xfc00
 80021bc:	480b      	ldr	r0, [pc, #44]	@ (80021ec <MX_GPIO_Init+0xdc>)
 80021be:	f005 fae7 	bl	8007790 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PF10 PF11 PF12 PF13
                           PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80021c2:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80021c6:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c8:	2301      	movs	r3, #1
 80021ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80021d4:	f107 031c 	add.w	r3, r7, #28
 80021d8:	4619      	mov	r1, r3
 80021da:	4804      	ldr	r0, [pc, #16]	@ (80021ec <MX_GPIO_Init+0xdc>)
 80021dc:	f005 f956 	bl	800748c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021e0:	bf00      	nop
 80021e2:	3730      	adds	r7, #48	@ 0x30
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}
 80021e8:	40021000 	.word	0x40021000
 80021ec:	48001400 	.word	0x48001400

080021f0 <Reset_Controllers>:

/* USER CODE BEGIN 4 */

void Reset_Controllers(void){
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
	pi_id1.ui = 0; pi_id1.i1 = 0; pi_id1.Out = 0;
 80021f4:	4b3e      	ldr	r3, [pc, #248]	@ (80022f0 <Reset_Controllers+0x100>)
 80021f6:	f04f 0200 	mov.w	r2, #0
 80021fa:	621a      	str	r2, [r3, #32]
 80021fc:	4b3c      	ldr	r3, [pc, #240]	@ (80022f0 <Reset_Controllers+0x100>)
 80021fe:	f04f 0200 	mov.w	r2, #0
 8002202:	629a      	str	r2, [r3, #40]	@ 0x28
 8002204:	4b3a      	ldr	r3, [pc, #232]	@ (80022f0 <Reset_Controllers+0x100>)
 8002206:	f04f 0200 	mov.w	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
	pi_iq1.ui = 0; pi_iq1.i1 = 0; pi_iq1.Out = 0;
 800220c:	4b39      	ldr	r3, [pc, #228]	@ (80022f4 <Reset_Controllers+0x104>)
 800220e:	f04f 0200 	mov.w	r2, #0
 8002212:	621a      	str	r2, [r3, #32]
 8002214:	4b37      	ldr	r3, [pc, #220]	@ (80022f4 <Reset_Controllers+0x104>)
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	629a      	str	r2, [r3, #40]	@ 0x28
 800221c:	4b35      	ldr	r3, [pc, #212]	@ (80022f4 <Reset_Controllers+0x104>)
 800221e:	f04f 0200 	mov.w	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
	pi_id2.ui = 0; pi_id2.i1 = 0; pi_id2.Out = 0;
 8002224:	4b34      	ldr	r3, [pc, #208]	@ (80022f8 <Reset_Controllers+0x108>)
 8002226:	f04f 0200 	mov.w	r2, #0
 800222a:	621a      	str	r2, [r3, #32]
 800222c:	4b32      	ldr	r3, [pc, #200]	@ (80022f8 <Reset_Controllers+0x108>)
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	629a      	str	r2, [r3, #40]	@ 0x28
 8002234:	4b30      	ldr	r3, [pc, #192]	@ (80022f8 <Reset_Controllers+0x108>)
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	609a      	str	r2, [r3, #8]
	pi_id2.ui = 0; pi_id2.i1 = 0; pi_iq2.Out = 0;
 800223c:	4b2e      	ldr	r3, [pc, #184]	@ (80022f8 <Reset_Controllers+0x108>)
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	621a      	str	r2, [r3, #32]
 8002244:	4b2c      	ldr	r3, [pc, #176]	@ (80022f8 <Reset_Controllers+0x108>)
 8002246:	f04f 0200 	mov.w	r2, #0
 800224a:	629a      	str	r2, [r3, #40]	@ 0x28
 800224c:	4b2b      	ldr	r3, [pc, #172]	@ (80022fc <Reset_Controllers+0x10c>)
 800224e:	f04f 0200 	mov.w	r2, #0
 8002252:	609a      	str	r2, [r3, #8]
	pi_id.ui  = 0; pi_id.i1 = 0; pi_id.Out = 0;
 8002254:	4b2a      	ldr	r3, [pc, #168]	@ (8002300 <Reset_Controllers+0x110>)
 8002256:	f04f 0200 	mov.w	r2, #0
 800225a:	621a      	str	r2, [r3, #32]
 800225c:	4b28      	ldr	r3, [pc, #160]	@ (8002300 <Reset_Controllers+0x110>)
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	629a      	str	r2, [r3, #40]	@ 0x28
 8002264:	4b26      	ldr	r3, [pc, #152]	@ (8002300 <Reset_Controllers+0x110>)
 8002266:	f04f 0200 	mov.w	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
	pi_iq.ui  = 0; pi_iq.i1 = 0; pi_iq.Out = 0;
 800226c:	4b25      	ldr	r3, [pc, #148]	@ (8002304 <Reset_Controllers+0x114>)
 800226e:	f04f 0200 	mov.w	r2, #0
 8002272:	621a      	str	r2, [r3, #32]
 8002274:	4b23      	ldr	r3, [pc, #140]	@ (8002304 <Reset_Controllers+0x114>)
 8002276:	f04f 0200 	mov.w	r2, #0
 800227a:	629a      	str	r2, [r3, #40]	@ 0x28
 800227c:	4b21      	ldr	r3, [pc, #132]	@ (8002304 <Reset_Controllers+0x114>)
 800227e:	f04f 0200 	mov.w	r2, #0
 8002282:	609a      	str	r2, [r3, #8]
	pi_ix.ui  = 0; pi_ix.i1 = 0; pi_ix.Out = 0;
 8002284:	4b20      	ldr	r3, [pc, #128]	@ (8002308 <Reset_Controllers+0x118>)
 8002286:	f04f 0200 	mov.w	r2, #0
 800228a:	621a      	str	r2, [r3, #32]
 800228c:	4b1e      	ldr	r3, [pc, #120]	@ (8002308 <Reset_Controllers+0x118>)
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	629a      	str	r2, [r3, #40]	@ 0x28
 8002294:	4b1c      	ldr	r3, [pc, #112]	@ (8002308 <Reset_Controllers+0x118>)
 8002296:	f04f 0200 	mov.w	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
	pi_iy.ui  = 0; pi_iy.i1 = 0; pi_iy.Out = 0;
 800229c:	4b1b      	ldr	r3, [pc, #108]	@ (800230c <Reset_Controllers+0x11c>)
 800229e:	f04f 0200 	mov.w	r2, #0
 80022a2:	621a      	str	r2, [r3, #32]
 80022a4:	4b19      	ldr	r3, [pc, #100]	@ (800230c <Reset_Controllers+0x11c>)
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80022ac:	4b17      	ldr	r3, [pc, #92]	@ (800230c <Reset_Controllers+0x11c>)
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	609a      	str	r2, [r3, #8]

	vx = 0; vy =0;
 80022b4:	4b16      	ldr	r3, [pc, #88]	@ (8002310 <Reset_Controllers+0x120>)
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <Reset_Controllers+0x124>)
 80022be:	f04f 0200 	mov.w	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
	integrator_state_x = 0;
 80022c4:	4b14      	ldr	r3, [pc, #80]	@ (8002318 <Reset_Controllers+0x128>)
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
	integrator_state_y = 0;
 80022cc:	4b13      	ldr	r3, [pc, #76]	@ (800231c <Reset_Controllers+0x12c>)
 80022ce:	f04f 0200 	mov.w	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
	integrator_state_d = 0;
 80022d4:	4b12      	ldr	r3, [pc, #72]	@ (8002320 <Reset_Controllers+0x130>)
 80022d6:	f04f 0200 	mov.w	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
	integrator_state_q = 0;
 80022dc:	4b11      	ldr	r3, [pc, #68]	@ (8002324 <Reset_Controllers+0x134>)
 80022de:	f04f 0200 	mov.w	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]

}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	20000064 	.word	0x20000064
 80022f4:	20000094 	.word	0x20000094
 80022f8:	200000c4 	.word	0x200000c4
 80022fc:	200000f4 	.word	0x200000f4
 8002300:	20000124 	.word	0x20000124
 8002304:	20000154 	.word	0x20000154
 8002308:	20000184 	.word	0x20000184
 800230c:	200001b4 	.word	0x200001b4
 8002310:	2000652c 	.word	0x2000652c
 8002314:	20006530 	.word	0x20006530
 8002318:	20006534 	.word	0x20006534
 800231c:	20006538 	.word	0x20006538
 8002320:	2000653c 	.word	0x2000653c
 8002324:	20006540 	.word	0x20006540

08002328 <PWM_start>:

void PWM_start(void){
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0

	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800232c:	2100      	movs	r1, #0
 800232e:	4818      	ldr	r0, [pc, #96]	@ (8002390 <PWM_start+0x68>)
 8002330:	f006 fba8 	bl	8008a84 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002334:	2100      	movs	r1, #0
 8002336:	4816      	ldr	r0, [pc, #88]	@ (8002390 <PWM_start+0x68>)
 8002338:	f007 fea2 	bl	800a080 <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800233c:	2104      	movs	r1, #4
 800233e:	4814      	ldr	r0, [pc, #80]	@ (8002390 <PWM_start+0x68>)
 8002340:	f006 fba0 	bl	8008a84 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002344:	2104      	movs	r1, #4
 8002346:	4812      	ldr	r0, [pc, #72]	@ (8002390 <PWM_start+0x68>)
 8002348:	f007 fe9a 	bl	800a080 <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800234c:	2108      	movs	r1, #8
 800234e:	4810      	ldr	r0, [pc, #64]	@ (8002390 <PWM_start+0x68>)
 8002350:	f006 fb98 	bl	8008a84 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002354:	2108      	movs	r1, #8
 8002356:	480e      	ldr	r0, [pc, #56]	@ (8002390 <PWM_start+0x68>)
 8002358:	f007 fe92 	bl	800a080 <HAL_TIMEx_PWMN_Start>

	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800235c:	2100      	movs	r1, #0
 800235e:	480d      	ldr	r0, [pc, #52]	@ (8002394 <PWM_start+0x6c>)
 8002360:	f006 fb90 	bl	8008a84 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_1);
 8002364:	2100      	movs	r1, #0
 8002366:	480b      	ldr	r0, [pc, #44]	@ (8002394 <PWM_start+0x6c>)
 8002368:	f007 fe8a 	bl	800a080 <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800236c:	2104      	movs	r1, #4
 800236e:	4809      	ldr	r0, [pc, #36]	@ (8002394 <PWM_start+0x6c>)
 8002370:	f006 fb88 	bl	8008a84 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_2);
 8002374:	2104      	movs	r1, #4
 8002376:	4807      	ldr	r0, [pc, #28]	@ (8002394 <PWM_start+0x6c>)
 8002378:	f007 fe82 	bl	800a080 <HAL_TIMEx_PWMN_Start>
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800237c:	2108      	movs	r1, #8
 800237e:	4805      	ldr	r0, [pc, #20]	@ (8002394 <PWM_start+0x6c>)
 8002380:	f006 fb80 	bl	8008a84 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_3);
 8002384:	2108      	movs	r1, #8
 8002386:	4803      	ldr	r0, [pc, #12]	@ (8002394 <PWM_start+0x6c>)
 8002388:	f007 fe7a 	bl	800a080 <HAL_TIMEx_PWMN_Start>
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000550 	.word	0x20000550
 8002394:	200005e8 	.word	0x200005e8

08002398 <PWM_stop>:


void PWM_stop(void){
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800239c:	2100      	movs	r1, #0
 800239e:	4818      	ldr	r0, [pc, #96]	@ (8002400 <PWM_stop+0x68>)
 80023a0:	f006 fc82 	bl	8008ca8 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80023a4:	2100      	movs	r1, #0
 80023a6:	4816      	ldr	r0, [pc, #88]	@ (8002400 <PWM_stop+0x68>)
 80023a8:	f007 ff2c 	bl	800a204 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80023ac:	2104      	movs	r1, #4
 80023ae:	4814      	ldr	r0, [pc, #80]	@ (8002400 <PWM_stop+0x68>)
 80023b0:	f006 fc7a 	bl	8008ca8 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80023b4:	2104      	movs	r1, #4
 80023b6:	4812      	ldr	r0, [pc, #72]	@ (8002400 <PWM_stop+0x68>)
 80023b8:	f007 ff24 	bl	800a204 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80023bc:	2108      	movs	r1, #8
 80023be:	4810      	ldr	r0, [pc, #64]	@ (8002400 <PWM_stop+0x68>)
 80023c0:	f006 fc72 	bl	8008ca8 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 80023c4:	2108      	movs	r1, #8
 80023c6:	480e      	ldr	r0, [pc, #56]	@ (8002400 <PWM_stop+0x68>)
 80023c8:	f007 ff1c 	bl	800a204 <HAL_TIMEx_PWMN_Stop>

	  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 80023cc:	2100      	movs	r1, #0
 80023ce:	480d      	ldr	r0, [pc, #52]	@ (8002404 <PWM_stop+0x6c>)
 80023d0:	f006 fc6a 	bl	8008ca8 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_1);
 80023d4:	2100      	movs	r1, #0
 80023d6:	480b      	ldr	r0, [pc, #44]	@ (8002404 <PWM_stop+0x6c>)
 80023d8:	f007 ff14 	bl	800a204 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 80023dc:	2104      	movs	r1, #4
 80023de:	4809      	ldr	r0, [pc, #36]	@ (8002404 <PWM_stop+0x6c>)
 80023e0:	f006 fc62 	bl	8008ca8 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_2);
 80023e4:	2104      	movs	r1, #4
 80023e6:	4807      	ldr	r0, [pc, #28]	@ (8002404 <PWM_stop+0x6c>)
 80023e8:	f007 ff0c 	bl	800a204 <HAL_TIMEx_PWMN_Stop>
	  HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 80023ec:	2108      	movs	r1, #8
 80023ee:	4805      	ldr	r0, [pc, #20]	@ (8002404 <PWM_stop+0x6c>)
 80023f0:	f006 fc5a 	bl	8008ca8 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim8, TIM_CHANNEL_3);
 80023f4:	2108      	movs	r1, #8
 80023f6:	4803      	ldr	r0, [pc, #12]	@ (8002404 <PWM_stop+0x6c>)
 80023f8:	f007 ff04 	bl	800a204 <HAL_TIMEx_PWMN_Stop>
}
 80023fc:	bf00      	nop
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	20000550 	.word	0x20000550
 8002404:	200005e8 	.word	0x200005e8

08002408 <PrintScreen>:
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_14, RESET);      // Disable PWM/Relay B2
	  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_15, RESET);      // Disable PWM/Relay C2
}

void PrintScreen(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
//    msg = "\033[2J\0";
	if(clear_screen)
 800240c:	4b0d      	ldr	r3, [pc, #52]	@ (8002444 <PrintScreen+0x3c>)
 800240e:	881b      	ldrh	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d014      	beq.n	800243e <PrintScreen+0x36>
	{
		strcpy((char*)msg,"\033[2J\0");
 8002414:	4b0c      	ldr	r3, [pc, #48]	@ (8002448 <PrintScreen+0x40>)
 8002416:	4a0d      	ldr	r2, [pc, #52]	@ (800244c <PrintScreen+0x44>)
 8002418:	e892 0003 	ldmia.w	r2, {r0, r1}
 800241c:	6018      	str	r0, [r3, #0]
 800241e:	3304      	adds	r3, #4
 8002420:	7019      	strb	r1, [r3, #0]
		HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
 8002422:	4809      	ldr	r0, [pc, #36]	@ (8002448 <PrintScreen+0x40>)
 8002424:	f7fd ff4c 	bl	80002c0 <strlen>
 8002428:	4603      	mov	r3, r0
 800242a:	b29a      	uxth	r2, r3
 800242c:	f04f 33ff 	mov.w	r3, #4294967295
 8002430:	4905      	ldr	r1, [pc, #20]	@ (8002448 <PrintScreen+0x40>)
 8002432:	4807      	ldr	r0, [pc, #28]	@ (8002450 <PrintScreen+0x48>)
 8002434:	f008 f929 	bl	800a68a <HAL_UART_Transmit>
		clear_screen=0;
 8002438:	4b02      	ldr	r3, [pc, #8]	@ (8002444 <PrintScreen+0x3c>)
 800243a:	2200      	movs	r2, #0
 800243c:	801a      	strh	r2, [r3, #0]
//    HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
//	sprintf(msg,"%f    ",vhz1.VoltMax);
//	//snprintf(num,4,"%u",Vac);
//	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);

}
 800243e:	bf00      	nop
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	200064fc 	.word	0x200064fc
 8002448:	20006728 	.word	0x20006728
 800244c:	08011478 	.word	0x08011478
 8002450:	20000634 	.word	0x20000634

08002454 <printDataLog>:

void printDataLog(int16_t *DataBuffer1, int16_t *DataBuffer2, int16_t *DataBuffer3, int16_t *DataBuffer4, uint16_t dataBufferLength, uint16_t *start)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	60f8      	str	r0, [r7, #12]
 800245c:	60b9      	str	r1, [r7, #8]
 800245e:	607a      	str	r2, [r7, #4]
 8002460:	603b      	str	r3, [r7, #0]
    //unsigned char *u;
    int i=0;
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]

    // Clear screen first
	strcpy((char*)msg,"\033[2J\033[1;1H\0");
 8002466:	4b50      	ldr	r3, [pc, #320]	@ (80025a8 <printDataLog+0x154>)
 8002468:	4a50      	ldr	r2, [pc, #320]	@ (80025ac <printDataLog+0x158>)
 800246a:	ca07      	ldmia	r2, {r0, r1, r2}
 800246c:	c303      	stmia	r3!, {r0, r1}
 800246e:	801a      	strh	r2, [r3, #0]
 8002470:	3302      	adds	r3, #2
 8002472:	0c12      	lsrs	r2, r2, #16
 8002474:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
 8002476:	484c      	ldr	r0, [pc, #304]	@ (80025a8 <printDataLog+0x154>)
 8002478:	f7fd ff22 	bl	80002c0 <strlen>
 800247c:	4603      	mov	r3, r0
 800247e:	b29a      	uxth	r2, r3
 8002480:	f04f 33ff 	mov.w	r3, #4294967295
 8002484:	4948      	ldr	r1, [pc, #288]	@ (80025a8 <printDataLog+0x154>)
 8002486:	484a      	ldr	r0, [pc, #296]	@ (80025b0 <printDataLog+0x15c>)
 8002488:	f008 f8ff 	bl	800a68a <HAL_UART_Transmit>


    for(i=0;i<dataBufferLength;i++)
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	e062      	b.n	8002558 <printDataLog+0x104>
    {

     	sprintf(msg,"%f\t",fBuff1[i]);
 8002492:	4a48      	ldr	r2, [pc, #288]	@ (80025b4 <printDataLog+0x160>)
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	4413      	add	r3, r2
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe f87b 	bl	8000598 <__aeabi_f2d>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4944      	ldr	r1, [pc, #272]	@ (80025b8 <printDataLog+0x164>)
 80024a8:	483f      	ldr	r0, [pc, #252]	@ (80025a8 <printDataLog+0x154>)
 80024aa:	f009 ff89 	bl	800c3c0 <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 80024ae:	483e      	ldr	r0, [pc, #248]	@ (80025a8 <printDataLog+0x154>)
 80024b0:	f7fd ff06 	bl	80002c0 <strlen>
 80024b4:	4603      	mov	r3, r0
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	230a      	movs	r3, #10
 80024ba:	493b      	ldr	r1, [pc, #236]	@ (80025a8 <printDataLog+0x154>)
 80024bc:	483c      	ldr	r0, [pc, #240]	@ (80025b0 <printDataLog+0x15c>)
 80024be:	f008 f8e4 	bl	800a68a <HAL_UART_Transmit>

     	sprintf(msg,"%f\t",fBuff2[i]);
 80024c2:	4a3e      	ldr	r2, [pc, #248]	@ (80025bc <printDataLog+0x168>)
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe f863 	bl	8000598 <__aeabi_f2d>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	4938      	ldr	r1, [pc, #224]	@ (80025b8 <printDataLog+0x164>)
 80024d8:	4833      	ldr	r0, [pc, #204]	@ (80025a8 <printDataLog+0x154>)
 80024da:	f009 ff71 	bl	800c3c0 <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 80024de:	4832      	ldr	r0, [pc, #200]	@ (80025a8 <printDataLog+0x154>)
 80024e0:	f7fd feee 	bl	80002c0 <strlen>
 80024e4:	4603      	mov	r3, r0
 80024e6:	b29a      	uxth	r2, r3
 80024e8:	230a      	movs	r3, #10
 80024ea:	492f      	ldr	r1, [pc, #188]	@ (80025a8 <printDataLog+0x154>)
 80024ec:	4830      	ldr	r0, [pc, #192]	@ (80025b0 <printDataLog+0x15c>)
 80024ee:	f008 f8cc 	bl	800a68a <HAL_UART_Transmit>

     	sprintf(msg,"%f\t",fBuff3[i]);
 80024f2:	4a33      	ldr	r2, [pc, #204]	@ (80025c0 <printDataLog+0x16c>)
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe f84b 	bl	8000598 <__aeabi_f2d>
 8002502:	4602      	mov	r2, r0
 8002504:	460b      	mov	r3, r1
 8002506:	492c      	ldr	r1, [pc, #176]	@ (80025b8 <printDataLog+0x164>)
 8002508:	4827      	ldr	r0, [pc, #156]	@ (80025a8 <printDataLog+0x154>)
 800250a:	f009 ff59 	bl	800c3c0 <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 800250e:	4826      	ldr	r0, [pc, #152]	@ (80025a8 <printDataLog+0x154>)
 8002510:	f7fd fed6 	bl	80002c0 <strlen>
 8002514:	4603      	mov	r3, r0
 8002516:	b29a      	uxth	r2, r3
 8002518:	230a      	movs	r3, #10
 800251a:	4923      	ldr	r1, [pc, #140]	@ (80025a8 <printDataLog+0x154>)
 800251c:	4824      	ldr	r0, [pc, #144]	@ (80025b0 <printDataLog+0x15c>)
 800251e:	f008 f8b4 	bl	800a68a <HAL_UART_Transmit>

     	sprintf(msg,"%f\r\n",fBuff4[i]);
 8002522:	4a28      	ldr	r2, [pc, #160]	@ (80025c4 <printDataLog+0x170>)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4413      	add	r3, r2
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f833 	bl	8000598 <__aeabi_f2d>
 8002532:	4602      	mov	r2, r0
 8002534:	460b      	mov	r3, r1
 8002536:	4924      	ldr	r1, [pc, #144]	@ (80025c8 <printDataLog+0x174>)
 8002538:	481b      	ldr	r0, [pc, #108]	@ (80025a8 <printDataLog+0x154>)
 800253a:	f009 ff41 	bl	800c3c0 <siprintf>
     	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 10);
 800253e:	481a      	ldr	r0, [pc, #104]	@ (80025a8 <printDataLog+0x154>)
 8002540:	f7fd febe 	bl	80002c0 <strlen>
 8002544:	4603      	mov	r3, r0
 8002546:	b29a      	uxth	r2, r3
 8002548:	230a      	movs	r3, #10
 800254a:	4917      	ldr	r1, [pc, #92]	@ (80025a8 <printDataLog+0x154>)
 800254c:	4818      	ldr	r0, [pc, #96]	@ (80025b0 <printDataLog+0x15c>)
 800254e:	f008 f89c 	bl	800a68a <HAL_UART_Transmit>
    for(i=0;i<dataBufferLength;i++)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	3301      	adds	r3, #1
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	8c3b      	ldrh	r3, [r7, #32]
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	429a      	cmp	r2, r3
 800255e:	db98      	blt.n	8002492 <printDataLog+0x3e>

    }

	strcpy((char*)msg,"\033[2J\0");
 8002560:	4b11      	ldr	r3, [pc, #68]	@ (80025a8 <printDataLog+0x154>)
 8002562:	4a1a      	ldr	r2, [pc, #104]	@ (80025cc <printDataLog+0x178>)
 8002564:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002568:	6018      	str	r0, [r3, #0]
 800256a:	3304      	adds	r3, #4
 800256c:	7019      	strb	r1, [r3, #0]
	HAL_UART_Transmit(&huart2,msg,strlen((char*)msg),HAL_MAX_DELAY);
 800256e:	480e      	ldr	r0, [pc, #56]	@ (80025a8 <printDataLog+0x154>)
 8002570:	f7fd fea6 	bl	80002c0 <strlen>
 8002574:	4603      	mov	r3, r0
 8002576:	b29a      	uxth	r2, r3
 8002578:	f04f 33ff 	mov.w	r3, #4294967295
 800257c:	490a      	ldr	r1, [pc, #40]	@ (80025a8 <printDataLog+0x154>)
 800257e:	480c      	ldr	r0, [pc, #48]	@ (80025b0 <printDataLog+0x15c>)
 8002580:	f008 f883 	bl	800a68a <HAL_UART_Transmit>


    *start=0;
 8002584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002586:	2200      	movs	r2, #0
 8002588:	801a      	strh	r2, [r3, #0]
    clear_screen=1;
 800258a:	4b11      	ldr	r3, [pc, #68]	@ (80025d0 <printDataLog+0x17c>)
 800258c:	2201      	movs	r2, #1
 800258e:	801a      	strh	r2, [r3, #0]
    trigger=0;
 8002590:	4b10      	ldr	r3, [pc, #64]	@ (80025d4 <printDataLog+0x180>)
 8002592:	2200      	movs	r2, #0
 8002594:	801a      	strh	r2, [r3, #0]
    trigger_float=0;
 8002596:	4b10      	ldr	r3, [pc, #64]	@ (80025d8 <printDataLog+0x184>)
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	601a      	str	r2, [r3, #0]

}
 800259e:	bf00      	nop
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20006728 	.word	0x20006728
 80025ac:	08011480 	.word	0x08011480
 80025b0:	20000634 	.word	0x20000634
 80025b4:	2000267c 	.word	0x2000267c
 80025b8:	0801148c 	.word	0x0801148c
 80025bc:	2000361c 	.word	0x2000361c
 80025c0:	200045bc 	.word	0x200045bc
 80025c4:	2000555c 	.word	0x2000555c
 80025c8:	08011490 	.word	0x08011490
 80025cc:	08011478 	.word	0x08011478
 80025d0:	200064fc 	.word	0x200064fc
 80025d4:	2000674c 	.word	0x2000674c
 80025d8:	20006750 	.word	0x20006750
 80025dc:	00000000 	.word	0x00000000

080025e0 <HAL_ADCEx_InjectedConvCpltCallback>:

    return output;
}

void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80025e0:	b5b0      	push	{r4, r5, r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
#if (MODE == MODE_1)
 {

    Inj_A1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80025e8:	2109      	movs	r1, #9
 80025ea:	4896      	ldr	r0, [pc, #600]	@ (8002844 <HAL_ADCEx_InjectedConvCpltCallback+0x264>)
 80025ec:	f003 fd38 	bl	8006060 <HAL_ADCEx_InjectedGetValue>
 80025f0:	4603      	mov	r3, r0
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	4b94      	ldr	r3, [pc, #592]	@ (8002848 <HAL_ADCEx_InjectedConvCpltCallback+0x268>)
 80025f6:	801a      	strh	r2, [r3, #0]
    Inj_B1 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
 80025f8:	f240 110f 	movw	r1, #271	@ 0x10f
 80025fc:	4891      	ldr	r0, [pc, #580]	@ (8002844 <HAL_ADCEx_InjectedConvCpltCallback+0x264>)
 80025fe:	f003 fd2f 	bl	8006060 <HAL_ADCEx_InjectedGetValue>
 8002602:	4603      	mov	r3, r0
 8002604:	b29a      	uxth	r2, r3
 8002606:	4b91      	ldr	r3, [pc, #580]	@ (800284c <HAL_ADCEx_InjectedConvCpltCallback+0x26c>)
 8002608:	801a      	strh	r2, [r3, #0]
    Inj_A2 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_3);
 800260a:	f240 2115 	movw	r1, #533	@ 0x215
 800260e:	488d      	ldr	r0, [pc, #564]	@ (8002844 <HAL_ADCEx_InjectedConvCpltCallback+0x264>)
 8002610:	f003 fd26 	bl	8006060 <HAL_ADCEx_InjectedGetValue>
 8002614:	4603      	mov	r3, r0
 8002616:	b29a      	uxth	r2, r3
 8002618:	4b8d      	ldr	r3, [pc, #564]	@ (8002850 <HAL_ADCEx_InjectedConvCpltCallback+0x270>)
 800261a:	801a      	strh	r2, [r3, #0]
    Inj_B2 = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_4);
 800261c:	f240 311b 	movw	r1, #795	@ 0x31b
 8002620:	4888      	ldr	r0, [pc, #544]	@ (8002844 <HAL_ADCEx_InjectedConvCpltCallback+0x264>)
 8002622:	f003 fd1d 	bl	8006060 <HAL_ADCEx_InjectedGetValue>
 8002626:	4603      	mov	r3, r0
 8002628:	b29a      	uxth	r2, r3
 800262a:	4b8a      	ldr	r3, [pc, #552]	@ (8002854 <HAL_ADCEx_InjectedConvCpltCallback+0x274>)
 800262c:	801a      	strh	r2, [r3, #0]


	A1 = Inj_A1 * SlopeA1 + A1_Intercept;
 800262e:	4b86      	ldr	r3, [pc, #536]	@ (8002848 <HAL_ADCEx_InjectedConvCpltCallback+0x268>)
 8002630:	881b      	ldrh	r3, [r3, #0]
 8002632:	b29b      	uxth	r3, r3
 8002634:	ee07 3a90 	vmov	s15, r3
 8002638:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800263c:	4b86      	ldr	r3, [pc, #536]	@ (8002858 <HAL_ADCEx_InjectedConvCpltCallback+0x278>)
 800263e:	edd3 7a00 	vldr	s15, [r3]
 8002642:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002646:	4b85      	ldr	r3, [pc, #532]	@ (800285c <HAL_ADCEx_InjectedConvCpltCallback+0x27c>)
 8002648:	edd3 7a00 	vldr	s15, [r3]
 800264c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002650:	4b83      	ldr	r3, [pc, #524]	@ (8002860 <HAL_ADCEx_InjectedConvCpltCallback+0x280>)
 8002652:	edc3 7a00 	vstr	s15, [r3]
	B1 = Inj_B1 * SlopeA1 + A1_Intercept;
 8002656:	4b7d      	ldr	r3, [pc, #500]	@ (800284c <HAL_ADCEx_InjectedConvCpltCallback+0x26c>)
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	b29b      	uxth	r3, r3
 800265c:	ee07 3a90 	vmov	s15, r3
 8002660:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002664:	4b7c      	ldr	r3, [pc, #496]	@ (8002858 <HAL_ADCEx_InjectedConvCpltCallback+0x278>)
 8002666:	edd3 7a00 	vldr	s15, [r3]
 800266a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800266e:	4b7b      	ldr	r3, [pc, #492]	@ (800285c <HAL_ADCEx_InjectedConvCpltCallback+0x27c>)
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002678:	4b7a      	ldr	r3, [pc, #488]	@ (8002864 <HAL_ADCEx_InjectedConvCpltCallback+0x284>)
 800267a:	edc3 7a00 	vstr	s15, [r3]
	C1 = -(A1+B1);
 800267e:	4b78      	ldr	r3, [pc, #480]	@ (8002860 <HAL_ADCEx_InjectedConvCpltCallback+0x280>)
 8002680:	ed93 7a00 	vldr	s14, [r3]
 8002684:	4b77      	ldr	r3, [pc, #476]	@ (8002864 <HAL_ADCEx_InjectedConvCpltCallback+0x284>)
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268e:	eef1 7a67 	vneg.f32	s15, s15
 8002692:	4b75      	ldr	r3, [pc, #468]	@ (8002868 <HAL_ADCEx_InjectedConvCpltCallback+0x288>)
 8002694:	edc3 7a00 	vstr	s15, [r3]

	A2 = Inj_A2 * SlopeA1 + A1_Intercept;
 8002698:	4b6d      	ldr	r3, [pc, #436]	@ (8002850 <HAL_ADCEx_InjectedConvCpltCallback+0x270>)
 800269a:	881b      	ldrh	r3, [r3, #0]
 800269c:	b29b      	uxth	r3, r3
 800269e:	ee07 3a90 	vmov	s15, r3
 80026a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026a6:	4b6c      	ldr	r3, [pc, #432]	@ (8002858 <HAL_ADCEx_InjectedConvCpltCallback+0x278>)
 80026a8:	edd3 7a00 	vldr	s15, [r3]
 80026ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026b0:	4b6a      	ldr	r3, [pc, #424]	@ (800285c <HAL_ADCEx_InjectedConvCpltCallback+0x27c>)
 80026b2:	edd3 7a00 	vldr	s15, [r3]
 80026b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026ba:	4b6c      	ldr	r3, [pc, #432]	@ (800286c <HAL_ADCEx_InjectedConvCpltCallback+0x28c>)
 80026bc:	edc3 7a00 	vstr	s15, [r3]
	B2 = Inj_B2 * SlopeA1 + A1_Intercept;
 80026c0:	4b64      	ldr	r3, [pc, #400]	@ (8002854 <HAL_ADCEx_InjectedConvCpltCallback+0x274>)
 80026c2:	881b      	ldrh	r3, [r3, #0]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	ee07 3a90 	vmov	s15, r3
 80026ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ce:	4b62      	ldr	r3, [pc, #392]	@ (8002858 <HAL_ADCEx_InjectedConvCpltCallback+0x278>)
 80026d0:	edd3 7a00 	vldr	s15, [r3]
 80026d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026d8:	4b60      	ldr	r3, [pc, #384]	@ (800285c <HAL_ADCEx_InjectedConvCpltCallback+0x27c>)
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e2:	4b63      	ldr	r3, [pc, #396]	@ (8002870 <HAL_ADCEx_InjectedConvCpltCallback+0x290>)
 80026e4:	edc3 7a00 	vstr	s15, [r3]
	C2 = -(A2+B2);
 80026e8:	4b60      	ldr	r3, [pc, #384]	@ (800286c <HAL_ADCEx_InjectedConvCpltCallback+0x28c>)
 80026ea:	ed93 7a00 	vldr	s14, [r3]
 80026ee:	4b60      	ldr	r3, [pc, #384]	@ (8002870 <HAL_ADCEx_InjectedConvCpltCallback+0x290>)
 80026f0:	edd3 7a00 	vldr	s15, [r3]
 80026f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f8:	eef1 7a67 	vneg.f32	s15, s15
 80026fc:	4b5d      	ldr	r3, [pc, #372]	@ (8002874 <HAL_ADCEx_InjectedConvCpltCallback+0x294>)
 80026fe:	edc3 7a00 	vstr	s15, [r3]

	if (Activate = 1)
 8002702:	4b5d      	ldr	r3, [pc, #372]	@ (8002878 <HAL_ADCEx_InjectedConvCpltCallback+0x298>)
 8002704:	2201      	movs	r2, #1
 8002706:	801a      	strh	r2, [r3, #0]
	{

		rc1.TargetValue = freq_pu;
 8002708:	4b5c      	ldr	r3, [pc, #368]	@ (800287c <HAL_ADCEx_InjectedConvCpltCallback+0x29c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a5c      	ldr	r2, [pc, #368]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800270e:	6013      	str	r3, [r2, #0]
		RC_MACRO(rc1);
 8002710:	4b5b      	ldr	r3, [pc, #364]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002712:	ed93 7a00 	vldr	s14, [r3]
 8002716:	4b5a      	ldr	r3, [pc, #360]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002718:	edd3 7a05 	vldr	s15, [r3, #20]
 800271c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002720:	4b57      	ldr	r3, [pc, #348]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002722:	edc3 7a07 	vstr	s15, [r3, #28]
 8002726:	4b56      	ldr	r3, [pc, #344]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002728:	edd3 7a07 	vldr	s15, [r3, #28]
 800272c:	eeb0 7ae7 	vabs.f32	s14, s15
 8002730:	4b53      	ldr	r3, [pc, #332]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002732:	edd3 7a08 	vldr	s15, [r3, #32]
 8002736:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800273a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800273e:	db54      	blt.n	80027ea <HAL_ADCEx_InjectedConvCpltCallback+0x20a>
 8002740:	4b4f      	ldr	r3, [pc, #316]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	3301      	adds	r3, #1
 8002746:	4a4e      	ldr	r2, [pc, #312]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002748:	6113      	str	r3, [r2, #16]
 800274a:	4b4d      	ldr	r3, [pc, #308]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800274c:	691a      	ldr	r2, [r3, #16]
 800274e:	4b4c      	ldr	r3, [pc, #304]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	429a      	cmp	r2, r3
 8002754:	d34d      	bcc.n	80027f2 <HAL_ADCEx_InjectedConvCpltCallback+0x212>
 8002756:	4b4a      	ldr	r3, [pc, #296]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002758:	ed93 7a00 	vldr	s14, [r3]
 800275c:	4b48      	ldr	r3, [pc, #288]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800275e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002762:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800276a:	db0b      	blt.n	8002784 <HAL_ADCEx_InjectedConvCpltCallback+0x1a4>
 800276c:	4b44      	ldr	r3, [pc, #272]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800276e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002772:	4b43      	ldr	r3, [pc, #268]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002774:	edd3 7a08 	vldr	s15, [r3, #32]
 8002778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800277c:	4b40      	ldr	r3, [pc, #256]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800277e:	edc3 7a05 	vstr	s15, [r3, #20]
 8002782:	e00a      	b.n	800279a <HAL_ADCEx_InjectedConvCpltCallback+0x1ba>
 8002784:	4b3e      	ldr	r3, [pc, #248]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002786:	ed93 7a05 	vldr	s14, [r3, #20]
 800278a:	4b3d      	ldr	r3, [pc, #244]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800278c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002790:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002794:	4b3a      	ldr	r3, [pc, #232]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 8002796:	edc3 7a05 	vstr	s15, [r3, #20]
 800279a:	4b39      	ldr	r3, [pc, #228]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 800279c:	ed93 7a05 	vldr	s14, [r3, #20]
 80027a0:	4b37      	ldr	r3, [pc, #220]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80027a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ae:	db04      	blt.n	80027ba <HAL_ADCEx_InjectedConvCpltCallback+0x1da>
 80027b0:	4b33      	ldr	r3, [pc, #204]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	4a32      	ldr	r2, [pc, #200]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027b6:	6153      	str	r3, [r2, #20]
 80027b8:	e013      	b.n	80027e2 <HAL_ADCEx_InjectedConvCpltCallback+0x202>
 80027ba:	4b31      	ldr	r3, [pc, #196]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027bc:	ed93 7a05 	vldr	s14, [r3, #20]
 80027c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80027c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027ce:	d804      	bhi.n	80027da <HAL_ADCEx_InjectedConvCpltCallback+0x1fa>
 80027d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027d6:	6153      	str	r3, [r2, #20]
 80027d8:	e003      	b.n	80027e2 <HAL_ADCEx_InjectedConvCpltCallback+0x202>
 80027da:	4b29      	ldr	r3, [pc, #164]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027dc:	695b      	ldr	r3, [r3, #20]
 80027de:	4a28      	ldr	r2, [pc, #160]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027e0:	6153      	str	r3, [r2, #20]
 80027e2:	4b27      	ldr	r3, [pc, #156]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	611a      	str	r2, [r3, #16]
 80027e8:	e003      	b.n	80027f2 <HAL_ADCEx_InjectedConvCpltCallback+0x212>
 80027ea:	4b25      	ldr	r3, [pc, #148]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027ec:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 80027f0:	619a      	str	r2, [r3, #24]

		rg1.Freq = rc1.SetpointValue;
 80027f2:	4b23      	ldr	r3, [pc, #140]	@ (8002880 <HAL_ADCEx_InjectedConvCpltCallback+0x2a0>)
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	4a23      	ldr	r2, [pc, #140]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 80027f8:	6013      	str	r3, [r2, #0]
		RG_MACRO(rg1);
 80027fa:	4b22      	ldr	r3, [pc, #136]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 80027fc:	ed93 7a02 	vldr	s14, [r3, #8]
 8002800:	4b20      	ldr	r3, [pc, #128]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 8002802:	edd3 6a01 	vldr	s13, [r3, #4]
 8002806:	4b1f      	ldr	r3, [pc, #124]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 8002808:	edd3 7a00 	vldr	s15, [r3]
 800280c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002810:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002814:	4b1b      	ldr	r3, [pc, #108]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 8002816:	edc3 7a02 	vstr	s15, [r3, #8]
 800281a:	4b1a      	ldr	r3, [pc, #104]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 800281c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002820:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282c:	dd2c      	ble.n	8002888 <HAL_ADCEx_InjectedConvCpltCallback+0x2a8>
 800282e:	4b15      	ldr	r3, [pc, #84]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 8002830:	edd3 7a02 	vldr	s15, [r3, #8]
 8002834:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002838:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800283c:	4b11      	ldr	r3, [pc, #68]	@ (8002884 <HAL_ADCEx_InjectedConvCpltCallback+0x2a4>)
 800283e:	edc3 7a02 	vstr	s15, [r3, #8]
 8002842:	e035      	b.n	80028b0 <HAL_ADCEx_InjectedConvCpltCallback+0x2d0>
 8002844:	20000418 	.word	0x20000418
 8002848:	200006d0 	.word	0x200006d0
 800284c:	200006d2 	.word	0x200006d2
 8002850:	200006d4 	.word	0x200006d4
 8002854:	200006d6 	.word	0x200006d6
 8002858:	20000014 	.word	0x20000014
 800285c:	20000018 	.word	0x20000018
 8002860:	2000650c 	.word	0x2000650c
 8002864:	20006510 	.word	0x20006510
 8002868:	20006514 	.word	0x20006514
 800286c:	20006518 	.word	0x20006518
 8002870:	2000651c 	.word	0x2000651c
 8002874:	20006520 	.word	0x20006520
 8002878:	20006502 	.word	0x20006502
 800287c:	20000008 	.word	0x20000008
 8002880:	20000040 	.word	0x20000040
 8002884:	20000028 	.word	0x20000028
 8002888:	4b4d      	ldr	r3, [pc, #308]	@ (80029c0 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 800288a:	edd3 7a02 	vldr	s15, [r3, #8]
 800288e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8002892:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289a:	d509      	bpl.n	80028b0 <HAL_ADCEx_InjectedConvCpltCallback+0x2d0>
 800289c:	4b48      	ldr	r3, [pc, #288]	@ (80029c0 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 800289e:	edd3 7a02 	vldr	s15, [r3, #8]
 80028a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80028aa:	4b45      	ldr	r3, [pc, #276]	@ (80029c0 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 80028ac:	edc3 7a02 	vstr	s15, [r3, #8]
 80028b0:	4b43      	ldr	r3, [pc, #268]	@ (80029c0 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	4a42      	ldr	r2, [pc, #264]	@ (80029c0 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 80028b6:	6113      	str	r3, [r2, #16]

		// define inputs for inverse park transform
		Angle1  = rg1.Out*2*PI ;
 80028b8:	4b41      	ldr	r3, [pc, #260]	@ (80029c0 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 80028ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80028be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80028c2:	ee17 0a90 	vmov	r0, s15
 80028c6:	f7fd fe67 	bl	8000598 <__aeabi_f2d>
 80028ca:	a33b      	add	r3, pc, #236	@ (adr r3, 80029b8 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>)
 80028cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d0:	f7fd feba 	bl	8000648 <__aeabi_dmul>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4610      	mov	r0, r2
 80028da:	4619      	mov	r1, r3
 80028dc:	f7fe f9ac 	bl	8000c38 <__aeabi_d2f>
 80028e0:	4603      	mov	r3, r0
 80028e2:	4a38      	ldr	r2, [pc, #224]	@ (80029c4 <HAL_ADCEx_InjectedConvCpltCallback+0x3e4>)
 80028e4:	6013      	str	r3, [r2, #0]
		Angle2  = fmod((Angle1 - phase_shift),TwoPI);
 80028e6:	4b37      	ldr	r3, [pc, #220]	@ (80029c4 <HAL_ADCEx_InjectedConvCpltCallback+0x3e4>)
 80028e8:	ed93 7a00 	vldr	s14, [r3]
 80028ec:	4b36      	ldr	r3, [pc, #216]	@ (80029c8 <HAL_ADCEx_InjectedConvCpltCallback+0x3e8>)
 80028ee:	edd3 7a00 	vldr	s15, [r3]
 80028f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028f6:	ee17 0a90 	vmov	r0, s15
 80028fa:	f7fd fe4d 	bl	8000598 <__aeabi_f2d>
 80028fe:	4604      	mov	r4, r0
 8002900:	460d      	mov	r5, r1
 8002902:	4b32      	ldr	r3, [pc, #200]	@ (80029cc <HAL_ADCEx_InjectedConvCpltCallback+0x3ec>)
 8002904:	4618      	mov	r0, r3
 8002906:	f7fd fe47 	bl	8000598 <__aeabi_f2d>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	ec43 2b11 	vmov	d1, r2, r3
 8002912:	ec45 4b10 	vmov	d0, r4, r5
 8002916:	f00d f993 	bl	800fc40 <fmod>
 800291a:	ec53 2b10 	vmov	r2, r3, d0
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	f7fe f989 	bl	8000c38 <__aeabi_d2f>
 8002926:	4603      	mov	r3, r0
 8002928:	4a29      	ldr	r2, [pc, #164]	@ (80029d0 <HAL_ADCEx_InjectedConvCpltCallback+0x3f0>)
 800292a:	6013      	str	r3, [r2, #0]

		vhz1.Freq = rc1.SetpointValue;
 800292c:	4b29      	ldr	r3, [pc, #164]	@ (80029d4 <HAL_ADCEx_InjectedConvCpltCallback+0x3f4>)
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	4a29      	ldr	r2, [pc, #164]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002932:	6013      	str	r3, [r2, #0]
		VHZ_PROF_MACRO(vhz1);
 8002934:	4b28      	ldr	r3, [pc, #160]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a27      	ldr	r2, [pc, #156]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800293a:	6213      	str	r3, [r2, #32]
 800293c:	4b26      	ldr	r3, [pc, #152]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800293e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002942:	4b25      	ldr	r3, [pc, #148]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002944:	edd3 7a02 	vldr	s15, [r3, #8]
 8002948:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800294c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002950:	d804      	bhi.n	800295c <HAL_ADCEx_InjectedConvCpltCallback+0x37c>
 8002952:	4b21      	ldr	r3, [pc, #132]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	4a20      	ldr	r2, [pc, #128]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002958:	6053      	str	r3, [r2, #4]
 800295a:	e059      	b.n	8002a10 <HAL_ADCEx_InjectedConvCpltCallback+0x430>
 800295c:	4b1e      	ldr	r3, [pc, #120]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800295e:	ed93 7a08 	vldr	s14, [r3, #32]
 8002962:	4b1d      	ldr	r3, [pc, #116]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002964:	edd3 7a02 	vldr	s15, [r3, #8]
 8002968:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800296c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002970:	dd34      	ble.n	80029dc <HAL_ADCEx_InjectedConvCpltCallback+0x3fc>
 8002972:	4b19      	ldr	r3, [pc, #100]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002974:	ed93 7a08 	vldr	s14, [r3, #32]
 8002978:	4b17      	ldr	r3, [pc, #92]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800297a:	edd3 7a03 	vldr	s15, [r3, #12]
 800297e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002986:	d829      	bhi.n	80029dc <HAL_ADCEx_InjectedConvCpltCallback+0x3fc>
 8002988:	4b13      	ldr	r3, [pc, #76]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800298a:	695b      	ldr	r3, [r3, #20]
 800298c:	4a12      	ldr	r2, [pc, #72]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800298e:	61d3      	str	r3, [r2, #28]
 8002990:	4b11      	ldr	r3, [pc, #68]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002992:	ed93 7a06 	vldr	s14, [r3, #24]
 8002996:	4b10      	ldr	r3, [pc, #64]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 8002998:	edd3 6a07 	vldr	s13, [r3, #28]
 800299c:	4b0e      	ldr	r3, [pc, #56]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 800299e:	edd3 7a08 	vldr	s15, [r3, #32]
 80029a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029aa:	4b0b      	ldr	r3, [pc, #44]	@ (80029d8 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>)
 80029ac:	edc3 7a01 	vstr	s15, [r3, #4]
 80029b0:	e02e      	b.n	8002a10 <HAL_ADCEx_InjectedConvCpltCallback+0x430>
 80029b2:	bf00      	nop
 80029b4:	f3af 8000 	nop.w
 80029b8:	54442d11 	.word	0x54442d11
 80029bc:	400921fb 	.word	0x400921fb
 80029c0:	20000028 	.word	0x20000028
 80029c4:	20006524 	.word	0x20006524
 80029c8:	20000010 	.word	0x20000010
 80029cc:	40c90fdb 	.word	0x40c90fdb
 80029d0:	20006528 	.word	0x20006528
 80029d4:	20000040 	.word	0x20000040
 80029d8:	200065d8 	.word	0x200065d8
 80029dc:	4bbc      	ldr	r3, [pc, #752]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 80029de:	ed93 7a08 	vldr	s14, [r3, #32]
 80029e2:	4bbb      	ldr	r3, [pc, #748]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 80029e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80029e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f0:	dd0e      	ble.n	8002a10 <HAL_ADCEx_InjectedConvCpltCallback+0x430>
 80029f2:	4bb7      	ldr	r3, [pc, #732]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 80029f4:	ed93 7a08 	vldr	s14, [r3, #32]
 80029f8:	4bb5      	ldr	r3, [pc, #724]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 80029fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80029fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a06:	d503      	bpl.n	8002a10 <HAL_ADCEx_InjectedConvCpltCallback+0x430>
 8002a08:	4bb1      	ldr	r3, [pc, #708]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 8002a0a:	695b      	ldr	r3, [r3, #20]
 8002a0c:	4ab0      	ldr	r2, [pc, #704]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 8002a0e:	6053      	str	r3, [r2, #4]

		Vq = 0;
 8002a10:	4bb0      	ldr	r3, [pc, #704]	@ (8002cd4 <HAL_ADCEx_InjectedConvCpltCallback+0x6f4>)
 8002a12:	f04f 0200 	mov.w	r2, #0
 8002a16:	601a      	str	r2, [r3, #0]
		Vd = vhz1.VoltOut;
 8002a18:	4bad      	ldr	r3, [pc, #692]	@ (8002cd0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f0>)
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	4aae      	ldr	r2, [pc, #696]	@ (8002cd8 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 8002a1e:	6013      	str	r3, [r2, #0]

		ipark1.Sine   = sin(Angle1);
 8002a20:	4bae      	ldr	r3, [pc, #696]	@ (8002cdc <HAL_ADCEx_InjectedConvCpltCallback+0x6fc>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fd fdb7 	bl	8000598 <__aeabi_f2d>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	460b      	mov	r3, r1
 8002a2e:	ec43 2b10 	vmov	d0, r2, r3
 8002a32:	f00d f989 	bl	800fd48 <sin>
 8002a36:	ec53 2b10 	vmov	r2, r3, d0
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f7fe f8fb 	bl	8000c38 <__aeabi_d2f>
 8002a42:	4603      	mov	r3, r0
 8002a44:	4aa6      	ldr	r2, [pc, #664]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002a46:	6153      	str	r3, [r2, #20]
		ipark1.Cosine = cos(Angle1);
 8002a48:	4ba4      	ldr	r3, [pc, #656]	@ (8002cdc <HAL_ADCEx_InjectedConvCpltCallback+0x6fc>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fda3 	bl	8000598 <__aeabi_f2d>
 8002a52:	4602      	mov	r2, r0
 8002a54:	460b      	mov	r3, r1
 8002a56:	ec43 2b10 	vmov	d0, r2, r3
 8002a5a:	f00d f921 	bl	800fca0 <cos>
 8002a5e:	ec53 2b10 	vmov	r2, r3, d0
 8002a62:	4610      	mov	r0, r2
 8002a64:	4619      	mov	r1, r3
 8002a66:	f7fe f8e7 	bl	8000c38 <__aeabi_d2f>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	4a9c      	ldr	r2, [pc, #624]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002a6e:	6193      	str	r3, [r2, #24]
		ipark2.Sine   = sin(Angle2);
 8002a70:	4b9c      	ldr	r3, [pc, #624]	@ (8002ce4 <HAL_ADCEx_InjectedConvCpltCallback+0x704>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7fd fd8f 	bl	8000598 <__aeabi_f2d>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	ec43 2b10 	vmov	d0, r2, r3
 8002a82:	f00d f961 	bl	800fd48 <sin>
 8002a86:	ec53 2b10 	vmov	r2, r3, d0
 8002a8a:	4610      	mov	r0, r2
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f7fe f8d3 	bl	8000c38 <__aeabi_d2f>
 8002a92:	4603      	mov	r3, r0
 8002a94:	4a94      	ldr	r2, [pc, #592]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002a96:	6153      	str	r3, [r2, #20]
		ipark2.Cosine = cos(Angle2);
 8002a98:	4b92      	ldr	r3, [pc, #584]	@ (8002ce4 <HAL_ADCEx_InjectedConvCpltCallback+0x704>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7fd fd7b 	bl	8000598 <__aeabi_f2d>
 8002aa2:	4602      	mov	r2, r0
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	ec43 2b10 	vmov	d0, r2, r3
 8002aaa:	f00d f8f9 	bl	800fca0 <cos>
 8002aae:	ec53 2b10 	vmov	r2, r3, d0
 8002ab2:	4610      	mov	r0, r2
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f7fe f8bf 	bl	8000c38 <__aeabi_d2f>
 8002aba:	4603      	mov	r3, r0
 8002abc:	4a8a      	ldr	r2, [pc, #552]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002abe:	6193      	str	r3, [r2, #24]

		ipark1.Ds = Vd;
 8002ac0:	4b85      	ldr	r3, [pc, #532]	@ (8002cd8 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a86      	ldr	r2, [pc, #536]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002ac6:	60d3      	str	r3, [r2, #12]
		ipark1.Qs = Vq;
 8002ac8:	4b82      	ldr	r3, [pc, #520]	@ (8002cd4 <HAL_ADCEx_InjectedConvCpltCallback+0x6f4>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a84      	ldr	r2, [pc, #528]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002ace:	6113      	str	r3, [r2, #16]
		ipark2.Ds = Vd;
 8002ad0:	4b81      	ldr	r3, [pc, #516]	@ (8002cd8 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a84      	ldr	r2, [pc, #528]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002ad6:	60d3      	str	r3, [r2, #12]
		ipark2.Qs = Vq;
 8002ad8:	4b7e      	ldr	r3, [pc, #504]	@ (8002cd4 <HAL_ADCEx_InjectedConvCpltCallback+0x6f4>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a82      	ldr	r2, [pc, #520]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002ade:	6113      	str	r3, [r2, #16]

		IPARK_MACRO(ipark1);
 8002ae0:	4b7f      	ldr	r3, [pc, #508]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002ae2:	ed93 7a03 	vldr	s14, [r3, #12]
 8002ae6:	4b7e      	ldr	r3, [pc, #504]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002ae8:	edd3 7a06 	vldr	s15, [r3, #24]
 8002aec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002af0:	4b7b      	ldr	r3, [pc, #492]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002af2:	edd3 6a04 	vldr	s13, [r3, #16]
 8002af6:	4b7a      	ldr	r3, [pc, #488]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002af8:	edd3 7a05 	vldr	s15, [r3, #20]
 8002afc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b04:	4b76      	ldr	r3, [pc, #472]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002b06:	edc3 7a00 	vstr	s15, [r3]
 8002b0a:	4b75      	ldr	r3, [pc, #468]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002b0c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b10:	4b73      	ldr	r3, [pc, #460]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002b12:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b1a:	4b71      	ldr	r3, [pc, #452]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002b1c:	edd3 6a03 	vldr	s13, [r3, #12]
 8002b20:	4b6f      	ldr	r3, [pc, #444]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002b22:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b2e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ce0 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8002b30:	edc3 7a01 	vstr	s15, [r3, #4]
		IPARK_MACRO(ipark2);
 8002b34:	4b6c      	ldr	r3, [pc, #432]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b36:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b3a:	4b6b      	ldr	r3, [pc, #428]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b3c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b44:	4b68      	ldr	r3, [pc, #416]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b46:	edd3 6a04 	vldr	s13, [r3, #16]
 8002b4a:	4b67      	ldr	r3, [pc, #412]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b4c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b58:	4b63      	ldr	r3, [pc, #396]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b5a:	edc3 7a00 	vstr	s15, [r3]
 8002b5e:	4b62      	ldr	r3, [pc, #392]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b60:	ed93 7a04 	vldr	s14, [r3, #16]
 8002b64:	4b60      	ldr	r3, [pc, #384]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b66:	edd3 7a06 	vldr	s15, [r3, #24]
 8002b6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b6e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b70:	edd3 6a03 	vldr	s13, [r3, #12]
 8002b74:	4b5c      	ldr	r3, [pc, #368]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b76:	edd3 7a05 	vldr	s15, [r3, #20]
 8002b7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b82:	4b59      	ldr	r3, [pc, #356]	@ (8002ce8 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8002b84:	edc3 7a01 	vstr	s15, [r3, #4]

		clarke1.As = A1*INV_IBASE;
 8002b88:	4b58      	ldr	r3, [pc, #352]	@ (8002cec <HAL_ADCEx_InjectedConvCpltCallback+0x70c>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7fd fd03 	bl	8000598 <__aeabi_f2d>
 8002b92:	a349      	add	r3, pc, #292	@ (adr r3, 8002cb8 <HAL_ADCEx_InjectedConvCpltCallback+0x6d8>)
 8002b94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b98:	f7fd fd56 	bl	8000648 <__aeabi_dmul>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	460b      	mov	r3, r1
 8002ba0:	4610      	mov	r0, r2
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	f7fe f848 	bl	8000c38 <__aeabi_d2f>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	4a51      	ldr	r2, [pc, #324]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002bac:	6013      	str	r3, [r2, #0]
		clarke1.Bs = B1*INV_IBASE;
 8002bae:	4b51      	ldr	r3, [pc, #324]	@ (8002cf4 <HAL_ADCEx_InjectedConvCpltCallback+0x714>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7fd fcf0 	bl	8000598 <__aeabi_f2d>
 8002bb8:	a33f      	add	r3, pc, #252	@ (adr r3, 8002cb8 <HAL_ADCEx_InjectedConvCpltCallback+0x6d8>)
 8002bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbe:	f7fd fd43 	bl	8000648 <__aeabi_dmul>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	460b      	mov	r3, r1
 8002bc6:	4610      	mov	r0, r2
 8002bc8:	4619      	mov	r1, r3
 8002bca:	f7fe f835 	bl	8000c38 <__aeabi_d2f>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	4a47      	ldr	r2, [pc, #284]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002bd2:	6053      	str	r3, [r2, #4]
		CLARKE_MACRO(clarke1);
 8002bd4:	4b46      	ldr	r3, [pc, #280]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a45      	ldr	r2, [pc, #276]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002bda:	60d3      	str	r3, [r2, #12]
 8002bdc:	4b44      	ldr	r3, [pc, #272]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002bde:	ed93 7a00 	vldr	s14, [r3]
 8002be2:	4b43      	ldr	r3, [pc, #268]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002be4:	edd3 7a01 	vldr	s15, [r3, #4]
 8002be8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002bec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bf0:	ee17 0a90 	vmov	r0, s15
 8002bf4:	f7fd fcd0 	bl	8000598 <__aeabi_f2d>
 8002bf8:	a331      	add	r3, pc, #196	@ (adr r3, 8002cc0 <HAL_ADCEx_InjectedConvCpltCallback+0x6e0>)
 8002bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bfe:	f7fd fd23 	bl	8000648 <__aeabi_dmul>
 8002c02:	4602      	mov	r2, r0
 8002c04:	460b      	mov	r3, r1
 8002c06:	4610      	mov	r0, r2
 8002c08:	4619      	mov	r1, r3
 8002c0a:	f7fe f815 	bl	8000c38 <__aeabi_d2f>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	4a37      	ldr	r2, [pc, #220]	@ (8002cf0 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8002c12:	6113      	str	r3, [r2, #16]

		volt1.DcBusVolt = 1;
 8002c14:	4b38      	ldr	r3, [pc, #224]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c16:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002c1a:	601a      	str	r2, [r3, #0]
		volt1.MfuncV1 = svgen1.Ta;
 8002c1c:	4b37      	ldr	r3, [pc, #220]	@ (8002cfc <HAL_ADCEx_InjectedConvCpltCallback+0x71c>)
 8002c1e:	689b      	ldr	r3, [r3, #8]
 8002c20:	4a35      	ldr	r2, [pc, #212]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c22:	6053      	str	r3, [r2, #4]
		volt1.MfuncV2 = svgen1.Tb;
 8002c24:	4b35      	ldr	r3, [pc, #212]	@ (8002cfc <HAL_ADCEx_InjectedConvCpltCallback+0x71c>)
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	4a33      	ldr	r2, [pc, #204]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c2a:	6093      	str	r3, [r2, #8]
		volt1.MfuncV3 = svgen1.Tc;
 8002c2c:	4b33      	ldr	r3, [pc, #204]	@ (8002cfc <HAL_ADCEx_InjectedConvCpltCallback+0x71c>)
 8002c2e:	691b      	ldr	r3, [r3, #16]
 8002c30:	4a31      	ldr	r2, [pc, #196]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c32:	60d3      	str	r3, [r2, #12]
		PHASEVOLT_MACRO(volt1);
 8002c34:	4b30      	ldr	r3, [pc, #192]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fd fcad 	bl	8000598 <__aeabi_f2d>
 8002c3e:	a322      	add	r3, pc, #136	@ (adr r3, 8002cc8 <HAL_ADCEx_InjectedConvCpltCallback+0x6e8>)
 8002c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c44:	f7fd fd00 	bl	8000648 <__aeabi_dmul>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	4619      	mov	r1, r3
 8002c50:	f7fd fff2 	bl	8000c38 <__aeabi_d2f>
 8002c54:	4603      	mov	r3, r0
 8002c56:	4a28      	ldr	r2, [pc, #160]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c58:	6293      	str	r3, [r2, #40]	@ 0x28
 8002c5a:	4b27      	ldr	r3, [pc, #156]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c5c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002c60:	4b25      	ldr	r3, [pc, #148]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c62:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c66:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c6a:	4b23      	ldr	r3, [pc, #140]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c6c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c70:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c74:	4b20      	ldr	r3, [pc, #128]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c76:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c7a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c82:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c84:	edc3 7a05 	vstr	s15, [r3, #20]
 8002c88:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c8a:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8002c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c90:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c94:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c98:	4b17      	ldr	r3, [pc, #92]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002c9a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002c9e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002ca2:	4b15      	ldr	r3, [pc, #84]	@ (8002cf8 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8002ca4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ca8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002cac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cb0:	e026      	b.n	8002d00 <HAL_ADCEx_InjectedConvCpltCallback+0x720>
 8002cb2:	bf00      	nop
 8002cb4:	f3af 8000 	nop.w
 8002cb8:	9999999a 	.word	0x9999999a
 8002cbc:	3fd99999 	.word	0x3fd99999
 8002cc0:	45903342 	.word	0x45903342
 8002cc4:	3fe279a7 	.word	0x3fe279a7
 8002cc8:	55555519 	.word	0x55555519
 8002ccc:	3fd55555 	.word	0x3fd55555
 8002cd0:	200065d8 	.word	0x200065d8
 8002cd4:	20006508 	.word	0x20006508
 8002cd8:	20006504 	.word	0x20006504
 8002cdc:	20006524 	.word	0x20006524
 8002ce0:	20006558 	.word	0x20006558
 8002ce4:	20006528 	.word	0x20006528
 8002ce8:	20006574 	.word	0x20006574
 8002cec:	2000650c 	.word	0x2000650c
 8002cf0:	20006544 	.word	0x20006544
 8002cf4:	20006510 	.word	0x20006510
 8002cf8:	200065fc 	.word	0x200065fc
 8002cfc:	20006590 	.word	0x20006590
 8002d00:	4bc3      	ldr	r3, [pc, #780]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d02:	edc3 7a06 	vstr	s15, [r3, #24]
 8002d06:	4bc2      	ldr	r3, [pc, #776]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	4ac1      	ldr	r2, [pc, #772]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d0c:	6213      	str	r3, [r2, #32]
 8002d0e:	4bc0      	ldr	r3, [pc, #768]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d10:	ed93 7a05 	vldr	s14, [r3, #20]
 8002d14:	4bbe      	ldr	r3, [pc, #760]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d16:	edd3 7a06 	vldr	s15, [r3, #24]
 8002d1a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d22:	ee17 0a90 	vmov	r0, s15
 8002d26:	f7fd fc37 	bl	8000598 <__aeabi_f2d>
 8002d2a:	a3b7      	add	r3, pc, #732	@ (adr r3, 8003008 <HAL_ADCEx_InjectedConvCpltCallback+0xa28>)
 8002d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d30:	f7fd fc8a 	bl	8000648 <__aeabi_dmul>
 8002d34:	4602      	mov	r2, r0
 8002d36:	460b      	mov	r3, r1
 8002d38:	4610      	mov	r0, r2
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	f7fd ff7c 	bl	8000c38 <__aeabi_d2f>
 8002d40:	4603      	mov	r3, r0
 8002d42:	4ab3      	ldr	r2, [pc, #716]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d44:	6253      	str	r3, [r2, #36]	@ 0x24

		flux1.UDsS = volt1.Valpha;
 8002d46:	4bb2      	ldr	r3, [pc, #712]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d48:	6a1b      	ldr	r3, [r3, #32]
 8002d4a:	4ab2      	ldr	r2, [pc, #712]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d4c:	65d3      	str	r3, [r2, #92]	@ 0x5c
		flux1.UQsS = volt1.Vbeta;
 8002d4e:	4bb0      	ldr	r3, [pc, #704]	@ (8003010 <HAL_ADCEx_InjectedConvCpltCallback+0xa30>)
 8002d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d52:	4ab0      	ldr	r2, [pc, #704]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d54:	66d3      	str	r3, [r2, #108]	@ 0x6c
		flux1.IDsS = clarke1.Alpha;
 8002d56:	4bb0      	ldr	r3, [pc, #704]	@ (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0xa38>)
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	4aae      	ldr	r2, [pc, #696]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d5c:	6093      	str	r3, [r2, #8]
		flux1.IQsS = clarke1.Beta;
 8002d5e:	4bae      	ldr	r3, [pc, #696]	@ (8003018 <HAL_ADCEx_InjectedConvCpltCallback+0xa38>)
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	4aac      	ldr	r2, [pc, #688]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d64:	6053      	str	r3, [r2, #4]
		FLUX_OBS_MACRO(flux1);
 8002d66:	4bab      	ldr	r3, [pc, #684]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	f7fd fc14 	bl	8000598 <__aeabi_f2d>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	ec43 2b10 	vmov	d0, r2, r3
 8002d78:	f00c ffe6 	bl	800fd48 <sin>
 8002d7c:	ec53 2b10 	vmov	r2, r3, d0
 8002d80:	4610      	mov	r0, r2
 8002d82:	4619      	mov	r1, r3
 8002d84:	f7fd ff58 	bl	8000c38 <__aeabi_d2f>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	4aa2      	ldr	r2, [pc, #648]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d8c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 8002d90:	4ba0      	ldr	r3, [pc, #640]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7fd fbff 	bl	8000598 <__aeabi_f2d>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	ec43 2b10 	vmov	d0, r2, r3
 8002da2:	f00c ff7d 	bl	800fca0 <cos>
 8002da6:	ec53 2b10 	vmov	r2, r3, d0
 8002daa:	4610      	mov	r0, r2
 8002dac:	4619      	mov	r1, r3
 8002dae:	f7fd ff43 	bl	8000c38 <__aeabi_d2f>
 8002db2:	4603      	mov	r3, r0
 8002db4:	4a97      	ldr	r2, [pc, #604]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002db6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8002dba:	4b96      	ldr	r3, [pc, #600]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dbc:	ed93 7a01 	vldr	s14, [r3, #4]
 8002dc0:	4b94      	ldr	r3, [pc, #592]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dc2:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8002dc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dca:	4b92      	ldr	r3, [pc, #584]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dcc:	edc3 7a03 	vstr	s15, [r3, #12]
 8002dd0:	4b90      	ldr	r3, [pc, #576]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dd2:	ed93 7a03 	vldr	s14, [r3, #12]
 8002dd6:	4b8f      	ldr	r3, [pc, #572]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dd8:	edd3 6a02 	vldr	s13, [r3, #8]
 8002ddc:	4b8d      	ldr	r3, [pc, #564]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dde:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8002de2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002de6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dea:	4b8a      	ldr	r3, [pc, #552]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002dec:	edc3 7a03 	vstr	s15, [r3, #12]
 8002df0:	4b88      	ldr	r3, [pc, #544]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002df2:	ed93 7a04 	vldr	s14, [r3, #16]
 8002df6:	4b87      	ldr	r3, [pc, #540]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002df8:	edd3 7a05 	vldr	s15, [r3, #20]
 8002dfc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e00:	4b84      	ldr	r3, [pc, #528]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e02:	edd3 6a06 	vldr	s13, [r3, #24]
 8002e06:	4b83      	ldr	r3, [pc, #524]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e08:	edd3 7a03 	vldr	s15, [r3, #12]
 8002e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e14:	4b7f      	ldr	r3, [pc, #508]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e16:	edc3 7a05 	vstr	s15, [r3, #20]
 8002e1a:	4b7e      	ldr	r3, [pc, #504]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e1c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e20:	4b7c      	ldr	r3, [pc, #496]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e22:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8002e26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e2a:	4b7a      	ldr	r3, [pc, #488]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e2c:	edc3 7a08 	vstr	s15, [r3, #32]
 8002e30:	4b78      	ldr	r3, [pc, #480]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e32:	ed93 7a05 	vldr	s14, [r3, #20]
 8002e36:	4b77      	ldr	r3, [pc, #476]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e38:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 8002e3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e40:	4b74      	ldr	r3, [pc, #464]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e42:	edc3 7a07 	vstr	s15, [r3, #28]
 8002e46:	4b73      	ldr	r3, [pc, #460]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e48:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002e4c:	4b71      	ldr	r3, [pc, #452]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e4e:	edd3 7a08 	vldr	s15, [r3, #32]
 8002e52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e56:	4b6f      	ldr	r3, [pc, #444]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e58:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8002e5c:	4b6d      	ldr	r3, [pc, #436]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e5e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e6a:	4b6a      	ldr	r3, [pc, #424]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e6c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
 8002e70:	4b68      	ldr	r3, [pc, #416]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e72:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 8002e76:	4b67      	ldr	r3, [pc, #412]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e78:	edd3 7a07 	vldr	s15, [r3, #28]
 8002e7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e80:	4b64      	ldr	r3, [pc, #400]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e82:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 8002e86:	4b63      	ldr	r3, [pc, #396]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e88:	edd3 7a01 	vldr	s15, [r3, #4]
 8002e8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e94:	4b5f      	ldr	r3, [pc, #380]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e96:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 8002e9a:	4b5e      	ldr	r3, [pc, #376]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002e9c:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8002ea0:	4b5c      	ldr	r3, [pc, #368]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ea2:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8002ea6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eaa:	4b5a      	ldr	r3, [pc, #360]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002eac:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8002eb0:	4b58      	ldr	r3, [pc, #352]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002eb2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002eb6:	4b57      	ldr	r3, [pc, #348]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002eb8:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002ebc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec0:	4b54      	ldr	r3, [pc, #336]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ec2:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002ec6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002eca:	4b52      	ldr	r3, [pc, #328]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ecc:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
 8002ed0:	4b50      	ldr	r3, [pc, #320]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ed2:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002ed6:	4b4f      	ldr	r3, [pc, #316]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ed8:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8002edc:	4b4d      	ldr	r3, [pc, #308]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ede:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002ee2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ee6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002eea:	4b4a      	ldr	r3, [pc, #296]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002eec:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 8002ef0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ef4:	4b47      	ldr	r3, [pc, #284]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ef6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 8002efa:	4b46      	ldr	r3, [pc, #280]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002efc:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 8002f00:	4b44      	ldr	r3, [pc, #272]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f02:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8002f06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f0a:	4b42      	ldr	r3, [pc, #264]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f0c:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 8002f10:	4b40      	ldr	r3, [pc, #256]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f12:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002f16:	4b3f      	ldr	r3, [pc, #252]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f18:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002f1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f20:	4b3c      	ldr	r3, [pc, #240]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f22:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f2a:	4b3a      	ldr	r3, [pc, #232]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f2c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
 8002f30:	4b38      	ldr	r3, [pc, #224]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f32:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002f36:	4b37      	ldr	r3, [pc, #220]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f38:	edd3 6a12 	vldr	s13, [r3, #72]	@ 0x48
 8002f3c:	4b35      	ldr	r3, [pc, #212]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f3e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8002f42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f4a:	4b32      	ldr	r3, [pc, #200]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f4c:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 8002f50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f54:	4b2f      	ldr	r3, [pc, #188]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f56:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
 8002f5a:	4b2e      	ldr	r3, [pc, #184]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5e:	4a2d      	ldr	r2, [pc, #180]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f64:	4b2b      	ldr	r3, [pc, #172]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f66:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8002f6a:	4b2a      	ldr	r3, [pc, #168]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f6c:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8002f70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f74:	4b27      	ldr	r3, [pc, #156]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f76:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8002f7a:	4b26      	ldr	r3, [pc, #152]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f7c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f88:	4b22      	ldr	r3, [pc, #136]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f8a:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
 8002f8e:	4b21      	ldr	r3, [pc, #132]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f92:	4618      	mov	r0, r3
 8002f94:	f7fd fb00 	bl	8000598 <__aeabi_f2d>
 8002f98:	4604      	mov	r4, r0
 8002f9a:	460d      	mov	r5, r1
 8002f9c:	4b1d      	ldr	r3, [pc, #116]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002f9e:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8002fa2:	4b1c      	ldr	r3, [pc, #112]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002fa4:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 8002fa8:	4b1a      	ldr	r3, [pc, #104]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002faa:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8002fae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fb6:	ee17 0a90 	vmov	r0, s15
 8002fba:	f7fd faed 	bl	8000598 <__aeabi_f2d>
 8002fbe:	f04f 0200 	mov.w	r2, #0
 8002fc2:	4b16      	ldr	r3, [pc, #88]	@ (800301c <HAL_ADCEx_InjectedConvCpltCallback+0xa3c>)
 8002fc4:	f7fd fb40 	bl	8000648 <__aeabi_dmul>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4620      	mov	r0, r4
 8002fce:	4629      	mov	r1, r5
 8002fd0:	f7fd f984 	bl	80002dc <__adddf3>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4610      	mov	r0, r2
 8002fda:	4619      	mov	r1, r3
 8002fdc:	f7fd fe2c 	bl	8000c38 <__aeabi_d2f>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4a0c      	ldr	r2, [pc, #48]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002fe4:	6353      	str	r3, [r2, #52]	@ 0x34
 8002fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002fe8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002fea:	4a0a      	ldr	r2, [pc, #40]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002fec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ff2:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 8002ff6:	4b07      	ldr	r3, [pc, #28]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8002ff8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8002ffc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003000:	4b04      	ldr	r3, [pc, #16]	@ (8003014 <HAL_ADCEx_InjectedConvCpltCallback+0xa34>)
 8003002:	edd3 6a18 	vldr	s13, [r3, #96]	@ 0x60
 8003006:	e00b      	b.n	8003020 <HAL_ADCEx_InjectedConvCpltCallback+0xa40>
 8003008:	45903342 	.word	0x45903342
 800300c:	3fe279a7 	.word	0x3fe279a7
 8003010:	200065fc 	.word	0x200065fc
 8003014:	20006628 	.word	0x20006628
 8003018:	20006544 	.word	0x20006544
 800301c:	3fe00000 	.word	0x3fe00000
 8003020:	4bbb      	ldr	r3, [pc, #748]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003022:	edd3 7a01 	vldr	s15, [r3, #4]
 8003026:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800302a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800302e:	4bb8      	ldr	r3, [pc, #736]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003030:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
 8003034:	4bb6      	ldr	r3, [pc, #728]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003038:	4618      	mov	r0, r3
 800303a:	f7fd faad 	bl	8000598 <__aeabi_f2d>
 800303e:	4604      	mov	r4, r0
 8003040:	460d      	mov	r5, r1
 8003042:	4bb3      	ldr	r3, [pc, #716]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003044:	ed93 7a19 	vldr	s14, [r3, #100]	@ 0x64
 8003048:	4bb1      	ldr	r3, [pc, #708]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800304a:	edd3 6a1a 	vldr	s13, [r3, #104]	@ 0x68
 800304e:	4bb0      	ldr	r3, [pc, #704]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003050:	edd3 7a20 	vldr	s15, [r3, #128]	@ 0x80
 8003054:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	ee17 0a90 	vmov	r0, s15
 8003060:	f7fd fa9a 	bl	8000598 <__aeabi_f2d>
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	4baa      	ldr	r3, [pc, #680]	@ (8003314 <HAL_ADCEx_InjectedConvCpltCallback+0xd34>)
 800306a:	f7fd faed 	bl	8000648 <__aeabi_dmul>
 800306e:	4602      	mov	r2, r0
 8003070:	460b      	mov	r3, r1
 8003072:	4620      	mov	r0, r4
 8003074:	4629      	mov	r1, r5
 8003076:	f7fd f931 	bl	80002dc <__adddf3>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4610      	mov	r0, r2
 8003080:	4619      	mov	r1, r3
 8003082:	f7fd fdd9 	bl	8000c38 <__aeabi_d2f>
 8003086:	4603      	mov	r3, r0
 8003088:	4aa1      	ldr	r2, [pc, #644]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800308a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800308c:	4ba0      	ldr	r3, [pc, #640]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800308e:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8003092:	4b9f      	ldr	r3, [pc, #636]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003094:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003098:	ee27 7a27 	vmul.f32	s14, s14, s15
 800309c:	4b9c      	ldr	r3, [pc, #624]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800309e:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 80030a2:	4b9b      	ldr	r3, [pc, #620]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030a4:	edd3 7a02 	vldr	s15, [r3, #8]
 80030a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030b0:	4b97      	ldr	r3, [pc, #604]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030b2:	edc3 7a1e 	vstr	s15, [r3, #120]	@ 0x78
 80030b6:	4b96      	ldr	r3, [pc, #600]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030b8:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 80030bc:	4b94      	ldr	r3, [pc, #592]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030be:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80030c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030c6:	4b92      	ldr	r3, [pc, #584]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030c8:	edd3 6a1c 	vldr	s13, [r3, #112]	@ 0x70
 80030cc:	4b90      	ldr	r3, [pc, #576]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030ce:	edd3 7a01 	vldr	s15, [r3, #4]
 80030d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030da:	4b8d      	ldr	r3, [pc, #564]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030dc:	edc3 7a1f 	vstr	s15, [r3, #124]	@ 0x7c
 80030e0:	4b8b      	ldr	r3, [pc, #556]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7fd fa57 	bl	8000598 <__aeabi_f2d>
 80030ea:	4604      	mov	r4, r0
 80030ec:	460d      	mov	r5, r1
 80030ee:	4b88      	ldr	r3, [pc, #544]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 80030f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7fd fa50 	bl	8000598 <__aeabi_f2d>
 80030f8:	4602      	mov	r2, r0
 80030fa:	460b      	mov	r3, r1
 80030fc:	ec43 2b11 	vmov	d1, r2, r3
 8003100:	ec45 4b10 	vmov	d0, r4, r5
 8003104:	f00c fd9a 	bl	800fc3c <atan2>
 8003108:	ec53 2b10 	vmov	r2, r3, d0
 800310c:	4610      	mov	r0, r2
 800310e:	4619      	mov	r1, r3
 8003110:	f7fd fd92 	bl	8000c38 <__aeabi_d2f>
 8003114:	4603      	mov	r3, r0
 8003116:	4a7e      	ldr	r2, [pc, #504]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003118:	6013      	str	r3, [r2, #0]
 800311a:	4b7d      	ldr	r3, [pc, #500]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800311c:	edd3 7a00 	vldr	s15, [r3]
 8003120:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003128:	d512      	bpl.n	8003150 <HAL_ADCEx_InjectedConvCpltCallback+0xb70>
 800312a:	4b79      	ldr	r3, [pc, #484]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	4618      	mov	r0, r3
 8003130:	f7fd fa32 	bl	8000598 <__aeabi_f2d>
 8003134:	a36e      	add	r3, pc, #440	@ (adr r3, 80032f0 <HAL_ADCEx_InjectedConvCpltCallback+0xd10>)
 8003136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800313a:	f7fd f8cf 	bl	80002dc <__adddf3>
 800313e:	4602      	mov	r2, r0
 8003140:	460b      	mov	r3, r1
 8003142:	4610      	mov	r0, r2
 8003144:	4619      	mov	r1, r3
 8003146:	f7fd fd77 	bl	8000c38 <__aeabi_d2f>
 800314a:	4603      	mov	r3, r0
 800314c:	4a70      	ldr	r2, [pc, #448]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800314e:	6013      	str	r3, [r2, #0]

		speed1.IDsS = clarke1.Alpha;
 8003150:	4b71      	ldr	r3, [pc, #452]	@ (8003318 <HAL_ADCEx_InjectedConvCpltCallback+0xd38>)
 8003152:	68db      	ldr	r3, [r3, #12]
 8003154:	4a71      	ldr	r2, [pc, #452]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003156:	6093      	str	r3, [r2, #8]
		speed1.IQsS = clarke1.Beta;
 8003158:	4b6f      	ldr	r3, [pc, #444]	@ (8003318 <HAL_ADCEx_InjectedConvCpltCallback+0xd38>)
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	4a6f      	ldr	r2, [pc, #444]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800315e:	6013      	str	r3, [r2, #0]
		speed1.PsiDrS = flux1.PsiDrS;
 8003160:	4b6b      	ldr	r3, [pc, #428]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003162:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003164:	4a6d      	ldr	r2, [pc, #436]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003166:	6053      	str	r3, [r2, #4]
		speed1.PsiQrS = flux1.PsiQrS;
 8003168:	4b69      	ldr	r3, [pc, #420]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 800316a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800316c:	4a6b      	ldr	r2, [pc, #428]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800316e:	60d3      	str	r3, [r2, #12]
		speed1.ThetaFlux = flux1.ThetaFlux*Oneby2PI;
 8003170:	4b67      	ldr	r3, [pc, #412]	@ (8003310 <HAL_ADCEx_InjectedConvCpltCallback+0xd30>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f7fd fa0f 	bl	8000598 <__aeabi_f2d>
 800317a:	a35f      	add	r3, pc, #380	@ (adr r3, 80032f8 <HAL_ADCEx_InjectedConvCpltCallback+0xd18>)
 800317c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003180:	f7fd fa62 	bl	8000648 <__aeabi_dmul>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4610      	mov	r0, r2
 800318a:	4619      	mov	r1, r3
 800318c:	f7fd fd54 	bl	8000c38 <__aeabi_d2f>
 8003190:	4603      	mov	r3, r0
 8003192:	4a62      	ldr	r2, [pc, #392]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003194:	6193      	str	r3, [r2, #24]
		SPEEDEST_MACRO(speed1);
 8003196:	4b61      	ldr	r3, [pc, #388]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003198:	ed93 7a01 	vldr	s14, [r3, #4]
 800319c:	4b5f      	ldr	r3, [pc, #380]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800319e:	edd3 7a01 	vldr	s15, [r3, #4]
 80031a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031a6:	4b5d      	ldr	r3, [pc, #372]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80031ac:	4b5b      	ldr	r3, [pc, #364]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031ae:	edd3 7a03 	vldr	s15, [r3, #12]
 80031b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ba:	4b58      	ldr	r3, [pc, #352]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031bc:	edc3 7a05 	vstr	s15, [r3, #20]
 80031c0:	4b56      	ldr	r3, [pc, #344]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031c2:	ed93 7a04 	vldr	s14, [r3, #16]
 80031c6:	4b55      	ldr	r3, [pc, #340]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031c8:	edd3 6a01 	vldr	s13, [r3, #4]
 80031cc:	4b53      	ldr	r3, [pc, #332]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031ce:	edd3 7a00 	vldr	s15, [r3]
 80031d2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031d6:	4b51      	ldr	r3, [pc, #324]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031d8:	ed93 6a03 	vldr	s12, [r3, #12]
 80031dc:	4b4f      	ldr	r3, [pc, #316]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031de:	edd3 7a02 	vldr	s15, [r3, #8]
 80031e2:	ee66 7a27 	vmul.f32	s15, s12, s15
 80031e6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80031ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031ee:	4b4b      	ldr	r3, [pc, #300]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031f0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 80031f4:	4b49      	ldr	r3, [pc, #292]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031f6:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 80031fa:	4b48      	ldr	r3, [pc, #288]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80031fc:	ed93 7a05 	vldr	s14, [r3, #20]
 8003200:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003204:	4b45      	ldr	r3, [pc, #276]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003206:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c
 800320a:	4b44      	ldr	r3, [pc, #272]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	4618      	mov	r0, r3
 8003210:	f7fd f9c2 	bl	8000598 <__aeabi_f2d>
 8003214:	2301      	movs	r3, #1
 8003216:	461c      	mov	r4, r3
 8003218:	a339      	add	r3, pc, #228	@ (adr r3, 8003300 <HAL_ADCEx_InjectedConvCpltCallback+0xd20>)
 800321a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800321e:	f7fd fc85 	bl	8000b2c <__aeabi_dcmplt>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d101      	bne.n	800322c <HAL_ADCEx_InjectedConvCpltCallback+0xc4c>
 8003228:	2300      	movs	r3, #0
 800322a:	461c      	mov	r4, r3
 800322c:	b2e4      	uxtb	r4, r4
 800322e:	4b3b      	ldr	r3, [pc, #236]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003230:	699b      	ldr	r3, [r3, #24]
 8003232:	4618      	mov	r0, r3
 8003234:	f7fd f9b0 	bl	8000598 <__aeabi_f2d>
 8003238:	2301      	movs	r3, #1
 800323a:	461d      	mov	r5, r3
 800323c:	a332      	add	r3, pc, #200	@ (adr r3, 8003308 <HAL_ADCEx_InjectedConvCpltCallback+0xd28>)
 800323e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003242:	f7fd fc91 	bl	8000b68 <__aeabi_dcmpgt>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_ADCEx_InjectedConvCpltCallback+0xc70>
 800324c:	2300      	movs	r3, #0
 800324e:	461d      	mov	r5, r3
 8003250:	b2eb      	uxtb	r3, r5
 8003252:	4023      	ands	r3, r4
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d010      	beq.n	800327c <HAL_ADCEx_InjectedConvCpltCallback+0xc9c>
 800325a:	4b30      	ldr	r3, [pc, #192]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800325c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003260:	4b2e      	ldr	r3, [pc, #184]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003262:	edd3 6a06 	vldr	s13, [r3, #24]
 8003266:	4b2d      	ldr	r3, [pc, #180]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003268:	edd3 7a08 	vldr	s15, [r3, #32]
 800326c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003274:	4b29      	ldr	r3, [pc, #164]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003276:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 800327a:	e003      	b.n	8003284 <HAL_ADCEx_InjectedConvCpltCallback+0xca4>
 800327c:	4b27      	ldr	r3, [pc, #156]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800327e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003280:	4a26      	ldr	r2, [pc, #152]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003282:	6413      	str	r3, [r2, #64]	@ 0x40
 8003284:	4b25      	ldr	r3, [pc, #148]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003286:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800328a:	4b24      	ldr	r3, [pc, #144]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800328c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003290:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003294:	4b21      	ldr	r3, [pc, #132]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 8003296:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800329a:	4b20      	ldr	r3, [pc, #128]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 800329c:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80032a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032a8:	4b1c      	ldr	r3, [pc, #112]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032aa:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 80032ae:	4b1b      	ldr	r3, [pc, #108]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	4a1a      	ldr	r2, [pc, #104]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032b4:	6213      	str	r3, [r2, #32]
 80032b6:	4b19      	ldr	r3, [pc, #100]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032b8:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80032bc:	4b17      	ldr	r3, [pc, #92]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032be:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80032c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80032c6:	4b15      	ldr	r3, [pc, #84]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032c8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
 80032cc:	4b13      	ldr	r3, [pc, #76]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032ce:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80032d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80032d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032de:	dd1f      	ble.n	8003320 <HAL_ADCEx_InjectedConvCpltCallback+0xd40>
 80032e0:	4b0e      	ldr	r3, [pc, #56]	@ (800331c <HAL_ADCEx_InjectedConvCpltCallback+0xd3c>)
 80032e2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80032e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80032e8:	e02c      	b.n	8003344 <HAL_ADCEx_InjectedConvCpltCallback+0xd64>
 80032ea:	bf00      	nop
 80032ec:	f3af 8000 	nop.w
 80032f0:	54442d11 	.word	0x54442d11
 80032f4:	401921fb 	.word	0x401921fb
 80032f8:	6725feed 	.word	0x6725feed
 80032fc:	3fc45f30 	.word	0x3fc45f30
 8003300:	9999999a 	.word	0x9999999a
 8003304:	3fe99999 	.word	0x3fe99999
 8003308:	9999999a 	.word	0x9999999a
 800330c:	3fc99999 	.word	0x3fc99999
 8003310:	20006628 	.word	0x20006628
 8003314:	3fe00000 	.word	0x3fe00000
 8003318:	20006544 	.word	0x20006544
 800331c:	200001e4 	.word	0x200001e4
 8003320:	4ba9      	ldr	r3, [pc, #676]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 8003322:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003326:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800332a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800332e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003332:	d503      	bpl.n	800333c <HAL_ADCEx_InjectedConvCpltCallback+0xd5c>
 8003334:	4ba4      	ldr	r3, [pc, #656]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 8003336:	4aa5      	ldr	r2, [pc, #660]	@ (80035cc <HAL_ADCEx_InjectedConvCpltCallback+0xfec>)
 8003338:	631a      	str	r2, [r3, #48]	@ 0x30
 800333a:	e003      	b.n	8003344 <HAL_ADCEx_InjectedConvCpltCallback+0xd64>
 800333c:	4ba2      	ldr	r3, [pc, #648]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 800333e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003340:	4aa1      	ldr	r2, [pc, #644]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 8003342:	6313      	str	r3, [r2, #48]	@ 0x30
 8003344:	4ba0      	ldr	r3, [pc, #640]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 8003346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003348:	ee07 3a90 	vmov	s15, r3
 800334c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003350:	4b9d      	ldr	r3, [pc, #628]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 8003352:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003356:	ee67 7a27 	vmul.f32	s15, s14, s15
 800335a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800335e:	ee17 2a90 	vmov	r2, s15
 8003362:	4b99      	ldr	r3, [pc, #612]	@ (80035c8 <HAL_ADCEx_InjectedConvCpltCallback+0xfe8>)
 8003364:	639a      	str	r2, [r3, #56]	@ 0x38

		// define inputs for Space vector Generation
		svgen1.Ualpha = ipark1.Alpha;
 8003366:	4b9a      	ldr	r3, [pc, #616]	@ (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0xff0>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a9a      	ldr	r2, [pc, #616]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800336c:	6013      	str	r3, [r2, #0]
		svgen1.Ubeta  = ipark1.Beta;
 800336e:	4b98      	ldr	r3, [pc, #608]	@ (80035d0 <HAL_ADCEx_InjectedConvCpltCallback+0xff0>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	4a98      	ldr	r2, [pc, #608]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003374:	6053      	str	r3, [r2, #4]
		svgen2.Ualpha = ipark2.Alpha;
 8003376:	4b98      	ldr	r3, [pc, #608]	@ (80035d8 <HAL_ADCEx_InjectedConvCpltCallback+0xff8>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a98      	ldr	r2, [pc, #608]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 800337c:	6013      	str	r3, [r2, #0]
		svgen2.Ubeta  = ipark2.Beta;
 800337e:	4b96      	ldr	r3, [pc, #600]	@ (80035d8 <HAL_ADCEx_InjectedConvCpltCallback+0xff8>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	4a96      	ldr	r2, [pc, #600]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003384:	6053      	str	r3, [r2, #4]


		SVGENDQ_MACRO(svgen1);
 8003386:	4b93      	ldr	r3, [pc, #588]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	4a92      	ldr	r2, [pc, #584]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800338c:	6153      	str	r3, [r2, #20]
 800338e:	4b91      	ldr	r3, [pc, #580]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003390:	edd3 7a01 	vldr	s15, [r3, #4]
 8003394:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003398:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800339c:	ee16 0a90 	vmov	r0, s13
 80033a0:	f7fd f8fa 	bl	8000598 <__aeabi_f2d>
 80033a4:	4604      	mov	r4, r0
 80033a6:	460d      	mov	r5, r1
 80033a8:	4b8a      	ldr	r3, [pc, #552]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7fd f8f3 	bl	8000598 <__aeabi_f2d>
 80033b2:	a383      	add	r3, pc, #524	@ (adr r3, 80035c0 <HAL_ADCEx_InjectedConvCpltCallback+0xfe0>)
 80033b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b8:	f7fd f946 	bl	8000648 <__aeabi_dmul>
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	4620      	mov	r0, r4
 80033c2:	4629      	mov	r1, r5
 80033c4:	f7fc ff8a 	bl	80002dc <__adddf3>
 80033c8:	4602      	mov	r2, r0
 80033ca:	460b      	mov	r3, r1
 80033cc:	4610      	mov	r0, r2
 80033ce:	4619      	mov	r1, r3
 80033d0:	f7fd fc32 	bl	8000c38 <__aeabi_d2f>
 80033d4:	4603      	mov	r3, r0
 80033d6:	4a7f      	ldr	r2, [pc, #508]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033d8:	6193      	str	r3, [r2, #24]
 80033da:	4b7e      	ldr	r3, [pc, #504]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033dc:	ed93 7a06 	vldr	s14, [r3, #24]
 80033e0:	4b7c      	ldr	r3, [pc, #496]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033e2:	edd3 7a05 	vldr	s15, [r3, #20]
 80033e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033ea:	4b7a      	ldr	r3, [pc, #488]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033ec:	edc3 7a07 	vstr	s15, [r3, #28]
 80033f0:	4b78      	ldr	r3, [pc, #480]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033f2:	2203      	movs	r2, #3
 80033f4:	841a      	strh	r2, [r3, #32]
 80033f6:	4b77      	ldr	r3, [pc, #476]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80033f8:	edd3 7a06 	vldr	s15, [r3, #24]
 80033fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003404:	dd04      	ble.n	8003410 <HAL_ADCEx_InjectedConvCpltCallback+0xe30>
 8003406:	4b73      	ldr	r3, [pc, #460]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003408:	8c1b      	ldrh	r3, [r3, #32]
 800340a:	3b01      	subs	r3, #1
 800340c:	b29b      	uxth	r3, r3
 800340e:	e001      	b.n	8003414 <HAL_ADCEx_InjectedConvCpltCallback+0xe34>
 8003410:	4b70      	ldr	r3, [pc, #448]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003412:	8c1b      	ldrh	r3, [r3, #32]
 8003414:	4a6f      	ldr	r2, [pc, #444]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003416:	8413      	strh	r3, [r2, #32]
 8003418:	4b6e      	ldr	r3, [pc, #440]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800341a:	edd3 7a07 	vldr	s15, [r3, #28]
 800341e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003426:	dd04      	ble.n	8003432 <HAL_ADCEx_InjectedConvCpltCallback+0xe52>
 8003428:	4b6a      	ldr	r3, [pc, #424]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800342a:	8c1b      	ldrh	r3, [r3, #32]
 800342c:	3b01      	subs	r3, #1
 800342e:	b29b      	uxth	r3, r3
 8003430:	e001      	b.n	8003436 <HAL_ADCEx_InjectedConvCpltCallback+0xe56>
 8003432:	4b68      	ldr	r3, [pc, #416]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003434:	8c1b      	ldrh	r3, [r3, #32]
 8003436:	4a67      	ldr	r2, [pc, #412]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003438:	8413      	strh	r3, [r2, #32]
 800343a:	4b66      	ldr	r3, [pc, #408]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800343c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003440:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003448:	d505      	bpl.n	8003456 <HAL_ADCEx_InjectedConvCpltCallback+0xe76>
 800344a:	4b62      	ldr	r3, [pc, #392]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800344c:	8c1b      	ldrh	r3, [r3, #32]
 800344e:	f1c3 0307 	rsb	r3, r3, #7
 8003452:	b29b      	uxth	r3, r3
 8003454:	e001      	b.n	800345a <HAL_ADCEx_InjectedConvCpltCallback+0xe7a>
 8003456:	4b5f      	ldr	r3, [pc, #380]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003458:	8c1b      	ldrh	r3, [r3, #32]
 800345a:	4a5e      	ldr	r2, [pc, #376]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800345c:	8413      	strh	r3, [r2, #32]
 800345e:	4b5d      	ldr	r3, [pc, #372]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003460:	8c1b      	ldrh	r3, [r3, #32]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d003      	beq.n	800346e <HAL_ADCEx_InjectedConvCpltCallback+0xe8e>
 8003466:	4b5b      	ldr	r3, [pc, #364]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003468:	8c1b      	ldrh	r3, [r3, #32]
 800346a:	2b04      	cmp	r3, #4
 800346c:	d117      	bne.n	800349e <HAL_ADCEx_InjectedConvCpltCallback+0xebe>
 800346e:	4b59      	ldr	r3, [pc, #356]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003470:	699b      	ldr	r3, [r3, #24]
 8003472:	4a58      	ldr	r2, [pc, #352]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003474:	6093      	str	r3, [r2, #8]
 8003476:	4b57      	ldr	r3, [pc, #348]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003478:	ed93 7a05 	vldr	s14, [r3, #20]
 800347c:	4b55      	ldr	r3, [pc, #340]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800347e:	edd3 7a07 	vldr	s15, [r3, #28]
 8003482:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003486:	4b53      	ldr	r3, [pc, #332]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003488:	edc3 7a03 	vstr	s15, [r3, #12]
 800348c:	4b51      	ldr	r3, [pc, #324]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800348e:	edd3 7a06 	vldr	s15, [r3, #24]
 8003492:	eef1 7a67 	vneg.f32	s15, s15
 8003496:	4b4f      	ldr	r3, [pc, #316]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 8003498:	edc3 7a04 	vstr	s15, [r3, #16]
 800349c:	e038      	b.n	8003510 <HAL_ADCEx_InjectedConvCpltCallback+0xf30>
 800349e:	4b4d      	ldr	r3, [pc, #308]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034a0:	8c1b      	ldrh	r3, [r3, #32]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d003      	beq.n	80034ae <HAL_ADCEx_InjectedConvCpltCallback+0xece>
 80034a6:	4b4b      	ldr	r3, [pc, #300]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034a8:	8c1b      	ldrh	r3, [r3, #32]
 80034aa:	2b05      	cmp	r3, #5
 80034ac:	d117      	bne.n	80034de <HAL_ADCEx_InjectedConvCpltCallback+0xefe>
 80034ae:	4b49      	ldr	r3, [pc, #292]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034b0:	ed93 7a07 	vldr	s14, [r3, #28]
 80034b4:	4b47      	ldr	r3, [pc, #284]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034b6:	edd3 7a06 	vldr	s15, [r3, #24]
 80034ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034be:	4b45      	ldr	r3, [pc, #276]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034c0:	edc3 7a02 	vstr	s15, [r3, #8]
 80034c4:	4b43      	ldr	r3, [pc, #268]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	4a42      	ldr	r2, [pc, #264]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034ca:	60d3      	str	r3, [r2, #12]
 80034cc:	4b41      	ldr	r3, [pc, #260]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034ce:	edd3 7a05 	vldr	s15, [r3, #20]
 80034d2:	eef1 7a67 	vneg.f32	s15, s15
 80034d6:	4b3f      	ldr	r3, [pc, #252]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034d8:	edc3 7a04 	vstr	s15, [r3, #16]
 80034dc:	e018      	b.n	8003510 <HAL_ADCEx_InjectedConvCpltCallback+0xf30>
 80034de:	4b3d      	ldr	r3, [pc, #244]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	4a3c      	ldr	r2, [pc, #240]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034e4:	6093      	str	r3, [r2, #8]
 80034e6:	4b3b      	ldr	r3, [pc, #236]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034e8:	edd3 7a07 	vldr	s15, [r3, #28]
 80034ec:	eef1 7a67 	vneg.f32	s15, s15
 80034f0:	4b38      	ldr	r3, [pc, #224]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034f2:	edc3 7a03 	vstr	s15, [r3, #12]
 80034f6:	4b37      	ldr	r3, [pc, #220]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034f8:	ed93 7a05 	vldr	s14, [r3, #20]
 80034fc:	4b35      	ldr	r3, [pc, #212]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 80034fe:	edd3 7a06 	vldr	s15, [r3, #24]
 8003502:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003506:	eef1 7a67 	vneg.f32	s15, s15
 800350a:	4b32      	ldr	r3, [pc, #200]	@ (80035d4 <HAL_ADCEx_InjectedConvCpltCallback+0xff4>)
 800350c:	edc3 7a04 	vstr	s15, [r3, #16]
		SVGENDQ_MACRO(svgen2);
 8003510:	4b32      	ldr	r3, [pc, #200]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	4a31      	ldr	r2, [pc, #196]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003516:	6153      	str	r3, [r2, #20]
 8003518:	4b30      	ldr	r3, [pc, #192]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 800351a:	edd3 7a01 	vldr	s15, [r3, #4]
 800351e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8003522:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003526:	ee16 0a90 	vmov	r0, s13
 800352a:	f7fd f835 	bl	8000598 <__aeabi_f2d>
 800352e:	4604      	mov	r4, r0
 8003530:	460d      	mov	r5, r1
 8003532:	4b2a      	ldr	r3, [pc, #168]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4618      	mov	r0, r3
 8003538:	f7fd f82e 	bl	8000598 <__aeabi_f2d>
 800353c:	a320      	add	r3, pc, #128	@ (adr r3, 80035c0 <HAL_ADCEx_InjectedConvCpltCallback+0xfe0>)
 800353e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003542:	f7fd f881 	bl	8000648 <__aeabi_dmul>
 8003546:	4602      	mov	r2, r0
 8003548:	460b      	mov	r3, r1
 800354a:	4620      	mov	r0, r4
 800354c:	4629      	mov	r1, r5
 800354e:	f7fc fec5 	bl	80002dc <__adddf3>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4610      	mov	r0, r2
 8003558:	4619      	mov	r1, r3
 800355a:	f7fd fb6d 	bl	8000c38 <__aeabi_d2f>
 800355e:	4603      	mov	r3, r0
 8003560:	4a1e      	ldr	r2, [pc, #120]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003562:	6193      	str	r3, [r2, #24]
 8003564:	4b1d      	ldr	r3, [pc, #116]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003566:	ed93 7a06 	vldr	s14, [r3, #24]
 800356a:	4b1c      	ldr	r3, [pc, #112]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 800356c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003570:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003574:	4b19      	ldr	r3, [pc, #100]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003576:	edc3 7a07 	vstr	s15, [r3, #28]
 800357a:	4b18      	ldr	r3, [pc, #96]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 800357c:	2203      	movs	r2, #3
 800357e:	841a      	strh	r2, [r3, #32]
 8003580:	4b16      	ldr	r3, [pc, #88]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003582:	edd3 7a06 	vldr	s15, [r3, #24]
 8003586:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800358a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358e:	dd04      	ble.n	800359a <HAL_ADCEx_InjectedConvCpltCallback+0xfba>
 8003590:	4b12      	ldr	r3, [pc, #72]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 8003592:	8c1b      	ldrh	r3, [r3, #32]
 8003594:	3b01      	subs	r3, #1
 8003596:	b29b      	uxth	r3, r3
 8003598:	e001      	b.n	800359e <HAL_ADCEx_InjectedConvCpltCallback+0xfbe>
 800359a:	4b10      	ldr	r3, [pc, #64]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 800359c:	8c1b      	ldrh	r3, [r3, #32]
 800359e:	4a0f      	ldr	r2, [pc, #60]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 80035a0:	8413      	strh	r3, [r2, #32]
 80035a2:	4b0e      	ldr	r3, [pc, #56]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 80035a4:	edd3 7a07 	vldr	s15, [r3, #28]
 80035a8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b0:	dd16      	ble.n	80035e0 <HAL_ADCEx_InjectedConvCpltCallback+0x1000>
 80035b2:	4b0a      	ldr	r3, [pc, #40]	@ (80035dc <HAL_ADCEx_InjectedConvCpltCallback+0xffc>)
 80035b4:	8c1b      	ldrh	r3, [r3, #32]
 80035b6:	3b01      	subs	r3, #1
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	e013      	b.n	80035e4 <HAL_ADCEx_InjectedConvCpltCallback+0x1004>
 80035bc:	f3af 8000 	nop.w
 80035c0:	a1cac083 	.word	0xa1cac083
 80035c4:	3febb645 	.word	0x3febb645
 80035c8:	200001e4 	.word	0x200001e4
 80035cc:	bf800000 	.word	0xbf800000
 80035d0:	20006558 	.word	0x20006558
 80035d4:	20006590 	.word	0x20006590
 80035d8:	20006574 	.word	0x20006574
 80035dc:	200065b4 	.word	0x200065b4
 80035e0:	4b42      	ldr	r3, [pc, #264]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80035e2:	8c1b      	ldrh	r3, [r3, #32]
 80035e4:	4a41      	ldr	r2, [pc, #260]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80035e6:	8413      	strh	r3, [r2, #32]
 80035e8:	4b40      	ldr	r3, [pc, #256]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80035ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80035ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035f6:	d505      	bpl.n	8003604 <HAL_ADCEx_InjectedConvCpltCallback+0x1024>
 80035f8:	4b3c      	ldr	r3, [pc, #240]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80035fa:	8c1b      	ldrh	r3, [r3, #32]
 80035fc:	f1c3 0307 	rsb	r3, r3, #7
 8003600:	b29b      	uxth	r3, r3
 8003602:	e001      	b.n	8003608 <HAL_ADCEx_InjectedConvCpltCallback+0x1028>
 8003604:	4b39      	ldr	r3, [pc, #228]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003606:	8c1b      	ldrh	r3, [r3, #32]
 8003608:	4a38      	ldr	r2, [pc, #224]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800360a:	8413      	strh	r3, [r2, #32]
 800360c:	4b37      	ldr	r3, [pc, #220]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800360e:	8c1b      	ldrh	r3, [r3, #32]
 8003610:	2b01      	cmp	r3, #1
 8003612:	d003      	beq.n	800361c <HAL_ADCEx_InjectedConvCpltCallback+0x103c>
 8003614:	4b35      	ldr	r3, [pc, #212]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003616:	8c1b      	ldrh	r3, [r3, #32]
 8003618:	2b04      	cmp	r3, #4
 800361a:	d117      	bne.n	800364c <HAL_ADCEx_InjectedConvCpltCallback+0x106c>
 800361c:	4b33      	ldr	r3, [pc, #204]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800361e:	699b      	ldr	r3, [r3, #24]
 8003620:	4a32      	ldr	r2, [pc, #200]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003622:	6093      	str	r3, [r2, #8]
 8003624:	4b31      	ldr	r3, [pc, #196]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003626:	ed93 7a05 	vldr	s14, [r3, #20]
 800362a:	4b30      	ldr	r3, [pc, #192]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800362c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003630:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003634:	4b2d      	ldr	r3, [pc, #180]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003636:	edc3 7a03 	vstr	s15, [r3, #12]
 800363a:	4b2c      	ldr	r3, [pc, #176]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800363c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003640:	eef1 7a67 	vneg.f32	s15, s15
 8003644:	4b29      	ldr	r3, [pc, #164]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003646:	edc3 7a04 	vstr	s15, [r3, #16]
 800364a:	e038      	b.n	80036be <HAL_ADCEx_InjectedConvCpltCallback+0x10de>
 800364c:	4b27      	ldr	r3, [pc, #156]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800364e:	8c1b      	ldrh	r3, [r3, #32]
 8003650:	2b02      	cmp	r3, #2
 8003652:	d003      	beq.n	800365c <HAL_ADCEx_InjectedConvCpltCallback+0x107c>
 8003654:	4b25      	ldr	r3, [pc, #148]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003656:	8c1b      	ldrh	r3, [r3, #32]
 8003658:	2b05      	cmp	r3, #5
 800365a:	d117      	bne.n	800368c <HAL_ADCEx_InjectedConvCpltCallback+0x10ac>
 800365c:	4b23      	ldr	r3, [pc, #140]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800365e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003662:	4b22      	ldr	r3, [pc, #136]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003664:	edd3 7a06 	vldr	s15, [r3, #24]
 8003668:	ee77 7a27 	vadd.f32	s15, s14, s15
 800366c:	4b1f      	ldr	r3, [pc, #124]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800366e:	edc3 7a02 	vstr	s15, [r3, #8]
 8003672:	4b1e      	ldr	r3, [pc, #120]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003674:	695b      	ldr	r3, [r3, #20]
 8003676:	4a1d      	ldr	r2, [pc, #116]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003678:	60d3      	str	r3, [r2, #12]
 800367a:	4b1c      	ldr	r3, [pc, #112]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800367c:	edd3 7a05 	vldr	s15, [r3, #20]
 8003680:	eef1 7a67 	vneg.f32	s15, s15
 8003684:	4b19      	ldr	r3, [pc, #100]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003686:	edc3 7a04 	vstr	s15, [r3, #16]
 800368a:	e018      	b.n	80036be <HAL_ADCEx_InjectedConvCpltCallback+0x10de>
 800368c:	4b17      	ldr	r3, [pc, #92]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 800368e:	69db      	ldr	r3, [r3, #28]
 8003690:	4a16      	ldr	r2, [pc, #88]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003692:	6093      	str	r3, [r2, #8]
 8003694:	4b15      	ldr	r3, [pc, #84]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 8003696:	edd3 7a07 	vldr	s15, [r3, #28]
 800369a:	eef1 7a67 	vneg.f32	s15, s15
 800369e:	4b13      	ldr	r3, [pc, #76]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80036a0:	edc3 7a03 	vstr	s15, [r3, #12]
 80036a4:	4b11      	ldr	r3, [pc, #68]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80036a6:	ed93 7a05 	vldr	s14, [r3, #20]
 80036aa:	4b10      	ldr	r3, [pc, #64]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80036ac:	edd3 7a06 	vldr	s15, [r3, #24]
 80036b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036b4:	eef1 7a67 	vneg.f32	s15, s15
 80036b8:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <HAL_ADCEx_InjectedConvCpltCallback+0x110c>)
 80036ba:	edc3 7a04 	vstr	s15, [r3, #16]
        }

    #endif


	 if( dLogFloat.count == FBUFF_SIZE-1 )
 80036be:	4b0c      	ldr	r3, [pc, #48]	@ (80036f0 <HAL_ADCEx_InjectedConvCpltCallback+0x1110>)
 80036c0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80036c2:	b21b      	sxth	r3, r3
 80036c4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d108      	bne.n	80036de <HAL_ADCEx_InjectedConvCpltCallback+0x10fe>
		{
			dLogFloat.status=0;
 80036cc:	4b08      	ldr	r3, [pc, #32]	@ (80036f0 <HAL_ADCEx_InjectedConvCpltCallback+0x1110>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	851a      	strh	r2, [r3, #40]	@ 0x28
			dLogFloat.count=0;
 80036d2:	4b07      	ldr	r3, [pc, #28]	@ (80036f0 <HAL_ADCEx_InjectedConvCpltCallback+0x1110>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	861a      	strh	r2, [r3, #48]	@ 0x30
			print_log=1;
 80036d8:	4b06      	ldr	r3, [pc, #24]	@ (80036f4 <HAL_ADCEx_InjectedConvCpltCallback+0x1114>)
 80036da:	2201      	movs	r2, #1
 80036dc:	801a      	strh	r2, [r3, #0]
		}
		DATA_LOG_4CH_FLOAT_run(&dLogFloat);
 80036de:	4804      	ldr	r0, [pc, #16]	@ (80036f0 <HAL_ADCEx_InjectedConvCpltCallback+0x1110>)
 80036e0:	f7fd fd3d 	bl	800115e <DATA_LOG_4CH_FLOAT_run>

}
 80036e4:	bf00      	nop
 80036e6:	3708      	adds	r7, #8
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bdb0      	pop	{r4, r5, r7, pc}
 80036ec:	200065b4 	.word	0x200065b4
 80036f0:	20000708 	.word	0x20000708
 80036f4:	200064fe 	.word	0x200064fe

080036f8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
//		pfc_cnt++;
//		Vdc_INT = (float)(ADC3_buffer[0]);
//		Vdc = ((float)Vdc_INT*VDC_Slope) + VDC_Intercept;
//	}

	if (htim==&htim1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a4e      	ldr	r2, [pc, #312]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003704:	4293      	cmp	r3, r2
 8003706:	f040 8094 	bne.w	8003832 <HAL_TIM_PeriodElapsedCallback+0x13a>
	{
		pwm_cnt++;
 800370a:	4b4d      	ldr	r3, [pc, #308]	@ (8003840 <HAL_TIM_PeriodElapsedCallback+0x148>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3301      	adds	r3, #1
 8003710:	4a4b      	ldr	r2, [pc, #300]	@ (8003840 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8003712:	6013      	str	r3, [r2, #0]

		if (Enable == 1)
 8003714:	4b4b      	ldr	r3, [pc, #300]	@ (8003844 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	2b01      	cmp	r3, #1
 800371a:	d16c      	bne.n	80037f6 <HAL_TIM_PeriodElapsedCallback+0xfe>
//			A2_INT = (float)(ADC2_buffer[2]);
//			B2_INT = (float)(ADC2_buffer[3]);

			#if (MODE == MODE_1 || MODE == MODE_3 )      // Double Space Vector Modulation

			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,((HALF_TBPRD_PWM*svgen1.Ta)+HALF_TBPRD_PWM));
 800371c:	4b4a      	ldr	r3, [pc, #296]	@ (8003848 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800371e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003722:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 8003726:	ee67 7a87 	vmul.f32	s15, s15, s14
 800372a:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 800372e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003732:	4b42      	ldr	r3, [pc, #264]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800373a:	ee17 2a90 	vmov	r2, s15
 800373e:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,((HALF_TBPRD_PWM*svgen1.Tb)+HALF_TBPRD_PWM));
 8003740:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003742:	edd3 7a03 	vldr	s15, [r3, #12]
 8003746:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 800374a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800374e:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 8003752:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003756:	4b39      	ldr	r3, [pc, #228]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800375e:	ee17 2a90 	vmov	r2, s15
 8003762:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,((HALF_TBPRD_PWM*svgen1.Tc)+HALF_TBPRD_PWM));
 8003764:	4b38      	ldr	r3, [pc, #224]	@ (8003848 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8003766:	edd3 7a04 	vldr	s15, [r3, #16]
 800376a:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 800376e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003772:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 8003776:	ee77 7a87 	vadd.f32	s15, s15, s14
 800377a:	4b30      	ldr	r3, [pc, #192]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003782:	ee17 2a90 	vmov	r2, s15
 8003786:	63da      	str	r2, [r3, #60]	@ 0x3c

			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,((HALF_TBPRD_PWM*svgen2.Ta)+HALF_TBPRD_PWM));
 8003788:	4b31      	ldr	r3, [pc, #196]	@ (8003850 <HAL_TIM_PeriodElapsedCallback+0x158>)
 800378a:	edd3 7a02 	vldr	s15, [r3, #8]
 800378e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 8003792:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003796:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 800379a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800379e:	4b2d      	ldr	r3, [pc, #180]	@ (8003854 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037a6:	ee17 2a90 	vmov	r2, s15
 80037aa:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,((HALF_TBPRD_PWM*svgen2.Tb)+HALF_TBPRD_PWM));
 80037ac:	4b28      	ldr	r3, [pc, #160]	@ (8003850 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80037ae:	edd3 7a03 	vldr	s15, [r3, #12]
 80037b2:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 80037b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ba:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 80037be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037c2:	4b24      	ldr	r3, [pc, #144]	@ (8003854 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ca:	ee17 2a90 	vmov	r2, s15
 80037ce:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,((HALF_TBPRD_PWM*svgen2.Tc)+HALF_TBPRD_PWM));
 80037d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003850 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80037d2:	edd3 7a04 	vldr	s15, [r3, #16]
 80037d6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 80037da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037de:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 800384c <HAL_TIM_PeriodElapsedCallback+0x154>
 80037e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80037e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003854 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ee:	ee17 2a90 	vmov	r2, s15
 80037f2:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,0.0*TBPRD_PWM);
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,0.0*TBPRD_PWM);

		}
		}
}
 80037f4:	e01d      	b.n	8003832 <HAL_TIM_PeriodElapsedCallback+0x13a>
			Reset_Controllers();
 80037f6:	f7fe fcfb 	bl	80021f0 <Reset_Controllers>
			rc1.SetpointValue = 0;
 80037fa:	4b17      	ldr	r3, [pc, #92]	@ (8003858 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80037fc:	f04f 0200 	mov.w	r2, #0
 8003800:	615a      	str	r2, [r3, #20]
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0.0*TBPRD_PWM);
 8003802:	4b0e      	ldr	r3, [pc, #56]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2200      	movs	r2, #0
 8003808:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0.0*TBPRD_PWM);
 800380a:	4b0c      	ldr	r3, [pc, #48]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2200      	movs	r2, #0
 8003810:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0.0*TBPRD_PWM);
 8003812:	4b0a      	ldr	r3, [pc, #40]	@ (800383c <HAL_TIM_PeriodElapsedCallback+0x144>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	2200      	movs	r2, #0
 8003818:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_1,0.0*TBPRD_PWM);
 800381a:	4b0e      	ldr	r3, [pc, #56]	@ (8003854 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	2200      	movs	r2, #0
 8003820:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_2,0.0*TBPRD_PWM);
 8003822:	4b0c      	ldr	r3, [pc, #48]	@ (8003854 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2200      	movs	r2, #0
 8003828:	639a      	str	r2, [r3, #56]	@ 0x38
			__HAL_TIM_SET_COMPARE(&htim8,TIM_CHANNEL_3,0.0*TBPRD_PWM);
 800382a:	4b0a      	ldr	r3, [pc, #40]	@ (8003854 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2200      	movs	r2, #0
 8003830:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8003832:	bf00      	nop
 8003834:	3708      	adds	r7, #8
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000550 	.word	0x20000550
 8003840:	2000001c 	.word	0x2000001c
 8003844:	20006500 	.word	0x20006500
 8003848:	20006590 	.word	0x20006590
 800384c:	46260400 	.word	0x46260400
 8003850:	200065b4 	.word	0x200065b4
 8003854:	200005e8 	.word	0x200005e8
 8003858:	20000040 	.word	0x20000040

0800385c <UARTCommands>:


void UARTCommands()
{
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
	if (HAL_UART_Receive(&huart2, &received, sizeof(received), 10/*HAL_MAX_DELAY*/) == HAL_OK)
 8003860:	230a      	movs	r3, #10
 8003862:	2201      	movs	r2, #1
 8003864:	492b      	ldr	r1, [pc, #172]	@ (8003914 <UARTCommands+0xb8>)
 8003866:	482c      	ldr	r0, [pc, #176]	@ (8003918 <UARTCommands+0xbc>)
 8003868:	f006 ff9d 	bl	800a7a6 <HAL_UART_Receive>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d14e      	bne.n	8003910 <UARTCommands+0xb4>
		  {
			  HAL_UART_Transmit(&huart2,&received,sizeof(received),10/*HAL_MAX_DELAY*/);
 8003872:	230a      	movs	r3, #10
 8003874:	2201      	movs	r2, #1
 8003876:	4927      	ldr	r1, [pc, #156]	@ (8003914 <UARTCommands+0xb8>)
 8003878:	4827      	ldr	r0, [pc, #156]	@ (8003918 <UARTCommands+0xbc>)
 800387a:	f006 ff06 	bl	800a68a <HAL_UART_Transmit>
		  if(received==43){
 800387e:	4b25      	ldr	r3, [pc, #148]	@ (8003914 <UARTCommands+0xb8>)
 8003880:	781b      	ldrb	r3, [r3, #0]
 8003882:	2b2b      	cmp	r3, #43	@ 0x2b
 8003884:	d10c      	bne.n	80038a0 <UARTCommands+0x44>
			  if(duty<2120) duty+=20;
 8003886:	4b25      	ldr	r3, [pc, #148]	@ (800391c <UARTCommands+0xc0>)
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	f640 0247 	movw	r2, #2119	@ 0x847
 800388e:	4293      	cmp	r3, r2
 8003890:	d814      	bhi.n	80038bc <UARTCommands+0x60>
 8003892:	4b22      	ldr	r3, [pc, #136]	@ (800391c <UARTCommands+0xc0>)
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	3314      	adds	r3, #20
 8003898:	b29a      	uxth	r2, r3
 800389a:	4b20      	ldr	r3, [pc, #128]	@ (800391c <UARTCommands+0xc0>)
 800389c:	801a      	strh	r2, [r3, #0]
 800389e:	e00d      	b.n	80038bc <UARTCommands+0x60>
		 // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		  }
		  else if(received==45)
 80038a0:	4b1c      	ldr	r3, [pc, #112]	@ (8003914 <UARTCommands+0xb8>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	2b2d      	cmp	r3, #45	@ 0x2d
 80038a6:	d109      	bne.n	80038bc <UARTCommands+0x60>
		  {
			  if(duty>20) duty-=20;
 80038a8:	4b1c      	ldr	r3, [pc, #112]	@ (800391c <UARTCommands+0xc0>)
 80038aa:	881b      	ldrh	r3, [r3, #0]
 80038ac:	2b14      	cmp	r3, #20
 80038ae:	d905      	bls.n	80038bc <UARTCommands+0x60>
 80038b0:	4b1a      	ldr	r3, [pc, #104]	@ (800391c <UARTCommands+0xc0>)
 80038b2:	881b      	ldrh	r3, [r3, #0]
 80038b4:	3b14      	subs	r3, #20
 80038b6:	b29a      	uxth	r2, r3
 80038b8:	4b18      	ldr	r3, [pc, #96]	@ (800391c <UARTCommands+0xc0>)
 80038ba:	801a      	strh	r2, [r3, #0]
		 // HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		  }
		  if(received=='e')                     // Enable PWM
 80038bc:	4b15      	ldr	r3, [pc, #84]	@ (8003914 <UARTCommands+0xb8>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b65      	cmp	r3, #101	@ 0x65
 80038c2:	d105      	bne.n	80038d0 <UARTCommands+0x74>
		  {
			 PWM_start();
 80038c4:	f7fe fd30 	bl	8002328 <PWM_start>
			 Enable = 1 ;
 80038c8:	4b15      	ldr	r3, [pc, #84]	@ (8003920 <UARTCommands+0xc4>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	801a      	strh	r2, [r3, #0]
			 trigger=2;
			 dLogFloat.status=1;
			 trigger_float=1;
		  }
		  }
}
 80038ce:	e01f      	b.n	8003910 <UARTCommands+0xb4>
		  else if(received=='s')
 80038d0:	4b10      	ldr	r3, [pc, #64]	@ (8003914 <UARTCommands+0xb8>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b73      	cmp	r3, #115	@ 0x73
 80038d6:	d10a      	bne.n	80038ee <UARTCommands+0x92>
			  PWM_stop();
 80038d8:	f7fe fd5e 	bl	8002398 <PWM_stop>
			  user_freq = 0.0f;
 80038dc:	4b11      	ldr	r3, [pc, #68]	@ (8003924 <UARTCommands+0xc8>)
 80038de:	f04f 0200 	mov.w	r2, #0
 80038e2:	601a      	str	r2, [r3, #0]
			  mod_index = 0.0f;
 80038e4:	4b10      	ldr	r3, [pc, #64]	@ (8003928 <UARTCommands+0xcc>)
 80038e6:	f04f 0200 	mov.w	r2, #0
 80038ea:	601a      	str	r2, [r3, #0]
}
 80038ec:	e010      	b.n	8003910 <UARTCommands+0xb4>
		  else if(received=='d')
 80038ee:	4b09      	ldr	r3, [pc, #36]	@ (8003914 <UARTCommands+0xb8>)
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b64      	cmp	r3, #100	@ 0x64
 80038f4:	d10c      	bne.n	8003910 <UARTCommands+0xb4>
			 dLogInt.status=1;
 80038f6:	4b0d      	ldr	r3, [pc, #52]	@ (800392c <UARTCommands+0xd0>)
 80038f8:	2201      	movs	r2, #1
 80038fa:	849a      	strh	r2, [r3, #36]	@ 0x24
			 trigger=2;
 80038fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003930 <UARTCommands+0xd4>)
 80038fe:	2202      	movs	r2, #2
 8003900:	801a      	strh	r2, [r3, #0]
			 dLogFloat.status=1;
 8003902:	4b0c      	ldr	r3, [pc, #48]	@ (8003934 <UARTCommands+0xd8>)
 8003904:	2201      	movs	r2, #1
 8003906:	851a      	strh	r2, [r3, #40]	@ 0x28
			 trigger_float=1;
 8003908:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <UARTCommands+0xdc>)
 800390a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800390e:	601a      	str	r2, [r3, #0]
}
 8003910:	bf00      	nop
 8003912:	bd80      	pop	{r7, pc}
 8003914:	20006748 	.word	0x20006748
 8003918:	20000634 	.word	0x20000634
 800391c:	2000674a 	.word	0x2000674a
 8003920:	20006500 	.word	0x20006500
 8003924:	20000000 	.word	0x20000000
 8003928:	20000004 	.word	0x20000004
 800392c:	200006d8 	.word	0x200006d8
 8003930:	2000674c 	.word	0x2000674c
 8003934:	20000708 	.word	0x20000708
 8003938:	20006750 	.word	0x20006750

0800393c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003940:	b672      	cpsid	i
}
 8003942:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003944:	bf00      	nop
 8003946:	e7fd      	b.n	8003944 <Error_Handler+0x8>

08003948 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800394e:	4b0f      	ldr	r3, [pc, #60]	@ (800398c <HAL_MspInit+0x44>)
 8003950:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003952:	4a0e      	ldr	r2, [pc, #56]	@ (800398c <HAL_MspInit+0x44>)
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	6613      	str	r3, [r2, #96]	@ 0x60
 800395a:	4b0c      	ldr	r3, [pc, #48]	@ (800398c <HAL_MspInit+0x44>)
 800395c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	607b      	str	r3, [r7, #4]
 8003964:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003966:	4b09      	ldr	r3, [pc, #36]	@ (800398c <HAL_MspInit+0x44>)
 8003968:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396a:	4a08      	ldr	r2, [pc, #32]	@ (800398c <HAL_MspInit+0x44>)
 800396c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003970:	6593      	str	r3, [r2, #88]	@ 0x58
 8003972:	4b06      	ldr	r3, [pc, #24]	@ (800398c <HAL_MspInit+0x44>)
 8003974:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800397a:	603b      	str	r3, [r7, #0]
 800397c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800397e:	f003 ffc3 	bl	8007908 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003982:	bf00      	nop
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40021000 	.word	0x40021000

08003990 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b0a2      	sub	sp, #136	@ 0x88
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003998:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	605a      	str	r2, [r3, #4]
 80039a2:	609a      	str	r2, [r3, #8]
 80039a4:	60da      	str	r2, [r3, #12]
 80039a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80039a8:	f107 0320 	add.w	r3, r7, #32
 80039ac:	2254      	movs	r2, #84	@ 0x54
 80039ae:	2100      	movs	r1, #0
 80039b0:	4618      	mov	r0, r3
 80039b2:	f008 fd6a 	bl	800c48a <memset>
  if(hadc->Instance==ADC2)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a69      	ldr	r2, [pc, #420]	@ (8003b60 <HAL_ADC_MspInit+0x1d0>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d14d      	bne.n	8003a5c <HAL_ADC_MspInit+0xcc>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80039c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039c4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80039c6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80039ca:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80039cc:	f107 0320 	add.w	r3, r7, #32
 80039d0:	4618      	mov	r0, r3
 80039d2:	f004 fcd7 	bl	8008384 <HAL_RCCEx_PeriphCLKConfig>
 80039d6:	4603      	mov	r3, r0
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80039dc:	f7ff ffae 	bl	800393c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80039e0:	4b60      	ldr	r3, [pc, #384]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 80039e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039e4:	4a5f      	ldr	r2, [pc, #380]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 80039e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039ec:	4b5d      	ldr	r3, [pc, #372]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 80039ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039f4:	61fb      	str	r3, [r7, #28]
 80039f6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039f8:	4b5a      	ldr	r3, [pc, #360]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 80039fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039fc:	4a59      	ldr	r2, [pc, #356]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 80039fe:	f043 0304 	orr.w	r3, r3, #4
 8003a02:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a04:	4b57      	ldr	r3, [pc, #348]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a08:	f003 0304 	and.w	r3, r3, #4
 8003a0c:	61bb      	str	r3, [r7, #24]
 8003a0e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a10:	4b54      	ldr	r3, [pc, #336]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a14:	4a53      	ldr	r2, [pc, #332]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a16:	f043 0301 	orr.w	r3, r3, #1
 8003a1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a1c:	4b51      	ldr	r3, [pc, #324]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a20:	f003 0301 	and.w	r3, r3, #1
 8003a24:	617b      	str	r3, [r7, #20]
 8003a26:	697b      	ldr	r3, [r7, #20]
    PC0     ------> ADC2_IN6
    PC1     ------> ADC2_IN7
    PA7     ------> ADC2_IN4
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8003a28:	2313      	movs	r3, #19
 8003a2a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a30:	2300      	movs	r3, #0
 8003a32:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a34:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003a38:	4619      	mov	r1, r3
 8003a3a:	484b      	ldr	r0, [pc, #300]	@ (8003b68 <HAL_ADC_MspInit+0x1d8>)
 8003a3c:	f003 fd26 	bl	800748c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003a40:	2380      	movs	r3, #128	@ 0x80
 8003a42:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a44:	2303      	movs	r3, #3
 8003a46:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a4c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003a50:	4619      	mov	r1, r3
 8003a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a56:	f003 fd19 	bl	800748c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8003a5a:	e07d      	b.n	8003b58 <HAL_ADC_MspInit+0x1c8>
  else if(hadc->Instance==ADC3)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a42      	ldr	r2, [pc, #264]	@ (8003b6c <HAL_ADC_MspInit+0x1dc>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d178      	bne.n	8003b58 <HAL_ADC_MspInit+0x1c8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003a66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003a6a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003a6c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003a70:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a72:	f107 0320 	add.w	r3, r7, #32
 8003a76:	4618      	mov	r0, r3
 8003a78:	f004 fc84 	bl	8008384 <HAL_RCCEx_PeriphCLKConfig>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d001      	beq.n	8003a86 <HAL_ADC_MspInit+0xf6>
      Error_Handler();
 8003a82:	f7ff ff5b 	bl	800393c <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003a86:	4b37      	ldr	r3, [pc, #220]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8a:	4a36      	ldr	r2, [pc, #216]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a92:	4b34      	ldr	r3, [pc, #208]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a9a:	613b      	str	r3, [r7, #16]
 8003a9c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a9e:	4b31      	ldr	r3, [pc, #196]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aa2:	4a30      	ldr	r2, [pc, #192]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003aa4:	f043 0310 	orr.w	r3, r3, #16
 8003aa8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003aaa:	4b2e      	ldr	r3, [pc, #184]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aae:	f003 0310 	and.w	r3, r3, #16
 8003ab2:	60fb      	str	r3, [r7, #12]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003aba:	4a2a      	ldr	r2, [pc, #168]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003abc:	f043 0308 	orr.w	r3, r3, #8
 8003ac0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ac2:	4b28      	ldr	r3, [pc, #160]	@ (8003b64 <HAL_ADC_MspInit+0x1d4>)
 8003ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	60bb      	str	r3, [r7, #8]
 8003acc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ace:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ad2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003adc:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003ae0:	4619      	mov	r1, r3
 8003ae2:	4823      	ldr	r0, [pc, #140]	@ (8003b70 <HAL_ADC_MspInit+0x1e0>)
 8003ae4:	f003 fcd2 	bl	800748c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003ae8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003aec:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aee:	2303      	movs	r3, #3
 8003af0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003af2:	2300      	movs	r3, #0
 8003af4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003af6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8003afa:	4619      	mov	r1, r3
 8003afc:	481d      	ldr	r0, [pc, #116]	@ (8003b74 <HAL_ADC_MspInit+0x1e4>)
 8003afe:	f003 fcc5 	bl	800748c <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel1;
 8003b02:	4b1d      	ldr	r3, [pc, #116]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b04:	4a1d      	ldr	r2, [pc, #116]	@ (8003b7c <HAL_ADC_MspInit+0x1ec>)
 8003b06:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003b08:	4b1b      	ldr	r3, [pc, #108]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b0a:	2225      	movs	r2, #37	@ 0x25
 8003b0c:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b14:	4b18      	ldr	r3, [pc, #96]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003b1a:	4b17      	ldr	r3, [pc, #92]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b1c:	2280      	movs	r2, #128	@ 0x80
 8003b1e:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003b20:	4b15      	ldr	r3, [pc, #84]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b26:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003b28:	4b13      	ldr	r3, [pc, #76]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b2e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003b30:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b32:	2220      	movs	r2, #32
 8003b34:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003b36:	4b10      	ldr	r3, [pc, #64]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b38:	2200      	movs	r2, #0
 8003b3a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003b3c:	480e      	ldr	r0, [pc, #56]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b3e:	f003 fa33 	bl	8006fa8 <HAL_DMA_Init>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <HAL_ADC_MspInit+0x1bc>
      Error_Handler();
 8003b48:	f7ff fef8 	bl	800393c <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b50:	655a      	str	r2, [r3, #84]	@ 0x54
 8003b52:	4a09      	ldr	r2, [pc, #36]	@ (8003b78 <HAL_ADC_MspInit+0x1e8>)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003b58:	bf00      	nop
 8003b5a:	3788      	adds	r7, #136	@ 0x88
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	50000100 	.word	0x50000100
 8003b64:	40021000 	.word	0x40021000
 8003b68:	48000800 	.word	0x48000800
 8003b6c:	50000400 	.word	0x50000400
 8003b70:	48001000 	.word	0x48001000
 8003b74:	48000c00 	.word	0x48000c00
 8003b78:	200004f0 	.word	0x200004f0
 8003b7c:	40020008 	.word	0x40020008

08003b80 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a1f      	ldr	r2, [pc, #124]	@ (8003c0c <HAL_TIM_Base_MspInit+0x8c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d10c      	bne.n	8003bac <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b92:	4b1f      	ldr	r3, [pc, #124]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003b94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b96:	4a1e      	ldr	r2, [pc, #120]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003b98:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003b9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ba2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ba6:	617b      	str	r3, [r7, #20]
 8003ba8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003baa:	e02a      	b.n	8003c02 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM4)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a18      	ldr	r2, [pc, #96]	@ (8003c14 <HAL_TIM_Base_MspInit+0x94>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d114      	bne.n	8003be0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bb6:	4b16      	ldr	r3, [pc, #88]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bba:	4a15      	ldr	r2, [pc, #84]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003bbc:	f043 0304 	orr.w	r3, r3, #4
 8003bc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003bc2:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc6:	f003 0304 	and.w	r3, r3, #4
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003bce:	2200      	movs	r2, #0
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	201e      	movs	r0, #30
 8003bd4:	f003 f9b3 	bl	8006f3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003bd8:	201e      	movs	r0, #30
 8003bda:	f003 f9ca 	bl	8006f72 <HAL_NVIC_EnableIRQ>
}
 8003bde:	e010      	b.n	8003c02 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM8)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a0c      	ldr	r2, [pc, #48]	@ (8003c18 <HAL_TIM_Base_MspInit+0x98>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d10b      	bne.n	8003c02 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003bea:	4b09      	ldr	r3, [pc, #36]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003bec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bee:	4a08      	ldr	r2, [pc, #32]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003bf0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003bf4:	6613      	str	r3, [r2, #96]	@ 0x60
 8003bf6:	4b06      	ldr	r3, [pc, #24]	@ (8003c10 <HAL_TIM_Base_MspInit+0x90>)
 8003bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bfe:	60fb      	str	r3, [r7, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]
}
 8003c02:	bf00      	nop
 8003c04:	3718      	adds	r7, #24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	40012c00 	.word	0x40012c00
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40000800 	.word	0x40000800
 8003c18:	40013400 	.word	0x40013400

08003c1c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b08c      	sub	sp, #48	@ 0x30
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c24:	f107 031c 	add.w	r3, r7, #28
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	605a      	str	r2, [r3, #4]
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	60da      	str	r2, [r3, #12]
 8003c32:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a41      	ldr	r2, [pc, #260]	@ (8003d40 <HAL_TIM_MspPostInit+0x124>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d13b      	bne.n	8003cb6 <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c3e:	4b41      	ldr	r3, [pc, #260]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c42:	4a40      	ldr	r2, [pc, #256]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003c44:	f043 0301 	orr.w	r3, r3, #1
 8003c48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c4a:	4b3e      	ldr	r3, [pc, #248]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4e:	f003 0301 	and.w	r3, r3, #1
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c56:	4b3b      	ldr	r3, [pc, #236]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003c58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c5a:	4a3a      	ldr	r2, [pc, #232]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003c5c:	f043 0302 	orr.w	r3, r3, #2
 8003c60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c62:	4b38      	ldr	r3, [pc, #224]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003c64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	617b      	str	r3, [r7, #20]
 8003c6c:	697b      	ldr	r3, [r7, #20]
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH1N
    PA12     ------> TIM1_CH2N
    PB9     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003c6e:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003c72:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c74:	2302      	movs	r3, #2
 8003c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8003c80:	2306      	movs	r3, #6
 8003c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c84:	f107 031c 	add.w	r3, r7, #28
 8003c88:	4619      	mov	r1, r3
 8003c8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003c8e:	f003 fbfd 	bl	800748c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003c92:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c98:	2302      	movs	r3, #2
 8003c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_TIM1_COMP1;
 8003ca4:	230c      	movs	r3, #12
 8003ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ca8:	f107 031c 	add.w	r3, r7, #28
 8003cac:	4619      	mov	r1, r3
 8003cae:	4826      	ldr	r0, [pc, #152]	@ (8003d48 <HAL_TIM_MspPostInit+0x12c>)
 8003cb0:	f003 fbec 	bl	800748c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003cb4:	e03f      	b.n	8003d36 <HAL_TIM_MspPostInit+0x11a>
  else if(htim->Instance==TIM8)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a24      	ldr	r2, [pc, #144]	@ (8003d4c <HAL_TIM_MspPostInit+0x130>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d13a      	bne.n	8003d36 <HAL_TIM_MspPostInit+0x11a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cc0:	4b20      	ldr	r3, [pc, #128]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003cc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003cc6:	f043 0304 	orr.w	r3, r3, #4
 8003cca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ccc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003cce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	613b      	str	r3, [r7, #16]
 8003cd6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cd8:	4b1a      	ldr	r3, [pc, #104]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003cda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cdc:	4a19      	ldr	r2, [pc, #100]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ce4:	4b17      	ldr	r3, [pc, #92]	@ (8003d44 <HAL_TIM_MspPostInit+0x128>)
 8003ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	60fb      	str	r3, [r7, #12]
 8003cee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11
 8003cf0:	f44f 53ec 	mov.w	r3, #7552	@ 0x1d80
 8003cf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8003d02:	2304      	movs	r3, #4
 8003d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d06:	f107 031c 	add.w	r3, r7, #28
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4810      	ldr	r0, [pc, #64]	@ (8003d50 <HAL_TIM_MspPostInit+0x134>)
 8003d0e:	f003 fbbd 	bl	800748c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003d12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d18:	2302      	movs	r3, #2
 8003d1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d20:	2300      	movs	r3, #0
 8003d22:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8003d24:	2302      	movs	r3, #2
 8003d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d28:	f107 031c 	add.w	r3, r7, #28
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003d32:	f003 fbab 	bl	800748c <HAL_GPIO_Init>
}
 8003d36:	bf00      	nop
 8003d38:	3730      	adds	r7, #48	@ 0x30
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40012c00 	.word	0x40012c00
 8003d44:	40021000 	.word	0x40021000
 8003d48:	48000400 	.word	0x48000400
 8003d4c:	40013400 	.word	0x40013400
 8003d50:	48000800 	.word	0x48000800

08003d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b09e      	sub	sp, #120	@ 0x78
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003d60:	2200      	movs	r2, #0
 8003d62:	601a      	str	r2, [r3, #0]
 8003d64:	605a      	str	r2, [r3, #4]
 8003d66:	609a      	str	r2, [r3, #8]
 8003d68:	60da      	str	r2, [r3, #12]
 8003d6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003d6c:	f107 0310 	add.w	r3, r7, #16
 8003d70:	2254      	movs	r2, #84	@ 0x54
 8003d72:	2100      	movs	r1, #0
 8003d74:	4618      	mov	r0, r3
 8003d76:	f008 fb88 	bl	800c48a <memset>
  if(huart->Instance==USART2)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8003dfc <HAL_UART_MspInit+0xa8>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d136      	bne.n	8003df2 <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003d84:	2302      	movs	r3, #2
 8003d86:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d8c:	f107 0310 	add.w	r3, r7, #16
 8003d90:	4618      	mov	r0, r3
 8003d92:	f004 faf7 	bl	8008384 <HAL_RCCEx_PeriphCLKConfig>
 8003d96:	4603      	mov	r3, r0
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003d9c:	f7ff fdce 	bl	800393c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003da0:	4b17      	ldr	r3, [pc, #92]	@ (8003e00 <HAL_UART_MspInit+0xac>)
 8003da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da4:	4a16      	ldr	r2, [pc, #88]	@ (8003e00 <HAL_UART_MspInit+0xac>)
 8003da6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003daa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dac:	4b14      	ldr	r3, [pc, #80]	@ (8003e00 <HAL_UART_MspInit+0xac>)
 8003dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003db0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003db8:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <HAL_UART_MspInit+0xac>)
 8003dba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dbc:	4a10      	ldr	r2, [pc, #64]	@ (8003e00 <HAL_UART_MspInit+0xac>)
 8003dbe:	f043 0301 	orr.w	r3, r3, #1
 8003dc2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003e00 <HAL_UART_MspInit+0xac>)
 8003dc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	60bb      	str	r3, [r7, #8]
 8003dce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003dd0:	230c      	movs	r3, #12
 8003dd2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dd4:	2302      	movs	r3, #2
 8003dd6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003de0:	2307      	movs	r3, #7
 8003de2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003de4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003de8:	4619      	mov	r1, r3
 8003dea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003dee:	f003 fb4d 	bl	800748c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003df2:	bf00      	nop
 8003df4:	3778      	adds	r7, #120	@ 0x78
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	40004400 	.word	0x40004400
 8003e00:	40021000 	.word	0x40021000

08003e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e04:	b480      	push	{r7}
 8003e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003e08:	bf00      	nop
 8003e0a:	e7fd      	b.n	8003e08 <NMI_Handler+0x4>

08003e0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e10:	bf00      	nop
 8003e12:	e7fd      	b.n	8003e10 <HardFault_Handler+0x4>

08003e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e18:	bf00      	nop
 8003e1a:	e7fd      	b.n	8003e18 <MemManage_Handler+0x4>

08003e1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e20:	bf00      	nop
 8003e22:	e7fd      	b.n	8003e20 <BusFault_Handler+0x4>

08003e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e24:	b480      	push	{r7}
 8003e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e28:	bf00      	nop
 8003e2a:	e7fd      	b.n	8003e28 <UsageFault_Handler+0x4>

08003e2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e30:	bf00      	nop
 8003e32:	46bd      	mov	sp, r7
 8003e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e38:	4770      	bx	lr

08003e3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e3e:	bf00      	nop
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr

08003e48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e4c:	bf00      	nop
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e5a:	f000 f97f 	bl	800415c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e5e:	bf00      	nop
 8003e60:	bd80      	pop	{r7, pc}
	...

08003e64 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003e68:	4802      	ldr	r0, [pc, #8]	@ (8003e74 <DMA1_Channel1_IRQHandler+0x10>)
 8003e6a:	f003 f9c0 	bl	80071ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e6e:	bf00      	nop
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	200004f0 	.word	0x200004f0

08003e78 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8003e7c:	4802      	ldr	r0, [pc, #8]	@ (8003e88 <ADC1_2_IRQHandler+0x10>)
 8003e7e:	f000 fe7d 	bl	8004b7c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8003e82:	bf00      	nop
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	20000418 	.word	0x20000418

08003e8c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e90:	4802      	ldr	r0, [pc, #8]	@ (8003e9c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8003e92:	f004 ffa5 	bl	8008de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8003e96:	bf00      	nop
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	20000550 	.word	0x20000550

08003ea0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003ea4:	4802      	ldr	r0, [pc, #8]	@ (8003eb0 <TIM4_IRQHandler+0x10>)
 8003ea6:	f004 ff9b 	bl	8008de0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003eaa:	bf00      	nop
 8003eac:	bd80      	pop	{r7, pc}
 8003eae:	bf00      	nop
 8003eb0:	2000059c 	.word	0x2000059c

08003eb4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	af00      	add	r7, sp, #0
  return 1;
 8003eb8:	2301      	movs	r3, #1
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <_kill>:

int _kill(int pid, int sig)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b082      	sub	sp, #8
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ece:	f008 fb2f 	bl	800c530 <__errno>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2216      	movs	r2, #22
 8003ed6:	601a      	str	r2, [r3, #0]
  return -1;
 8003ed8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3708      	adds	r7, #8
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}

08003ee4 <_exit>:

void _exit (int status)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003eec:	f04f 31ff 	mov.w	r1, #4294967295
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f7ff ffe7 	bl	8003ec4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ef6:	bf00      	nop
 8003ef8:	e7fd      	b.n	8003ef6 <_exit+0x12>

08003efa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b086      	sub	sp, #24
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	60f8      	str	r0, [r7, #12]
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	e00a      	b.n	8003f22 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f0c:	f3af 8000 	nop.w
 8003f10:	4601      	mov	r1, r0
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	1c5a      	adds	r2, r3, #1
 8003f16:	60ba      	str	r2, [r7, #8]
 8003f18:	b2ca      	uxtb	r2, r1
 8003f1a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	3301      	adds	r3, #1
 8003f20:	617b      	str	r3, [r7, #20]
 8003f22:	697a      	ldr	r2, [r7, #20]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	dbf0      	blt.n	8003f0c <_read+0x12>
  }

  return len;
 8003f2a:	687b      	ldr	r3, [r7, #4]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	e009      	b.n	8003f5a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	60ba      	str	r2, [r7, #8]
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	3301      	adds	r3, #1
 8003f58:	617b      	str	r3, [r7, #20]
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	dbf1      	blt.n	8003f46 <_write+0x12>
  }
  return len;
 8003f62:	687b      	ldr	r3, [r7, #4]
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <_close>:

int _close(int file)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f94:	605a      	str	r2, [r3, #4]
  return 0;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <_isatty>:

int _isatty(int file)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003fac:	2301      	movs	r3, #1
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	370c      	adds	r7, #12
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b085      	sub	sp, #20
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fdc:	4a14      	ldr	r2, [pc, #80]	@ (8004030 <_sbrk+0x5c>)
 8003fde:	4b15      	ldr	r3, [pc, #84]	@ (8004034 <_sbrk+0x60>)
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003fe8:	4b13      	ldr	r3, [pc, #76]	@ (8004038 <_sbrk+0x64>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d102      	bne.n	8003ff6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ff0:	4b11      	ldr	r3, [pc, #68]	@ (8004038 <_sbrk+0x64>)
 8003ff2:	4a12      	ldr	r2, [pc, #72]	@ (800403c <_sbrk+0x68>)
 8003ff4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ff6:	4b10      	ldr	r3, [pc, #64]	@ (8004038 <_sbrk+0x64>)
 8003ff8:	681a      	ldr	r2, [r3, #0]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	693a      	ldr	r2, [r7, #16]
 8004000:	429a      	cmp	r2, r3
 8004002:	d207      	bcs.n	8004014 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004004:	f008 fa94 	bl	800c530 <__errno>
 8004008:	4603      	mov	r3, r0
 800400a:	220c      	movs	r2, #12
 800400c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800400e:	f04f 33ff 	mov.w	r3, #4294967295
 8004012:	e009      	b.n	8004028 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004014:	4b08      	ldr	r3, [pc, #32]	@ (8004038 <_sbrk+0x64>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800401a:	4b07      	ldr	r3, [pc, #28]	@ (8004038 <_sbrk+0x64>)
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4413      	add	r3, r2
 8004022:	4a05      	ldr	r2, [pc, #20]	@ (8004038 <_sbrk+0x64>)
 8004024:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004026:	68fb      	ldr	r3, [r7, #12]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3718      	adds	r7, #24
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	20020000 	.word	0x20020000
 8004034:	00000400 	.word	0x00000400
 8004038:	20006754 	.word	0x20006754
 800403c:	200068a8 	.word	0x200068a8

08004040 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004044:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <SystemInit+0x20>)
 8004046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404a:	4a05      	ldr	r2, [pc, #20]	@ (8004060 <SystemInit+0x20>)
 800404c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004050:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004054:	bf00      	nop
 8004056:	46bd      	mov	sp, r7
 8004058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405c:	4770      	bx	lr
 800405e:	bf00      	nop
 8004060:	e000ed00 	.word	0xe000ed00

08004064 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004064:	480d      	ldr	r0, [pc, #52]	@ (800409c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004066:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004068:	f7ff ffea 	bl	8004040 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800406c:	480c      	ldr	r0, [pc, #48]	@ (80040a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800406e:	490d      	ldr	r1, [pc, #52]	@ (80040a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004070:	4a0d      	ldr	r2, [pc, #52]	@ (80040a8 <LoopForever+0xe>)
  movs r3, #0
 8004072:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004074:	e002      	b.n	800407c <LoopCopyDataInit>

08004076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800407a:	3304      	adds	r3, #4

0800407c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800407c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800407e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004080:	d3f9      	bcc.n	8004076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004082:	4a0a      	ldr	r2, [pc, #40]	@ (80040ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8004084:	4c0a      	ldr	r4, [pc, #40]	@ (80040b0 <LoopForever+0x16>)
  movs r3, #0
 8004086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004088:	e001      	b.n	800408e <LoopFillZerobss>

0800408a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800408a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800408c:	3204      	adds	r2, #4

0800408e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800408e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004090:	d3fb      	bcc.n	800408a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004092:	f008 fa53 	bl	800c53c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004096:	f7fd f8f7 	bl	8001288 <main>

0800409a <LoopForever>:

LoopForever:
    b LoopForever
 800409a:	e7fe      	b.n	800409a <LoopForever>
  ldr   r0, =_estack
 800409c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80040a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80040a4:	200003fc 	.word	0x200003fc
  ldr r2, =_sidata
 80040a8:	08011b70 	.word	0x08011b70
  ldr r2, =_sbss
 80040ac:	200003fc 	.word	0x200003fc
  ldr r4, =_ebss
 80040b0:	200068a8 	.word	0x200068a8

080040b4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80040b4:	e7fe      	b.n	80040b4 <ADC3_IRQHandler>

080040b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b082      	sub	sp, #8
 80040ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040c0:	2003      	movs	r0, #3
 80040c2:	f002 ff31 	bl	8006f28 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80040c6:	2004      	movs	r0, #4
 80040c8:	f000 f80e 	bl	80040e8 <HAL_InitTick>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	71fb      	strb	r3, [r7, #7]
 80040d6:	e001      	b.n	80040dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80040d8:	f7ff fc36 	bl	8003948 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80040dc:	79fb      	ldrb	r3, [r7, #7]

}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80040f4:	4b16      	ldr	r3, [pc, #88]	@ (8004150 <HAL_InitTick+0x68>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d022      	beq.n	8004142 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80040fc:	4b15      	ldr	r3, [pc, #84]	@ (8004154 <HAL_InitTick+0x6c>)
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	4b13      	ldr	r3, [pc, #76]	@ (8004150 <HAL_InitTick+0x68>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004108:	fbb1 f3f3 	udiv	r3, r1, r3
 800410c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004110:	4618      	mov	r0, r3
 8004112:	f002 ff3c 	bl	8006f8e <HAL_SYSTICK_Config>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d10f      	bne.n	800413c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2b0f      	cmp	r3, #15
 8004120:	d809      	bhi.n	8004136 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004122:	2200      	movs	r2, #0
 8004124:	6879      	ldr	r1, [r7, #4]
 8004126:	f04f 30ff 	mov.w	r0, #4294967295
 800412a:	f002 ff08 	bl	8006f3e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800412e:	4a0a      	ldr	r2, [pc, #40]	@ (8004158 <HAL_InitTick+0x70>)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6013      	str	r3, [r2, #0]
 8004134:	e007      	b.n	8004146 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	73fb      	strb	r3, [r7, #15]
 800413a:	e004      	b.n	8004146 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	73fb      	strb	r3, [r7, #15]
 8004140:	e001      	b.n	8004146 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004146:	7bfb      	ldrb	r3, [r7, #15]
}
 8004148:	4618      	mov	r0, r3
 800414a:	3710      	adds	r7, #16
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}
 8004150:	20000230 	.word	0x20000230
 8004154:	20000228 	.word	0x20000228
 8004158:	2000022c 	.word	0x2000022c

0800415c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800415c:	b480      	push	{r7}
 800415e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004160:	4b05      	ldr	r3, [pc, #20]	@ (8004178 <HAL_IncTick+0x1c>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	4b05      	ldr	r3, [pc, #20]	@ (800417c <HAL_IncTick+0x20>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4413      	add	r3, r2
 800416a:	4a03      	ldr	r2, [pc, #12]	@ (8004178 <HAL_IncTick+0x1c>)
 800416c:	6013      	str	r3, [r2, #0]
}
 800416e:	bf00      	nop
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr
 8004178:	20006758 	.word	0x20006758
 800417c:	20000230 	.word	0x20000230

08004180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  return uwTick;
 8004184:	4b03      	ldr	r3, [pc, #12]	@ (8004194 <HAL_GetTick+0x14>)
 8004186:	681b      	ldr	r3, [r3, #0]
}
 8004188:	4618      	mov	r0, r3
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	20006758 	.word	0x20006758

08004198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80041a0:	f7ff ffee 	bl	8004180 <HAL_GetTick>
 80041a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041b0:	d004      	beq.n	80041bc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80041b2:	4b09      	ldr	r3, [pc, #36]	@ (80041d8 <HAL_Delay+0x40>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4413      	add	r3, r2
 80041ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80041bc:	bf00      	nop
 80041be:	f7ff ffdf 	bl	8004180 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	68fa      	ldr	r2, [r7, #12]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d8f7      	bhi.n	80041be <HAL_Delay+0x26>
  {
  }
}
 80041ce:	bf00      	nop
 80041d0:	bf00      	nop
 80041d2:	3710      	adds	r7, #16
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	20000230 	.word	0x20000230

080041dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	431a      	orrs	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	609a      	str	r2, [r3, #8]
}
 80041f6:	bf00      	nop
 80041f8:	370c      	adds	r7, #12
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr

08004202 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
 800420a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	431a      	orrs	r2, r3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	609a      	str	r2, [r3, #8]
}
 800421c:	bf00      	nop
 800421e:	370c      	adds	r7, #12
 8004220:	46bd      	mov	sp, r7
 8004222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004226:	4770      	bx	lr

08004228 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004228:	b480      	push	{r7}
 800422a:	b083      	sub	sp, #12
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr

08004244 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	3360      	adds	r3, #96	@ 0x60
 8004256:	461a      	mov	r2, r3
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	4b08      	ldr	r3, [pc, #32]	@ (8004288 <LL_ADC_SetOffset+0x44>)
 8004266:	4013      	ands	r3, r2
 8004268:	687a      	ldr	r2, [r7, #4]
 800426a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	4313      	orrs	r3, r2
 8004274:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800427c:	bf00      	nop
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	03fff000 	.word	0x03fff000

0800428c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	3360      	adds	r3, #96	@ 0x60
 800429a:	461a      	mov	r2, r3
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	009b      	lsls	r3, r3, #2
 80042a0:	4413      	add	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3714      	adds	r7, #20
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b087      	sub	sp, #28
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	3360      	adds	r3, #96	@ 0x60
 80042c8:	461a      	mov	r2, r3
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	009b      	lsls	r3, r3, #2
 80042ce:	4413      	add	r3, r2
 80042d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	431a      	orrs	r2, r3
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80042e2:	bf00      	nop
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr

080042ee <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80042ee:	b480      	push	{r7}
 80042f0:	b087      	sub	sp, #28
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	60f8      	str	r0, [r7, #12]
 80042f6:	60b9      	str	r1, [r7, #8]
 80042f8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	3360      	adds	r3, #96	@ 0x60
 80042fe:	461a      	mov	r2, r3
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	009b      	lsls	r3, r3, #2
 8004304:	4413      	add	r3, r2
 8004306:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	431a      	orrs	r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8004318:	bf00      	nop
 800431a:	371c      	adds	r7, #28
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8004324:	b480      	push	{r7}
 8004326:	b087      	sub	sp, #28
 8004328:	af00      	add	r7, sp, #0
 800432a:	60f8      	str	r0, [r7, #12]
 800432c:	60b9      	str	r1, [r7, #8]
 800432e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	3360      	adds	r3, #96	@ 0x60
 8004334:	461a      	mov	r2, r3
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	4413      	add	r3, r2
 800433c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	431a      	orrs	r2, r3
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800434e:	bf00      	nop
 8004350:	371c      	adds	r7, #28
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	695b      	ldr	r3, [r3, #20]
 8004368:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	615a      	str	r2, [r3, #20]
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004390:	2b00      	cmp	r3, #0
 8004392:	d101      	bne.n	8004398 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004394:	2301      	movs	r3, #1
 8004396:	e000      	b.n	800439a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80043a6:	b480      	push	{r7}
 80043a8:	b087      	sub	sp, #28
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	3330      	adds	r3, #48	@ 0x30
 80043b6:	461a      	mov	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	0a1b      	lsrs	r3, r3, #8
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	f003 030c 	and.w	r3, r3, #12
 80043c2:	4413      	add	r3, r2
 80043c4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	211f      	movs	r1, #31
 80043d2:	fa01 f303 	lsl.w	r3, r1, r3
 80043d6:	43db      	mvns	r3, r3
 80043d8:	401a      	ands	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	0e9b      	lsrs	r3, r3, #26
 80043de:	f003 011f 	and.w	r1, r3, #31
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f003 031f 	and.w	r3, r3, #31
 80043e8:	fa01 f303 	lsl.w	r3, r1, r3
 80043ec:	431a      	orrs	r2, r3
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80043f2:	bf00      	nop
 80043f4:	371c      	adds	r7, #28
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800440a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800440e:	2b00      	cmp	r3, #0
 8004410:	d101      	bne.n	8004416 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004412:	2301      	movs	r3, #1
 8004414:	e000      	b.n	8004418 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	60f8      	str	r0, [r7, #12]
 800442c:	60b9      	str	r1, [r7, #8]
 800442e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	3314      	adds	r3, #20
 8004434:	461a      	mov	r2, r3
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	0e5b      	lsrs	r3, r3, #25
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	4413      	add	r3, r2
 8004442:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	0d1b      	lsrs	r3, r3, #20
 800444c:	f003 031f 	and.w	r3, r3, #31
 8004450:	2107      	movs	r1, #7
 8004452:	fa01 f303 	lsl.w	r3, r1, r3
 8004456:	43db      	mvns	r3, r3
 8004458:	401a      	ands	r2, r3
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	0d1b      	lsrs	r3, r3, #20
 800445e:	f003 031f 	and.w	r3, r3, #31
 8004462:	6879      	ldr	r1, [r7, #4]
 8004464:	fa01 f303 	lsl.w	r3, r1, r3
 8004468:	431a      	orrs	r2, r3
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800446e:	bf00      	nop
 8004470:	371c      	adds	r7, #28
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
	...

0800447c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800447c:	b480      	push	{r7}
 800447e:	b085      	sub	sp, #20
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004494:	43db      	mvns	r3, r3
 8004496:	401a      	ands	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f003 0318 	and.w	r3, r3, #24
 800449e:	4908      	ldr	r1, [pc, #32]	@ (80044c0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80044a0:	40d9      	lsrs	r1, r3
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	400b      	ands	r3, r1
 80044a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044aa:	431a      	orrs	r2, r3
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80044b2:	bf00      	nop
 80044b4:	3714      	adds	r7, #20
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	0007ffff 	.word	0x0007ffff

080044c4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 031f 	and.w	r3, r3, #31
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr

080044fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b083      	sub	sp, #12
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800450c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	6093      	str	r3, [r2, #8]
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr

08004520 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004534:	d101      	bne.n	800453a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004536:	2301      	movs	r3, #1
 8004538:	e000      	b.n	800453c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	370c      	adds	r7, #12
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004548:	b480      	push	{r7}
 800454a:	b083      	sub	sp, #12
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004558:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800455c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004580:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004584:	d101      	bne.n	800458a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004586:	2301      	movs	r3, #1
 8004588:	e000      	b.n	800458c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800458a:	2300      	movs	r3, #0
}
 800458c:	4618      	mov	r0, r3
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045ac:	f043 0201 	orr.w	r2, r3, #1
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80045b4:	bf00      	nop
 80045b6:	370c      	adds	r7, #12
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d101      	bne.n	80045d8 <LL_ADC_IsEnabled+0x18>
 80045d4:	2301      	movs	r3, #1
 80045d6:	e000      	b.n	80045da <LL_ADC_IsEnabled+0x1a>
 80045d8:	2300      	movs	r3, #0
}
 80045da:	4618      	mov	r0, r3
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e4:	4770      	bx	lr

080045e6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80045e6:	b480      	push	{r7}
 80045e8:	b083      	sub	sp, #12
 80045ea:	af00      	add	r7, sp, #0
 80045ec:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80045f6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80045fa:	f043 0204 	orr.w	r2, r3, #4
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004602:	bf00      	nop
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800460e:	b480      	push	{r7}
 8004610:	b083      	sub	sp, #12
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 0304 	and.w	r3, r3, #4
 800461e:	2b04      	cmp	r3, #4
 8004620:	d101      	bne.n	8004626 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004622:	2301      	movs	r3, #1
 8004624:	e000      	b.n	8004628 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004626:	2300      	movs	r3, #0
}
 8004628:	4618      	mov	r0, r3
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	689b      	ldr	r3, [r3, #8]
 8004640:	f003 0308 	and.w	r3, r3, #8
 8004644:	2b08      	cmp	r3, #8
 8004646:	d101      	bne.n	800464c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004648:	2301      	movs	r3, #1
 800464a:	e000      	b.n	800464e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
	...

0800465c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800465c:	b590      	push	{r4, r7, lr}
 800465e:	b089      	sub	sp, #36	@ 0x24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004664:	2300      	movs	r3, #0
 8004666:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004668:	2300      	movs	r3, #0
 800466a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e1a9      	b.n	80049ca <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004680:	2b00      	cmp	r3, #0
 8004682:	d109      	bne.n	8004698 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004684:	6878      	ldr	r0, [r7, #4]
 8004686:	f7ff f983 	bl	8003990 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4618      	mov	r0, r3
 800469e:	f7ff ff3f 	bl	8004520 <LL_ADC_IsDeepPowerDownEnabled>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d004      	beq.n	80046b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4618      	mov	r0, r3
 80046ae:	f7ff ff25 	bl	80044fc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7ff ff5a 	bl	8004570 <LL_ADC_IsInternalRegulatorEnabled>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d115      	bne.n	80046ee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff ff3e 	bl	8004548 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046cc:	4b9c      	ldr	r3, [pc, #624]	@ (8004940 <HAL_ADC_Init+0x2e4>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	099b      	lsrs	r3, r3, #6
 80046d2:	4a9c      	ldr	r2, [pc, #624]	@ (8004944 <HAL_ADC_Init+0x2e8>)
 80046d4:	fba2 2303 	umull	r2, r3, r2, r3
 80046d8:	099b      	lsrs	r3, r3, #6
 80046da:	3301      	adds	r3, #1
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046e0:	e002      	b.n	80046e8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	3b01      	subs	r3, #1
 80046e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1f9      	bne.n	80046e2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4618      	mov	r0, r3
 80046f4:	f7ff ff3c 	bl	8004570 <LL_ADC_IsInternalRegulatorEnabled>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10d      	bne.n	800471a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004702:	f043 0210 	orr.w	r2, r3, #16
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800470e:	f043 0201 	orr.w	r2, r3, #1
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4618      	mov	r0, r3
 8004720:	f7ff ff75 	bl	800460e <LL_ADC_REG_IsConversionOngoing>
 8004724:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800472a:	f003 0310 	and.w	r3, r3, #16
 800472e:	2b00      	cmp	r3, #0
 8004730:	f040 8142 	bne.w	80049b8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2b00      	cmp	r3, #0
 8004738:	f040 813e 	bne.w	80049b8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004740:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004744:	f043 0202 	orr.w	r2, r3, #2
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4618      	mov	r0, r3
 8004752:	f7ff ff35 	bl	80045c0 <LL_ADC_IsEnabled>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d141      	bne.n	80047e0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004764:	d004      	beq.n	8004770 <HAL_ADC_Init+0x114>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a77      	ldr	r2, [pc, #476]	@ (8004948 <HAL_ADC_Init+0x2ec>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d10f      	bne.n	8004790 <HAL_ADC_Init+0x134>
 8004770:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004774:	f7ff ff24 	bl	80045c0 <LL_ADC_IsEnabled>
 8004778:	4604      	mov	r4, r0
 800477a:	4873      	ldr	r0, [pc, #460]	@ (8004948 <HAL_ADC_Init+0x2ec>)
 800477c:	f7ff ff20 	bl	80045c0 <LL_ADC_IsEnabled>
 8004780:	4603      	mov	r3, r0
 8004782:	4323      	orrs	r3, r4
 8004784:	2b00      	cmp	r3, #0
 8004786:	bf0c      	ite	eq
 8004788:	2301      	moveq	r3, #1
 800478a:	2300      	movne	r3, #0
 800478c:	b2db      	uxtb	r3, r3
 800478e:	e012      	b.n	80047b6 <HAL_ADC_Init+0x15a>
 8004790:	486e      	ldr	r0, [pc, #440]	@ (800494c <HAL_ADC_Init+0x2f0>)
 8004792:	f7ff ff15 	bl	80045c0 <LL_ADC_IsEnabled>
 8004796:	4604      	mov	r4, r0
 8004798:	486d      	ldr	r0, [pc, #436]	@ (8004950 <HAL_ADC_Init+0x2f4>)
 800479a:	f7ff ff11 	bl	80045c0 <LL_ADC_IsEnabled>
 800479e:	4603      	mov	r3, r0
 80047a0:	431c      	orrs	r4, r3
 80047a2:	486c      	ldr	r0, [pc, #432]	@ (8004954 <HAL_ADC_Init+0x2f8>)
 80047a4:	f7ff ff0c 	bl	80045c0 <LL_ADC_IsEnabled>
 80047a8:	4603      	mov	r3, r0
 80047aa:	4323      	orrs	r3, r4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	bf0c      	ite	eq
 80047b0:	2301      	moveq	r3, #1
 80047b2:	2300      	movne	r3, #0
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d012      	beq.n	80047e0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80047c2:	d004      	beq.n	80047ce <HAL_ADC_Init+0x172>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a5f      	ldr	r2, [pc, #380]	@ (8004948 <HAL_ADC_Init+0x2ec>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d101      	bne.n	80047d2 <HAL_ADC_Init+0x176>
 80047ce:	4a62      	ldr	r2, [pc, #392]	@ (8004958 <HAL_ADC_Init+0x2fc>)
 80047d0:	e000      	b.n	80047d4 <HAL_ADC_Init+0x178>
 80047d2:	4a62      	ldr	r2, [pc, #392]	@ (800495c <HAL_ADC_Init+0x300>)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	4619      	mov	r1, r3
 80047da:	4610      	mov	r0, r2
 80047dc:	f7ff fcfe 	bl	80041dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	7f5b      	ldrb	r3, [r3, #29]
 80047e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80047ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80047f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80047f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80047fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004800:	4313      	orrs	r3, r2
 8004802:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800480a:	2b01      	cmp	r3, #1
 800480c:	d106      	bne.n	800481c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004812:	3b01      	subs	r3, #1
 8004814:	045b      	lsls	r3, r3, #17
 8004816:	69ba      	ldr	r2, [r7, #24]
 8004818:	4313      	orrs	r3, r2
 800481a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004820:	2b00      	cmp	r3, #0
 8004822:	d009      	beq.n	8004838 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004828:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004830:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	4313      	orrs	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	4b48      	ldr	r3, [pc, #288]	@ (8004960 <HAL_ADC_Init+0x304>)
 8004840:	4013      	ands	r3, r2
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	6812      	ldr	r2, [r2, #0]
 8004846:	69b9      	ldr	r1, [r7, #24]
 8004848:	430b      	orrs	r3, r1
 800484a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f7ff fee4 	bl	8004634 <LL_ADC_INJ_IsConversionOngoing>
 800486c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d17f      	bne.n	8004974 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d17c      	bne.n	8004974 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800487e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004886:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004888:	4313      	orrs	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004896:	f023 0302 	bic.w	r3, r3, #2
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6812      	ldr	r2, [r2, #0]
 800489e:	69b9      	ldr	r1, [r7, #24]
 80048a0:	430b      	orrs	r3, r1
 80048a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d017      	beq.n	80048dc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80048ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80048c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80048c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6911      	ldr	r1, [r2, #16]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6812      	ldr	r2, [r2, #0]
 80048d4:	430b      	orrs	r3, r1
 80048d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80048da:	e013      	b.n	8004904 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80048ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6812      	ldr	r2, [r2, #0]
 80048f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80048fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004900:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800490a:	2b01      	cmp	r3, #1
 800490c:	d12a      	bne.n	8004964 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	691b      	ldr	r3, [r3, #16]
 8004914:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004918:	f023 0304 	bic.w	r3, r3, #4
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004920:	687a      	ldr	r2, [r7, #4]
 8004922:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004924:	4311      	orrs	r1, r2
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800492a:	4311      	orrs	r1, r2
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004930:	430a      	orrs	r2, r1
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f042 0201 	orr.w	r2, r2, #1
 800493c:	611a      	str	r2, [r3, #16]
 800493e:	e019      	b.n	8004974 <HAL_ADC_Init+0x318>
 8004940:	20000228 	.word	0x20000228
 8004944:	053e2d63 	.word	0x053e2d63
 8004948:	50000100 	.word	0x50000100
 800494c:	50000400 	.word	0x50000400
 8004950:	50000500 	.word	0x50000500
 8004954:	50000600 	.word	0x50000600
 8004958:	50000300 	.word	0x50000300
 800495c:	50000700 	.word	0x50000700
 8004960:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	691a      	ldr	r2, [r3, #16]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f022 0201 	bic.w	r2, r2, #1
 8004972:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	2b01      	cmp	r3, #1
 800497a:	d10c      	bne.n	8004996 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004982:	f023 010f 	bic.w	r1, r3, #15
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	1e5a      	subs	r2, r3, #1
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	430a      	orrs	r2, r1
 8004992:	631a      	str	r2, [r3, #48]	@ 0x30
 8004994:	e007      	b.n	80049a6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 020f 	bic.w	r2, r2, #15
 80049a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049aa:	f023 0303 	bic.w	r3, r3, #3
 80049ae:	f043 0201 	orr.w	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80049b6:	e007      	b.n	80049c8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049bc:	f043 0210 	orr.w	r2, r3, #16
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80049c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3724      	adds	r7, #36	@ 0x24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd90      	pop	{r4, r7, pc}
 80049d2:	bf00      	nop

080049d4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b086      	sub	sp, #24
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80049e8:	d004      	beq.n	80049f4 <HAL_ADC_Start_DMA+0x20>
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a5a      	ldr	r2, [pc, #360]	@ (8004b58 <HAL_ADC_Start_DMA+0x184>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d101      	bne.n	80049f8 <HAL_ADC_Start_DMA+0x24>
 80049f4:	4b59      	ldr	r3, [pc, #356]	@ (8004b5c <HAL_ADC_Start_DMA+0x188>)
 80049f6:	e000      	b.n	80049fa <HAL_ADC_Start_DMA+0x26>
 80049f8:	4b59      	ldr	r3, [pc, #356]	@ (8004b60 <HAL_ADC_Start_DMA+0x18c>)
 80049fa:	4618      	mov	r0, r3
 80049fc:	f7ff fd62 	bl	80044c4 <LL_ADC_GetMultimode>
 8004a00:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff fe01 	bl	800460e <LL_ADC_REG_IsConversionOngoing>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	f040 809b 	bne.w	8004b4a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d101      	bne.n	8004a22 <HAL_ADC_Start_DMA+0x4e>
 8004a1e:	2302      	movs	r3, #2
 8004a20:	e096      	b.n	8004b50 <HAL_ADC_Start_DMA+0x17c>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a4d      	ldr	r2, [pc, #308]	@ (8004b64 <HAL_ADC_Start_DMA+0x190>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d008      	beq.n	8004a46 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d005      	beq.n	8004a46 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	2b05      	cmp	r3, #5
 8004a3e:	d002      	beq.n	8004a46 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	2b09      	cmp	r3, #9
 8004a44:	d17a      	bne.n	8004b3c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004a46:	68f8      	ldr	r0, [r7, #12]
 8004a48:	f000 ff60 	bl	800590c <ADC_Enable>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004a50:	7dfb      	ldrb	r3, [r7, #23]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d16d      	bne.n	8004b32 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a5e:	f023 0301 	bic.w	r3, r3, #1
 8004a62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a3a      	ldr	r2, [pc, #232]	@ (8004b58 <HAL_ADC_Start_DMA+0x184>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d009      	beq.n	8004a88 <HAL_ADC_Start_DMA+0xb4>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a3b      	ldr	r2, [pc, #236]	@ (8004b68 <HAL_ADC_Start_DMA+0x194>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d002      	beq.n	8004a84 <HAL_ADC_Start_DMA+0xb0>
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	e003      	b.n	8004a8c <HAL_ADC_Start_DMA+0xb8>
 8004a84:	4b39      	ldr	r3, [pc, #228]	@ (8004b6c <HAL_ADC_Start_DMA+0x198>)
 8004a86:	e001      	b.n	8004a8c <HAL_ADC_Start_DMA+0xb8>
 8004a88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	6812      	ldr	r2, [r2, #0]
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d002      	beq.n	8004a9a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d105      	bne.n	8004aa6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a9e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d006      	beq.n	8004ac0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab6:	f023 0206 	bic.w	r2, r3, #6
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	661a      	str	r2, [r3, #96]	@ 0x60
 8004abe:	e002      	b.n	8004ac6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aca:	4a29      	ldr	r2, [pc, #164]	@ (8004b70 <HAL_ADC_Start_DMA+0x19c>)
 8004acc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad2:	4a28      	ldr	r2, [pc, #160]	@ (8004b74 <HAL_ADC_Start_DMA+0x1a0>)
 8004ad4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ada:	4a27      	ldr	r2, [pc, #156]	@ (8004b78 <HAL_ADC_Start_DMA+0x1a4>)
 8004adc:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	221c      	movs	r2, #28
 8004ae4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685a      	ldr	r2, [r3, #4]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0210 	orr.w	r2, r2, #16
 8004afc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f042 0201 	orr.w	r2, r2, #1
 8004b0c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	3340      	adds	r3, #64	@ 0x40
 8004b18:	4619      	mov	r1, r3
 8004b1a:	68ba      	ldr	r2, [r7, #8]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f002 faeb 	bl	80070f8 <HAL_DMA_Start_IT>
 8004b22:	4603      	mov	r3, r0
 8004b24:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7ff fd5b 	bl	80045e6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004b30:	e00d      	b.n	8004b4e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8004b3a:	e008      	b.n	8004b4e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004b48:	e001      	b.n	8004b4e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004b4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	3718      	adds	r7, #24
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	50000100 	.word	0x50000100
 8004b5c:	50000300 	.word	0x50000300
 8004b60:	50000700 	.word	0x50000700
 8004b64:	50000600 	.word	0x50000600
 8004b68:	50000500 	.word	0x50000500
 8004b6c:	50000400 	.word	0x50000400
 8004b70:	08005a39 	.word	0x08005a39
 8004b74:	08005b11 	.word	0x08005b11
 8004b78:	08005b2d 	.word	0x08005b2d

08004b7c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b08a      	sub	sp, #40	@ 0x28
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004b84:	2300      	movs	r3, #0
 8004b86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ba0:	d004      	beq.n	8004bac <HAL_ADC_IRQHandler+0x30>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a8e      	ldr	r2, [pc, #568]	@ (8004de0 <HAL_ADC_IRQHandler+0x264>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d101      	bne.n	8004bb0 <HAL_ADC_IRQHandler+0x34>
 8004bac:	4b8d      	ldr	r3, [pc, #564]	@ (8004de4 <HAL_ADC_IRQHandler+0x268>)
 8004bae:	e000      	b.n	8004bb2 <HAL_ADC_IRQHandler+0x36>
 8004bb0:	4b8d      	ldr	r3, [pc, #564]	@ (8004de8 <HAL_ADC_IRQHandler+0x26c>)
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f7ff fc86 	bl	80044c4 <LL_ADC_GetMultimode>
 8004bb8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d017      	beq.n	8004bf4 <HAL_ADC_IRQHandler+0x78>
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d012      	beq.n	8004bf4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bd2:	f003 0310 	and.w	r3, r3, #16
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d105      	bne.n	8004be6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bde:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f001 fa90 	bl	800610c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2202      	movs	r2, #2
 8004bf2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f003 0304 	and.w	r3, r3, #4
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d004      	beq.n	8004c08 <HAL_ADC_IRQHandler+0x8c>
 8004bfe:	69bb      	ldr	r3, [r7, #24]
 8004c00:	f003 0304 	and.w	r3, r3, #4
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d10b      	bne.n	8004c20 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	f000 8094 	beq.w	8004d3c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	f000 808e 	beq.w	8004d3c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c24:	f003 0310 	and.w	r3, r3, #16
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d105      	bne.n	8004c38 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c30:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7ff fb9f 	bl	8004380 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d072      	beq.n	8004d2e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	4a64      	ldr	r2, [pc, #400]	@ (8004de0 <HAL_ADC_IRQHandler+0x264>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d009      	beq.n	8004c66 <HAL_ADC_IRQHandler+0xea>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4a65      	ldr	r2, [pc, #404]	@ (8004dec <HAL_ADC_IRQHandler+0x270>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	d002      	beq.n	8004c62 <HAL_ADC_IRQHandler+0xe6>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	e003      	b.n	8004c6a <HAL_ADC_IRQHandler+0xee>
 8004c62:	4b63      	ldr	r3, [pc, #396]	@ (8004df0 <HAL_ADC_IRQHandler+0x274>)
 8004c64:	e001      	b.n	8004c6a <HAL_ADC_IRQHandler+0xee>
 8004c66:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	6812      	ldr	r2, [r2, #0]
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d008      	beq.n	8004c84 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d005      	beq.n	8004c84 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	2b05      	cmp	r3, #5
 8004c7c:	d002      	beq.n	8004c84 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	2b09      	cmp	r3, #9
 8004c82:	d104      	bne.n	8004c8e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	623b      	str	r3, [r7, #32]
 8004c8c:	e014      	b.n	8004cb8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a53      	ldr	r2, [pc, #332]	@ (8004de0 <HAL_ADC_IRQHandler+0x264>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d009      	beq.n	8004cac <HAL_ADC_IRQHandler+0x130>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a53      	ldr	r2, [pc, #332]	@ (8004dec <HAL_ADC_IRQHandler+0x270>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d002      	beq.n	8004ca8 <HAL_ADC_IRQHandler+0x12c>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	e003      	b.n	8004cb0 <HAL_ADC_IRQHandler+0x134>
 8004ca8:	4b51      	ldr	r3, [pc, #324]	@ (8004df0 <HAL_ADC_IRQHandler+0x274>)
 8004caa:	e001      	b.n	8004cb0 <HAL_ADC_IRQHandler+0x134>
 8004cac:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004cb0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004cb8:	6a3b      	ldr	r3, [r7, #32]
 8004cba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d135      	bne.n	8004d2e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0308 	and.w	r3, r3, #8
 8004ccc:	2b08      	cmp	r3, #8
 8004cce:	d12e      	bne.n	8004d2e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7ff fc9a 	bl	800460e <LL_ADC_REG_IsConversionOngoing>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d11a      	bne.n	8004d16 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	685a      	ldr	r2, [r3, #4]
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f022 020c 	bic.w	r2, r2, #12
 8004cee:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cf4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d112      	bne.n	8004d2e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d0c:	f043 0201 	orr.w	r2, r3, #1
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004d14:	e00b      	b.n	8004d2e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d1a:	f043 0210 	orr.w	r2, r3, #16
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d26:	f043 0201 	orr.w	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f984 	bl	800503c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	220c      	movs	r2, #12
 8004d3a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d3c:	69fb      	ldr	r3, [r7, #28]
 8004d3e:	f003 0320 	and.w	r3, r3, #32
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d004      	beq.n	8004d50 <HAL_ADC_IRQHandler+0x1d4>
 8004d46:	69bb      	ldr	r3, [r7, #24]
 8004d48:	f003 0320 	and.w	r3, r3, #32
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10b      	bne.n	8004d68 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f000 80b3 	beq.w	8004ec2 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004d5c:	69bb      	ldr	r3, [r7, #24]
 8004d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f000 80ad 	beq.w	8004ec2 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d6c:	f003 0310 	and.w	r3, r3, #16
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d105      	bne.n	8004d80 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d78:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4618      	mov	r0, r3
 8004d86:	f7ff fb3a 	bl	80043fe <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004d8a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff faf5 	bl	8004380 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004d96:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a10      	ldr	r2, [pc, #64]	@ (8004de0 <HAL_ADC_IRQHandler+0x264>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d009      	beq.n	8004db6 <HAL_ADC_IRQHandler+0x23a>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a11      	ldr	r2, [pc, #68]	@ (8004dec <HAL_ADC_IRQHandler+0x270>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d002      	beq.n	8004db2 <HAL_ADC_IRQHandler+0x236>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	e003      	b.n	8004dba <HAL_ADC_IRQHandler+0x23e>
 8004db2:	4b0f      	ldr	r3, [pc, #60]	@ (8004df0 <HAL_ADC_IRQHandler+0x274>)
 8004db4:	e001      	b.n	8004dba <HAL_ADC_IRQHandler+0x23e>
 8004db6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6812      	ldr	r2, [r2, #0]
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d008      	beq.n	8004dd4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d005      	beq.n	8004dd4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2b06      	cmp	r3, #6
 8004dcc:	d002      	beq.n	8004dd4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2b07      	cmp	r3, #7
 8004dd2:	d10f      	bne.n	8004df4 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	623b      	str	r3, [r7, #32]
 8004ddc:	e01f      	b.n	8004e1e <HAL_ADC_IRQHandler+0x2a2>
 8004dde:	bf00      	nop
 8004de0:	50000100 	.word	0x50000100
 8004de4:	50000300 	.word	0x50000300
 8004de8:	50000700 	.word	0x50000700
 8004dec:	50000500 	.word	0x50000500
 8004df0:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a8b      	ldr	r2, [pc, #556]	@ (8005028 <HAL_ADC_IRQHandler+0x4ac>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d009      	beq.n	8004e12 <HAL_ADC_IRQHandler+0x296>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a8a      	ldr	r2, [pc, #552]	@ (800502c <HAL_ADC_IRQHandler+0x4b0>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d002      	beq.n	8004e0e <HAL_ADC_IRQHandler+0x292>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	e003      	b.n	8004e16 <HAL_ADC_IRQHandler+0x29a>
 8004e0e:	4b88      	ldr	r3, [pc, #544]	@ (8005030 <HAL_ADC_IRQHandler+0x4b4>)
 8004e10:	e001      	b.n	8004e16 <HAL_ADC_IRQHandler+0x29a>
 8004e12:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004e16:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	68db      	ldr	r3, [r3, #12]
 8004e1c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d047      	beq.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d007      	beq.n	8004e3e <HAL_ADC_IRQHandler+0x2c2>
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d03f      	beq.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004e34:	6a3b      	ldr	r3, [r7, #32]
 8004e36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d13a      	bne.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e48:	2b40      	cmp	r3, #64	@ 0x40
 8004e4a:	d133      	bne.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
 8004e4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d12e      	bne.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f7ff fbea 	bl	8004634 <LL_ADC_INJ_IsConversionOngoing>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d11a      	bne.n	8004e9c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004e74:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d112      	bne.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e92:	f043 0201 	orr.w	r2, r3, #1
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004e9a:	e00b      	b.n	8004eb4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ea0:	f043 0210 	orr.w	r2, r3, #16
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eac:	f043 0201 	orr.w	r2, r3, #1
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f7fd fb93 	bl	80025e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2260      	movs	r2, #96	@ 0x60
 8004ec0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004ec2:	69fb      	ldr	r3, [r7, #28]
 8004ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d011      	beq.n	8004ef0 <HAL_ADC_IRQHandler+0x374>
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00c      	beq.n	8004ef0 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eda:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 f8be 	bl	8005064 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2280      	movs	r2, #128	@ 0x80
 8004eee:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d012      	beq.n	8004f20 <HAL_ADC_IRQHandler+0x3a4>
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00d      	beq.n	8004f20 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f08:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f001 f8e7 	bl	80060e4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f1e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d012      	beq.n	8004f50 <HAL_ADC_IRQHandler+0x3d4>
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d00d      	beq.n	8004f50 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f38:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f001 f8d9 	bl	80060f8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004f4e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d043      	beq.n	8004fe2 <HAL_ADC_IRQHandler+0x466>
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	f003 0310 	and.w	r3, r3, #16
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d03e      	beq.n	8004fe2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d102      	bne.n	8004f72 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f70:	e021      	b.n	8004fb6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004f72:	697b      	ldr	r3, [r7, #20]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d015      	beq.n	8004fa4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f80:	d004      	beq.n	8004f8c <HAL_ADC_IRQHandler+0x410>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a28      	ldr	r2, [pc, #160]	@ (8005028 <HAL_ADC_IRQHandler+0x4ac>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d101      	bne.n	8004f90 <HAL_ADC_IRQHandler+0x414>
 8004f8c:	4b29      	ldr	r3, [pc, #164]	@ (8005034 <HAL_ADC_IRQHandler+0x4b8>)
 8004f8e:	e000      	b.n	8004f92 <HAL_ADC_IRQHandler+0x416>
 8004f90:	4b29      	ldr	r3, [pc, #164]	@ (8005038 <HAL_ADC_IRQHandler+0x4bc>)
 8004f92:	4618      	mov	r0, r3
 8004f94:	f7ff faa4 	bl	80044e0 <LL_ADC_GetMultiDMATransfer>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00b      	beq.n	8004fb6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fa2:	e008      	b.n	8004fb6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d10e      	bne.n	8004fda <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fc0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fcc:	f043 0202 	orr.w	r2, r3, #2
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 f84f 	bl	8005078 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2210      	movs	r2, #16
 8004fe0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d018      	beq.n	800501e <HAL_ADC_IRQHandler+0x4a2>
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d013      	beq.n	800501e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ffa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005006:	f043 0208 	orr.w	r2, r3, #8
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005016:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	f001 f859 	bl	80060d0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800501e:	bf00      	nop
 8005020:	3728      	adds	r7, #40	@ 0x28
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	50000100 	.word	0x50000100
 800502c:	50000500 	.word	0x50000500
 8005030:	50000400 	.word	0x50000400
 8005034:	50000300 	.word	0x50000300
 8005038:	50000700 	.word	0x50000700

0800503c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800503c:	b480      	push	{r7}
 800503e:	b083      	sub	sp, #12
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005044:	bf00      	nop
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr

08005064 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005064:	b480      	push	{r7}
 8005066:	b083      	sub	sp, #12
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800506c:	bf00      	nop
 800506e:	370c      	adds	r7, #12
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr

08005078 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005078:	b480      	push	{r7}
 800507a:	b083      	sub	sp, #12
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005080:	bf00      	nop
 8005082:	370c      	adds	r7, #12
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b0b6      	sub	sp, #216	@ 0xd8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005096:	2300      	movs	r3, #0
 8005098:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800509c:	2300      	movs	r3, #0
 800509e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d102      	bne.n	80050b0 <HAL_ADC_ConfigChannel+0x24>
 80050aa:	2302      	movs	r3, #2
 80050ac:	f000 bc13 	b.w	80058d6 <HAL_ADC_ConfigChannel+0x84a>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff faa6 	bl	800460e <LL_ADC_REG_IsConversionOngoing>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f040 83f3 	bne.w	80058b0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6818      	ldr	r0, [r3, #0]
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	6859      	ldr	r1, [r3, #4]
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	461a      	mov	r2, r3
 80050d8:	f7ff f965 	bl	80043a6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff fa94 	bl	800460e <LL_ADC_REG_IsConversionOngoing>
 80050e6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7ff faa0 	bl	8004634 <LL_ADC_INJ_IsConversionOngoing>
 80050f4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80050f8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	f040 81d9 	bne.w	80054b4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005102:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005106:	2b00      	cmp	r3, #0
 8005108:	f040 81d4 	bne.w	80054b4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005114:	d10f      	bne.n	8005136 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6818      	ldr	r0, [r3, #0]
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2200      	movs	r2, #0
 8005120:	4619      	mov	r1, r3
 8005122:	f7ff f97f 	bl	8004424 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800512e:	4618      	mov	r0, r3
 8005130:	f7ff f913 	bl	800435a <LL_ADC_SetSamplingTimeCommonConfig>
 8005134:	e00e      	b.n	8005154 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6819      	ldr	r1, [r3, #0]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	461a      	mov	r2, r3
 8005144:	f7ff f96e 	bl	8004424 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2100      	movs	r1, #0
 800514e:	4618      	mov	r0, r3
 8005150:	f7ff f903 	bl	800435a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	695a      	ldr	r2, [r3, #20]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	68db      	ldr	r3, [r3, #12]
 800515e:	08db      	lsrs	r3, r3, #3
 8005160:	f003 0303 	and.w	r3, r3, #3
 8005164:	005b      	lsls	r3, r3, #1
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	2b04      	cmp	r3, #4
 8005174:	d022      	beq.n	80051bc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6919      	ldr	r1, [r3, #16]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	681a      	ldr	r2, [r3, #0]
 8005182:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005186:	f7ff f85d 	bl	8004244 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6919      	ldr	r1, [r3, #16]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	461a      	mov	r2, r3
 8005198:	f7ff f8a9 	bl	80042ee <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6818      	ldr	r0, [r3, #0]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d102      	bne.n	80051b2 <HAL_ADC_ConfigChannel+0x126>
 80051ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80051b0:	e000      	b.n	80051b4 <HAL_ADC_ConfigChannel+0x128>
 80051b2:	2300      	movs	r3, #0
 80051b4:	461a      	mov	r2, r3
 80051b6:	f7ff f8b5 	bl	8004324 <LL_ADC_SetOffsetSaturation>
 80051ba:	e17b      	b.n	80054b4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2100      	movs	r1, #0
 80051c2:	4618      	mov	r0, r3
 80051c4:	f7ff f862 	bl	800428c <LL_ADC_GetOffsetChannel>
 80051c8:	4603      	mov	r3, r0
 80051ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d10a      	bne.n	80051e8 <HAL_ADC_ConfigChannel+0x15c>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	2100      	movs	r1, #0
 80051d8:	4618      	mov	r0, r3
 80051da:	f7ff f857 	bl	800428c <LL_ADC_GetOffsetChannel>
 80051de:	4603      	mov	r3, r0
 80051e0:	0e9b      	lsrs	r3, r3, #26
 80051e2:	f003 021f 	and.w	r2, r3, #31
 80051e6:	e01e      	b.n	8005226 <HAL_ADC_ConfigChannel+0x19a>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2100      	movs	r1, #0
 80051ee:	4618      	mov	r0, r3
 80051f0:	f7ff f84c 	bl	800428c <LL_ADC_GetOffsetChannel>
 80051f4:	4603      	mov	r3, r0
 80051f6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051fa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80051fe:	fa93 f3a3 	rbit	r3, r3
 8005202:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005206:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800520a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800520e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005212:	2b00      	cmp	r3, #0
 8005214:	d101      	bne.n	800521a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005216:	2320      	movs	r3, #32
 8005218:	e004      	b.n	8005224 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800521a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800521e:	fab3 f383 	clz	r3, r3
 8005222:	b2db      	uxtb	r3, r3
 8005224:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800522e:	2b00      	cmp	r3, #0
 8005230:	d105      	bne.n	800523e <HAL_ADC_ConfigChannel+0x1b2>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	0e9b      	lsrs	r3, r3, #26
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	e018      	b.n	8005270 <HAL_ADC_ConfigChannel+0x1e4>
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005246:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800524a:	fa93 f3a3 	rbit	r3, r3
 800524e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005256:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800525a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800525e:	2b00      	cmp	r3, #0
 8005260:	d101      	bne.n	8005266 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005262:	2320      	movs	r3, #32
 8005264:	e004      	b.n	8005270 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005266:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800526a:	fab3 f383 	clz	r3, r3
 800526e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005270:	429a      	cmp	r2, r3
 8005272:	d106      	bne.n	8005282 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	2200      	movs	r2, #0
 800527a:	2100      	movs	r1, #0
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff f81b 	bl	80042b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2101      	movs	r1, #1
 8005288:	4618      	mov	r0, r3
 800528a:	f7fe ffff 	bl	800428c <LL_ADC_GetOffsetChannel>
 800528e:	4603      	mov	r3, r0
 8005290:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005294:	2b00      	cmp	r3, #0
 8005296:	d10a      	bne.n	80052ae <HAL_ADC_ConfigChannel+0x222>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2101      	movs	r1, #1
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fe fff4 	bl	800428c <LL_ADC_GetOffsetChannel>
 80052a4:	4603      	mov	r3, r0
 80052a6:	0e9b      	lsrs	r3, r3, #26
 80052a8:	f003 021f 	and.w	r2, r3, #31
 80052ac:	e01e      	b.n	80052ec <HAL_ADC_ConfigChannel+0x260>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	2101      	movs	r1, #1
 80052b4:	4618      	mov	r0, r3
 80052b6:	f7fe ffe9 	bl	800428c <LL_ADC_GetOffsetChannel>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052c0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80052c4:	fa93 f3a3 	rbit	r3, r3
 80052c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80052cc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80052d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80052d4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80052dc:	2320      	movs	r3, #32
 80052de:	e004      	b.n	80052ea <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80052e0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80052e4:	fab3 f383 	clz	r3, r3
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d105      	bne.n	8005304 <HAL_ADC_ConfigChannel+0x278>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	0e9b      	lsrs	r3, r3, #26
 80052fe:	f003 031f 	and.w	r3, r3, #31
 8005302:	e018      	b.n	8005336 <HAL_ADC_ConfigChannel+0x2aa>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800530c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005310:	fa93 f3a3 	rbit	r3, r3
 8005314:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005318:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800531c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005320:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005324:	2b00      	cmp	r3, #0
 8005326:	d101      	bne.n	800532c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005328:	2320      	movs	r3, #32
 800532a:	e004      	b.n	8005336 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800532c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005330:	fab3 f383 	clz	r3, r3
 8005334:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005336:	429a      	cmp	r2, r3
 8005338:	d106      	bne.n	8005348 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2200      	movs	r2, #0
 8005340:	2101      	movs	r1, #1
 8005342:	4618      	mov	r0, r3
 8005344:	f7fe ffb8 	bl	80042b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2102      	movs	r1, #2
 800534e:	4618      	mov	r0, r3
 8005350:	f7fe ff9c 	bl	800428c <LL_ADC_GetOffsetChannel>
 8005354:	4603      	mov	r3, r0
 8005356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10a      	bne.n	8005374 <HAL_ADC_ConfigChannel+0x2e8>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2102      	movs	r1, #2
 8005364:	4618      	mov	r0, r3
 8005366:	f7fe ff91 	bl	800428c <LL_ADC_GetOffsetChannel>
 800536a:	4603      	mov	r3, r0
 800536c:	0e9b      	lsrs	r3, r3, #26
 800536e:	f003 021f 	and.w	r2, r3, #31
 8005372:	e01e      	b.n	80053b2 <HAL_ADC_ConfigChannel+0x326>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2102      	movs	r1, #2
 800537a:	4618      	mov	r0, r3
 800537c:	f7fe ff86 	bl	800428c <LL_ADC_GetOffsetChannel>
 8005380:	4603      	mov	r3, r0
 8005382:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005386:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800538a:	fa93 f3a3 	rbit	r3, r3
 800538e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005392:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005396:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800539a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d101      	bne.n	80053a6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80053a2:	2320      	movs	r3, #32
 80053a4:	e004      	b.n	80053b0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 80053a6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80053aa:	fab3 f383 	clz	r3, r3
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d105      	bne.n	80053ca <HAL_ADC_ConfigChannel+0x33e>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	0e9b      	lsrs	r3, r3, #26
 80053c4:	f003 031f 	and.w	r3, r3, #31
 80053c8:	e016      	b.n	80053f8 <HAL_ADC_ConfigChannel+0x36c>
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80053d6:	fa93 f3a3 	rbit	r3, r3
 80053da:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80053dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80053de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80053e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d101      	bne.n	80053ee <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80053ea:	2320      	movs	r3, #32
 80053ec:	e004      	b.n	80053f8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80053ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053f2:	fab3 f383 	clz	r3, r3
 80053f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d106      	bne.n	800540a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2200      	movs	r2, #0
 8005402:	2102      	movs	r1, #2
 8005404:	4618      	mov	r0, r3
 8005406:	f7fe ff57 	bl	80042b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2103      	movs	r1, #3
 8005410:	4618      	mov	r0, r3
 8005412:	f7fe ff3b 	bl	800428c <LL_ADC_GetOffsetChannel>
 8005416:	4603      	mov	r3, r0
 8005418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800541c:	2b00      	cmp	r3, #0
 800541e:	d10a      	bne.n	8005436 <HAL_ADC_ConfigChannel+0x3aa>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	2103      	movs	r1, #3
 8005426:	4618      	mov	r0, r3
 8005428:	f7fe ff30 	bl	800428c <LL_ADC_GetOffsetChannel>
 800542c:	4603      	mov	r3, r0
 800542e:	0e9b      	lsrs	r3, r3, #26
 8005430:	f003 021f 	and.w	r2, r3, #31
 8005434:	e017      	b.n	8005466 <HAL_ADC_ConfigChannel+0x3da>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	2103      	movs	r1, #3
 800543c:	4618      	mov	r0, r3
 800543e:	f7fe ff25 	bl	800428c <LL_ADC_GetOffsetChannel>
 8005442:	4603      	mov	r3, r0
 8005444:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005446:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005448:	fa93 f3a3 	rbit	r3, r3
 800544c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800544e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005450:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005452:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005454:	2b00      	cmp	r3, #0
 8005456:	d101      	bne.n	800545c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005458:	2320      	movs	r3, #32
 800545a:	e003      	b.n	8005464 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800545c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800545e:	fab3 f383 	clz	r3, r3
 8005462:	b2db      	uxtb	r3, r3
 8005464:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800546e:	2b00      	cmp	r3, #0
 8005470:	d105      	bne.n	800547e <HAL_ADC_ConfigChannel+0x3f2>
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	0e9b      	lsrs	r3, r3, #26
 8005478:	f003 031f 	and.w	r3, r3, #31
 800547c:	e011      	b.n	80054a2 <HAL_ADC_ConfigChannel+0x416>
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005484:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005486:	fa93 f3a3 	rbit	r3, r3
 800548a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800548c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800548e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005496:	2320      	movs	r3, #32
 8005498:	e003      	b.n	80054a2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800549a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800549c:	fab3 f383 	clz	r3, r3
 80054a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d106      	bne.n	80054b4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2200      	movs	r2, #0
 80054ac:	2103      	movs	r1, #3
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fe ff02 	bl	80042b8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	4618      	mov	r0, r3
 80054ba:	f7ff f881 	bl	80045c0 <LL_ADC_IsEnabled>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f040 813d 	bne.w	8005740 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6818      	ldr	r0, [r3, #0]
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	6819      	ldr	r1, [r3, #0]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	461a      	mov	r2, r3
 80054d4:	f7fe ffd2 	bl	800447c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	4aa2      	ldr	r2, [pc, #648]	@ (8005768 <HAL_ADC_ConfigChannel+0x6dc>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	f040 812e 	bne.w	8005740 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d10b      	bne.n	800550c <HAL_ADC_ConfigChannel+0x480>
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	0e9b      	lsrs	r3, r3, #26
 80054fa:	3301      	adds	r3, #1
 80054fc:	f003 031f 	and.w	r3, r3, #31
 8005500:	2b09      	cmp	r3, #9
 8005502:	bf94      	ite	ls
 8005504:	2301      	movls	r3, #1
 8005506:	2300      	movhi	r3, #0
 8005508:	b2db      	uxtb	r3, r3
 800550a:	e019      	b.n	8005540 <HAL_ADC_ConfigChannel+0x4b4>
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005512:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005514:	fa93 f3a3 	rbit	r3, r3
 8005518:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800551a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800551c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800551e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005520:	2b00      	cmp	r3, #0
 8005522:	d101      	bne.n	8005528 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8005524:	2320      	movs	r3, #32
 8005526:	e003      	b.n	8005530 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8005528:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800552a:	fab3 f383 	clz	r3, r3
 800552e:	b2db      	uxtb	r3, r3
 8005530:	3301      	adds	r3, #1
 8005532:	f003 031f 	and.w	r3, r3, #31
 8005536:	2b09      	cmp	r3, #9
 8005538:	bf94      	ite	ls
 800553a:	2301      	movls	r3, #1
 800553c:	2300      	movhi	r3, #0
 800553e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005540:	2b00      	cmp	r3, #0
 8005542:	d079      	beq.n	8005638 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800554c:	2b00      	cmp	r3, #0
 800554e:	d107      	bne.n	8005560 <HAL_ADC_ConfigChannel+0x4d4>
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	0e9b      	lsrs	r3, r3, #26
 8005556:	3301      	adds	r3, #1
 8005558:	069b      	lsls	r3, r3, #26
 800555a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800555e:	e015      	b.n	800558c <HAL_ADC_ConfigChannel+0x500>
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005566:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005568:	fa93 f3a3 	rbit	r3, r3
 800556c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800556e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005570:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8005572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005574:	2b00      	cmp	r3, #0
 8005576:	d101      	bne.n	800557c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005578:	2320      	movs	r3, #32
 800557a:	e003      	b.n	8005584 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800557c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800557e:	fab3 f383 	clz	r3, r3
 8005582:	b2db      	uxtb	r3, r3
 8005584:	3301      	adds	r3, #1
 8005586:	069b      	lsls	r3, r3, #26
 8005588:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005594:	2b00      	cmp	r3, #0
 8005596:	d109      	bne.n	80055ac <HAL_ADC_ConfigChannel+0x520>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	0e9b      	lsrs	r3, r3, #26
 800559e:	3301      	adds	r3, #1
 80055a0:	f003 031f 	and.w	r3, r3, #31
 80055a4:	2101      	movs	r1, #1
 80055a6:	fa01 f303 	lsl.w	r3, r1, r3
 80055aa:	e017      	b.n	80055dc <HAL_ADC_ConfigChannel+0x550>
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055b4:	fa93 f3a3 	rbit	r3, r3
 80055b8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80055ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80055be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80055c4:	2320      	movs	r3, #32
 80055c6:	e003      	b.n	80055d0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80055c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055ca:	fab3 f383 	clz	r3, r3
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	3301      	adds	r3, #1
 80055d2:	f003 031f 	and.w	r3, r3, #31
 80055d6:	2101      	movs	r1, #1
 80055d8:	fa01 f303 	lsl.w	r3, r1, r3
 80055dc:	ea42 0103 	orr.w	r1, r2, r3
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d10a      	bne.n	8005602 <HAL_ADC_ConfigChannel+0x576>
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	0e9b      	lsrs	r3, r3, #26
 80055f2:	3301      	adds	r3, #1
 80055f4:	f003 021f 	and.w	r2, r3, #31
 80055f8:	4613      	mov	r3, r2
 80055fa:	005b      	lsls	r3, r3, #1
 80055fc:	4413      	add	r3, r2
 80055fe:	051b      	lsls	r3, r3, #20
 8005600:	e018      	b.n	8005634 <HAL_ADC_ConfigChannel+0x5a8>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560a:	fa93 f3a3 	rbit	r3, r3
 800560e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8005610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005612:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8005614:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005616:	2b00      	cmp	r3, #0
 8005618:	d101      	bne.n	800561e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800561a:	2320      	movs	r3, #32
 800561c:	e003      	b.n	8005626 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800561e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005620:	fab3 f383 	clz	r3, r3
 8005624:	b2db      	uxtb	r3, r3
 8005626:	3301      	adds	r3, #1
 8005628:	f003 021f 	and.w	r2, r3, #31
 800562c:	4613      	mov	r3, r2
 800562e:	005b      	lsls	r3, r3, #1
 8005630:	4413      	add	r3, r2
 8005632:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005634:	430b      	orrs	r3, r1
 8005636:	e07e      	b.n	8005736 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005640:	2b00      	cmp	r3, #0
 8005642:	d107      	bne.n	8005654 <HAL_ADC_ConfigChannel+0x5c8>
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	0e9b      	lsrs	r3, r3, #26
 800564a:	3301      	adds	r3, #1
 800564c:	069b      	lsls	r3, r3, #26
 800564e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005652:	e015      	b.n	8005680 <HAL_ADC_ConfigChannel+0x5f4>
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800565a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800565c:	fa93 f3a3 	rbit	r3, r3
 8005660:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8005662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005664:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8005666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005668:	2b00      	cmp	r3, #0
 800566a:	d101      	bne.n	8005670 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800566c:	2320      	movs	r3, #32
 800566e:	e003      	b.n	8005678 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005672:	fab3 f383 	clz	r3, r3
 8005676:	b2db      	uxtb	r3, r3
 8005678:	3301      	adds	r3, #1
 800567a:	069b      	lsls	r3, r3, #26
 800567c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005688:	2b00      	cmp	r3, #0
 800568a:	d109      	bne.n	80056a0 <HAL_ADC_ConfigChannel+0x614>
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	0e9b      	lsrs	r3, r3, #26
 8005692:	3301      	adds	r3, #1
 8005694:	f003 031f 	and.w	r3, r3, #31
 8005698:	2101      	movs	r1, #1
 800569a:	fa01 f303 	lsl.w	r3, r1, r3
 800569e:	e017      	b.n	80056d0 <HAL_ADC_ConfigChannel+0x644>
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	fa93 f3a3 	rbit	r3, r3
 80056ac:	61fb      	str	r3, [r7, #28]
  return result;
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d101      	bne.n	80056bc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80056b8:	2320      	movs	r3, #32
 80056ba:	e003      	b.n	80056c4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80056bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056be:	fab3 f383 	clz	r3, r3
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	3301      	adds	r3, #1
 80056c6:	f003 031f 	and.w	r3, r3, #31
 80056ca:	2101      	movs	r1, #1
 80056cc:	fa01 f303 	lsl.w	r3, r1, r3
 80056d0:	ea42 0103 	orr.w	r1, r2, r3
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d10d      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x670>
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	0e9b      	lsrs	r3, r3, #26
 80056e6:	3301      	adds	r3, #1
 80056e8:	f003 021f 	and.w	r2, r3, #31
 80056ec:	4613      	mov	r3, r2
 80056ee:	005b      	lsls	r3, r3, #1
 80056f0:	4413      	add	r3, r2
 80056f2:	3b1e      	subs	r3, #30
 80056f4:	051b      	lsls	r3, r3, #20
 80056f6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80056fa:	e01b      	b.n	8005734 <HAL_ADC_ConfigChannel+0x6a8>
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	fa93 f3a3 	rbit	r3, r3
 8005708:	613b      	str	r3, [r7, #16]
  return result;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d101      	bne.n	8005718 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8005714:	2320      	movs	r3, #32
 8005716:	e003      	b.n	8005720 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	fab3 f383 	clz	r3, r3
 800571e:	b2db      	uxtb	r3, r3
 8005720:	3301      	adds	r3, #1
 8005722:	f003 021f 	and.w	r2, r3, #31
 8005726:	4613      	mov	r3, r2
 8005728:	005b      	lsls	r3, r3, #1
 800572a:	4413      	add	r3, r2
 800572c:	3b1e      	subs	r3, #30
 800572e:	051b      	lsls	r3, r3, #20
 8005730:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005734:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800573a:	4619      	mov	r1, r3
 800573c:	f7fe fe72 	bl	8004424 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	4b09      	ldr	r3, [pc, #36]	@ (800576c <HAL_ADC_ConfigChannel+0x6e0>)
 8005746:	4013      	ands	r3, r2
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 80be 	beq.w	80058ca <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005756:	d004      	beq.n	8005762 <HAL_ADC_ConfigChannel+0x6d6>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a04      	ldr	r2, [pc, #16]	@ (8005770 <HAL_ADC_ConfigChannel+0x6e4>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d10a      	bne.n	8005778 <HAL_ADC_ConfigChannel+0x6ec>
 8005762:	4b04      	ldr	r3, [pc, #16]	@ (8005774 <HAL_ADC_ConfigChannel+0x6e8>)
 8005764:	e009      	b.n	800577a <HAL_ADC_ConfigChannel+0x6ee>
 8005766:	bf00      	nop
 8005768:	407f0000 	.word	0x407f0000
 800576c:	80080000 	.word	0x80080000
 8005770:	50000100 	.word	0x50000100
 8005774:	50000300 	.word	0x50000300
 8005778:	4b59      	ldr	r3, [pc, #356]	@ (80058e0 <HAL_ADC_ConfigChannel+0x854>)
 800577a:	4618      	mov	r0, r3
 800577c:	f7fe fd54 	bl	8004228 <LL_ADC_GetCommonPathInternalCh>
 8005780:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a56      	ldr	r2, [pc, #344]	@ (80058e4 <HAL_ADC_ConfigChannel+0x858>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d004      	beq.n	8005798 <HAL_ADC_ConfigChannel+0x70c>
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a55      	ldr	r2, [pc, #340]	@ (80058e8 <HAL_ADC_ConfigChannel+0x85c>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d13a      	bne.n	800580e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005798:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800579c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d134      	bne.n	800580e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057ac:	d005      	beq.n	80057ba <HAL_ADC_ConfigChannel+0x72e>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a4e      	ldr	r2, [pc, #312]	@ (80058ec <HAL_ADC_ConfigChannel+0x860>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	f040 8085 	bne.w	80058c4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057c2:	d004      	beq.n	80057ce <HAL_ADC_ConfigChannel+0x742>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a49      	ldr	r2, [pc, #292]	@ (80058f0 <HAL_ADC_ConfigChannel+0x864>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d101      	bne.n	80057d2 <HAL_ADC_ConfigChannel+0x746>
 80057ce:	4a49      	ldr	r2, [pc, #292]	@ (80058f4 <HAL_ADC_ConfigChannel+0x868>)
 80057d0:	e000      	b.n	80057d4 <HAL_ADC_ConfigChannel+0x748>
 80057d2:	4a43      	ldr	r2, [pc, #268]	@ (80058e0 <HAL_ADC_ConfigChannel+0x854>)
 80057d4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80057dc:	4619      	mov	r1, r3
 80057de:	4610      	mov	r0, r2
 80057e0:	f7fe fd0f 	bl	8004202 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057e4:	4b44      	ldr	r3, [pc, #272]	@ (80058f8 <HAL_ADC_ConfigChannel+0x86c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	099b      	lsrs	r3, r3, #6
 80057ea:	4a44      	ldr	r2, [pc, #272]	@ (80058fc <HAL_ADC_ConfigChannel+0x870>)
 80057ec:	fba2 2303 	umull	r2, r3, r2, r3
 80057f0:	099b      	lsrs	r3, r3, #6
 80057f2:	1c5a      	adds	r2, r3, #1
 80057f4:	4613      	mov	r3, r2
 80057f6:	005b      	lsls	r3, r3, #1
 80057f8:	4413      	add	r3, r2
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80057fe:	e002      	b.n	8005806 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	3b01      	subs	r3, #1
 8005804:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1f9      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800580c:	e05a      	b.n	80058c4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	4a3b      	ldr	r2, [pc, #236]	@ (8005900 <HAL_ADC_ConfigChannel+0x874>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d125      	bne.n	8005864 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005818:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800581c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d11f      	bne.n	8005864 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a31      	ldr	r2, [pc, #196]	@ (80058f0 <HAL_ADC_ConfigChannel+0x864>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d104      	bne.n	8005838 <HAL_ADC_ConfigChannel+0x7ac>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a34      	ldr	r2, [pc, #208]	@ (8005904 <HAL_ADC_ConfigChannel+0x878>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d047      	beq.n	80058c8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005840:	d004      	beq.n	800584c <HAL_ADC_ConfigChannel+0x7c0>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a2a      	ldr	r2, [pc, #168]	@ (80058f0 <HAL_ADC_ConfigChannel+0x864>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d101      	bne.n	8005850 <HAL_ADC_ConfigChannel+0x7c4>
 800584c:	4a29      	ldr	r2, [pc, #164]	@ (80058f4 <HAL_ADC_ConfigChannel+0x868>)
 800584e:	e000      	b.n	8005852 <HAL_ADC_ConfigChannel+0x7c6>
 8005850:	4a23      	ldr	r2, [pc, #140]	@ (80058e0 <HAL_ADC_ConfigChannel+0x854>)
 8005852:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800585a:	4619      	mov	r1, r3
 800585c:	4610      	mov	r0, r2
 800585e:	f7fe fcd0 	bl	8004202 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005862:	e031      	b.n	80058c8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a27      	ldr	r2, [pc, #156]	@ (8005908 <HAL_ADC_ConfigChannel+0x87c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d12d      	bne.n	80058ca <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800586e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005876:	2b00      	cmp	r3, #0
 8005878:	d127      	bne.n	80058ca <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a1c      	ldr	r2, [pc, #112]	@ (80058f0 <HAL_ADC_ConfigChannel+0x864>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d022      	beq.n	80058ca <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800588c:	d004      	beq.n	8005898 <HAL_ADC_ConfigChannel+0x80c>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a17      	ldr	r2, [pc, #92]	@ (80058f0 <HAL_ADC_ConfigChannel+0x864>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d101      	bne.n	800589c <HAL_ADC_ConfigChannel+0x810>
 8005898:	4a16      	ldr	r2, [pc, #88]	@ (80058f4 <HAL_ADC_ConfigChannel+0x868>)
 800589a:	e000      	b.n	800589e <HAL_ADC_ConfigChannel+0x812>
 800589c:	4a10      	ldr	r2, [pc, #64]	@ (80058e0 <HAL_ADC_ConfigChannel+0x854>)
 800589e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80058a2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058a6:	4619      	mov	r1, r3
 80058a8:	4610      	mov	r0, r2
 80058aa:	f7fe fcaa 	bl	8004202 <LL_ADC_SetCommonPathInternalCh>
 80058ae:	e00c      	b.n	80058ca <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058b4:	f043 0220 	orr.w	r2, r3, #32
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80058c2:	e002      	b.n	80058ca <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80058c4:	bf00      	nop
 80058c6:	e000      	b.n	80058ca <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80058c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80058d2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	37d8      	adds	r7, #216	@ 0xd8
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	50000700 	.word	0x50000700
 80058e4:	c3210000 	.word	0xc3210000
 80058e8:	90c00010 	.word	0x90c00010
 80058ec:	50000600 	.word	0x50000600
 80058f0:	50000100 	.word	0x50000100
 80058f4:	50000300 	.word	0x50000300
 80058f8:	20000228 	.word	0x20000228
 80058fc:	053e2d63 	.word	0x053e2d63
 8005900:	c7520000 	.word	0xc7520000
 8005904:	50000500 	.word	0x50000500
 8005908:	cb840000 	.word	0xcb840000

0800590c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005914:	2300      	movs	r3, #0
 8005916:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4618      	mov	r0, r3
 800591e:	f7fe fe4f 	bl	80045c0 <LL_ADC_IsEnabled>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d176      	bne.n	8005a16 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	689a      	ldr	r2, [r3, #8]
 800592e:	4b3c      	ldr	r3, [pc, #240]	@ (8005a20 <ADC_Enable+0x114>)
 8005930:	4013      	ands	r3, r2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d00d      	beq.n	8005952 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800593a:	f043 0210 	orr.w	r2, r3, #16
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005946:	f043 0201 	orr.w	r2, r3, #1
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e062      	b.n	8005a18 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4618      	mov	r0, r3
 8005958:	f7fe fe1e 	bl	8004598 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005964:	d004      	beq.n	8005970 <ADC_Enable+0x64>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a2e      	ldr	r2, [pc, #184]	@ (8005a24 <ADC_Enable+0x118>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d101      	bne.n	8005974 <ADC_Enable+0x68>
 8005970:	4b2d      	ldr	r3, [pc, #180]	@ (8005a28 <ADC_Enable+0x11c>)
 8005972:	e000      	b.n	8005976 <ADC_Enable+0x6a>
 8005974:	4b2d      	ldr	r3, [pc, #180]	@ (8005a2c <ADC_Enable+0x120>)
 8005976:	4618      	mov	r0, r3
 8005978:	f7fe fc56 	bl	8004228 <LL_ADC_GetCommonPathInternalCh>
 800597c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800597e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005982:	2b00      	cmp	r3, #0
 8005984:	d013      	beq.n	80059ae <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005986:	4b2a      	ldr	r3, [pc, #168]	@ (8005a30 <ADC_Enable+0x124>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	099b      	lsrs	r3, r3, #6
 800598c:	4a29      	ldr	r2, [pc, #164]	@ (8005a34 <ADC_Enable+0x128>)
 800598e:	fba2 2303 	umull	r2, r3, r2, r3
 8005992:	099b      	lsrs	r3, r3, #6
 8005994:	1c5a      	adds	r2, r3, #1
 8005996:	4613      	mov	r3, r2
 8005998:	005b      	lsls	r3, r3, #1
 800599a:	4413      	add	r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80059a0:	e002      	b.n	80059a8 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	3b01      	subs	r3, #1
 80059a6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1f9      	bne.n	80059a2 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80059ae:	f7fe fbe7 	bl	8004180 <HAL_GetTick>
 80059b2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80059b4:	e028      	b.n	8005a08 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4618      	mov	r0, r3
 80059bc:	f7fe fe00 	bl	80045c0 <LL_ADC_IsEnabled>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d104      	bne.n	80059d0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f7fe fde4 	bl	8004598 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80059d0:	f7fe fbd6 	bl	8004180 <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	2b02      	cmp	r3, #2
 80059dc:	d914      	bls.n	8005a08 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	d00d      	beq.n	8005a08 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80059f0:	f043 0210 	orr.w	r2, r3, #16
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059fc:	f043 0201 	orr.w	r2, r3, #1
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005a04:	2301      	movs	r3, #1
 8005a06:	e007      	b.n	8005a18 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0301 	and.w	r3, r3, #1
 8005a12:	2b01      	cmp	r3, #1
 8005a14:	d1cf      	bne.n	80059b6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	8000003f 	.word	0x8000003f
 8005a24:	50000100 	.word	0x50000100
 8005a28:	50000300 	.word	0x50000300
 8005a2c:	50000700 	.word	0x50000700
 8005a30:	20000228 	.word	0x20000228
 8005a34:	053e2d63 	.word	0x053e2d63

08005a38 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a44:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a4a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d14b      	bne.n	8005aea <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a56:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0308 	and.w	r3, r3, #8
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d021      	beq.n	8005ab0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7fe fc85 	bl	8004380 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d032      	beq.n	8005ae2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d12b      	bne.n	8005ae2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a8e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d11f      	bne.n	8005ae2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa6:	f043 0201 	orr.w	r2, r3, #1
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005aae:	e018      	b.n	8005ae2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	f003 0302 	and.w	r3, r3, #2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d111      	bne.n	8005ae2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ac2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ace:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d105      	bne.n	8005ae2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ada:	f043 0201 	orr.w	r2, r3, #1
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005ae2:	68f8      	ldr	r0, [r7, #12]
 8005ae4:	f7ff faaa 	bl	800503c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005ae8:	e00e      	b.n	8005b08 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aee:	f003 0310 	and.w	r3, r3, #16
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f7ff fabe 	bl	8005078 <HAL_ADC_ErrorCallback>
}
 8005afc:	e004      	b.n	8005b08 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	4798      	blx	r3
}
 8005b08:	bf00      	nop
 8005b0a:	3710      	adds	r7, #16
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}

08005b10 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f7ff fa96 	bl	8005050 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005b24:	bf00      	nop
 8005b26:	3710      	adds	r7, #16
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}

08005b2c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b084      	sub	sp, #16
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b38:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b4a:	f043 0204 	orr.w	r2, r3, #4
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f7ff fa90 	bl	8005078 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005b58:	bf00      	nop
 8005b5a:	3710      	adds	r7, #16
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <LL_ADC_SetCommonPathInternalCh>:
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	431a      	orrs	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	609a      	str	r2, [r3, #8]
}
 8005b7a:	bf00      	nop
 8005b7c:	370c      	adds	r7, #12
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <LL_ADC_GetCommonPathInternalCh>:
{
 8005b86:	b480      	push	{r7}
 8005b88:	b083      	sub	sp, #12
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	370c      	adds	r7, #12
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
	...

08005ba4 <LL_ADC_SetOffset>:
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b087      	sub	sp, #28
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
 8005bb0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	3360      	adds	r3, #96	@ 0x60
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	4b08      	ldr	r3, [pc, #32]	@ (8005be8 <LL_ADC_SetOffset+0x44>)
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	687a      	ldr	r2, [r7, #4]
 8005bca:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8005bce:	683a      	ldr	r2, [r7, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	601a      	str	r2, [r3, #0]
}
 8005bdc:	bf00      	nop
 8005bde:	371c      	adds	r7, #28
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	03fff000 	.word	0x03fff000

08005bec <LL_ADC_GetOffsetChannel>:
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	3360      	adds	r3, #96	@ 0x60
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3714      	adds	r7, #20
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <LL_ADC_SetOffsetState>:
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	3360      	adds	r3, #96	@ 0x60
 8005c28:	461a      	mov	r2, r3
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	4413      	add	r3, r2
 8005c30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	431a      	orrs	r2, r3
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	601a      	str	r2, [r3, #0]
}
 8005c42:	bf00      	nop
 8005c44:	371c      	adds	r7, #28
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <LL_ADC_SetOffsetSign>:
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b087      	sub	sp, #28
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	60f8      	str	r0, [r7, #12]
 8005c56:	60b9      	str	r1, [r7, #8]
 8005c58:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	3360      	adds	r3, #96	@ 0x60
 8005c5e:	461a      	mov	r2, r3
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	431a      	orrs	r2, r3
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	601a      	str	r2, [r3, #0]
}
 8005c78:	bf00      	nop
 8005c7a:	371c      	adds	r7, #28
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <LL_ADC_SetOffsetSaturation>:
{
 8005c84:	b480      	push	{r7}
 8005c86:	b087      	sub	sp, #28
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	60f8      	str	r0, [r7, #12]
 8005c8c:	60b9      	str	r1, [r7, #8]
 8005c8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	3360      	adds	r3, #96	@ 0x60
 8005c94:	461a      	mov	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	009b      	lsls	r3, r3, #2
 8005c9a:	4413      	add	r3, r2
 8005c9c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	431a      	orrs	r2, r3
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	601a      	str	r2, [r3, #0]
}
 8005cae:	bf00      	nop
 8005cb0:	371c      	adds	r7, #28
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b083      	sub	sp, #12
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	6078      	str	r0, [r7, #4]
 8005cc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	695b      	ldr	r3, [r3, #20]
 8005cc8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	431a      	orrs	r2, r3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	615a      	str	r2, [r3, #20]
}
 8005cd4:	bf00      	nop
 8005cd6:	370c      	adds	r7, #12
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr

08005ce0 <LL_ADC_INJ_GetTrigAuto>:
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	68db      	ldr	r3, [r3, #12]
 8005cec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr

08005cfc <LL_ADC_SetChannelSamplingTime>:
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b087      	sub	sp, #28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	3314      	adds	r3, #20
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	0e5b      	lsrs	r3, r3, #25
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	4413      	add	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005d1c:	697b      	ldr	r3, [r7, #20]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	0d1b      	lsrs	r3, r3, #20
 8005d24:	f003 031f 	and.w	r3, r3, #31
 8005d28:	2107      	movs	r1, #7
 8005d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005d2e:	43db      	mvns	r3, r3
 8005d30:	401a      	ands	r2, r3
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	0d1b      	lsrs	r3, r3, #20
 8005d36:	f003 031f 	and.w	r3, r3, #31
 8005d3a:	6879      	ldr	r1, [r7, #4]
 8005d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005d40:	431a      	orrs	r2, r3
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	601a      	str	r2, [r3, #0]
}
 8005d46:	bf00      	nop
 8005d48:	371c      	adds	r7, #28
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
	...

08005d54 <LL_ADC_SetChannelSingleDiff>:
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d6c:	43db      	mvns	r3, r3
 8005d6e:	401a      	ands	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f003 0318 	and.w	r3, r3, #24
 8005d76:	4908      	ldr	r1, [pc, #32]	@ (8005d98 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005d78:	40d9      	lsrs	r1, r3
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	400b      	ands	r3, r1
 8005d7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d82:	431a      	orrs	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8005d8a:	bf00      	nop
 8005d8c:	3714      	adds	r7, #20
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	0007ffff 	.word	0x0007ffff

08005d9c <LL_ADC_GetMultimode>:
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	f003 031f 	and.w	r3, r3, #31
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	370c      	adds	r7, #12
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr

08005db8 <LL_ADC_IsEnabled>:
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	d101      	bne.n	8005dd0 <LL_ADC_IsEnabled+0x18>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e000      	b.n	8005dd2 <LL_ADC_IsEnabled+0x1a>
 8005dd0:	2300      	movs	r3, #0
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr

08005dde <LL_ADC_REG_IsConversionOngoing>:
{
 8005dde:	b480      	push	{r7}
 8005de0:	b083      	sub	sp, #12
 8005de2:	af00      	add	r7, sp, #0
 8005de4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d101      	bne.n	8005df6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e000      	b.n	8005df8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <LL_ADC_INJ_StartConversion>:
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005e18:	f043 0208 	orr.w	r2, r3, #8
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr

08005e2c <LL_ADC_INJ_IsConversionOngoing>:
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b08      	cmp	r3, #8
 8005e3e:	d101      	bne.n	8005e44 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005e40:	2301      	movs	r3, #1
 8005e42:	e000      	b.n	8005e46 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005e44:	2300      	movs	r3, #0
}
 8005e46:	4618      	mov	r0, r3
 8005e48:	370c      	adds	r7, #12
 8005e4a:	46bd      	mov	sp, r7
 8005e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e50:	4770      	bx	lr
	...

08005e54 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e64:	d004      	beq.n	8005e70 <HAL_ADCEx_InjectedStart_IT+0x1c>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a78      	ldr	r2, [pc, #480]	@ (800604c <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d101      	bne.n	8005e74 <HAL_ADCEx_InjectedStart_IT+0x20>
 8005e70:	4b77      	ldr	r3, [pc, #476]	@ (8006050 <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 8005e72:	e000      	b.n	8005e76 <HAL_ADCEx_InjectedStart_IT+0x22>
 8005e74:	4b77      	ldr	r3, [pc, #476]	@ (8006054 <HAL_ADCEx_InjectedStart_IT+0x200>)
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7ff ff90 	bl	8005d9c <LL_ADC_GetMultimode>
 8005e7c:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7ff ffd2 	bl	8005e2c <LL_ADC_INJ_IsConversionOngoing>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d001      	beq.n	8005e92 <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 8005e8e:	2302      	movs	r3, #2
 8005e90:	e0d8      	b.n	8006044 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e9c:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ea4:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10a      	bne.n	8005ec2 <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d107      	bne.n	8005ec2 <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eb6:	f043 0220 	orr.w	r2, r3, #32
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e0c0      	b.n	8006044 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_ADCEx_InjectedStart_IT+0x7c>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e0b9      	b.n	8006044 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f7ff fd17 	bl	800590c <ADC_Enable>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8005ee2:	7bfb      	ldrb	r3, [r7, #15]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	f040 80a8 	bne.w	800603a <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d006      	beq.n	8005f04 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005efa:	f023 0208 	bic.w	r2, r3, #8
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	661a      	str	r2, [r3, #96]	@ 0x60
 8005f02:	e002      	b.n	8005f0a <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2200      	movs	r2, #0
 8005f08:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f0e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005f12:	f023 0301 	bic.w	r3, r3, #1
 8005f16:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a4a      	ldr	r2, [pc, #296]	@ (800604c <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d009      	beq.n	8005f3c <HAL_ADCEx_InjectedStart_IT+0xe8>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a4a      	ldr	r2, [pc, #296]	@ (8006058 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d002      	beq.n	8005f38 <HAL_ADCEx_InjectedStart_IT+0xe4>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	e003      	b.n	8005f40 <HAL_ADCEx_InjectedStart_IT+0xec>
 8005f38:	4b48      	ldr	r3, [pc, #288]	@ (800605c <HAL_ADCEx_InjectedStart_IT+0x208>)
 8005f3a:	e001      	b.n	8005f40 <HAL_ADCEx_InjectedStart_IT+0xec>
 8005f3c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	6812      	ldr	r2, [r2, #0]
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d002      	beq.n	8005f4e <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d105      	bne.n	8005f5a <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f52:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2260      	movs	r2, #96	@ 0x60
 8005f60:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d007      	beq.n	8005f88 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f86:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	2b08      	cmp	r3, #8
 8005f8e:	d110      	bne.n	8005fb2 <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	685a      	ldr	r2, [r3, #4]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f022 0220 	bic.w	r2, r2, #32
 8005f9e:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005fae:	605a      	str	r2, [r3, #4]
          break;
 8005fb0:	e010      	b.n	8005fd4 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685a      	ldr	r2, [r3, #4]
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fc0:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f042 0220 	orr.w	r2, r2, #32
 8005fd0:	605a      	str	r2, [r3, #4]
          break;
 8005fd2:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a1c      	ldr	r2, [pc, #112]	@ (800604c <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d009      	beq.n	8005ff2 <HAL_ADCEx_InjectedStart_IT+0x19e>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a1d      	ldr	r2, [pc, #116]	@ (8006058 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d002      	beq.n	8005fee <HAL_ADCEx_InjectedStart_IT+0x19a>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	e003      	b.n	8005ff6 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 8005fee:	4b1b      	ldr	r3, [pc, #108]	@ (800605c <HAL_ADCEx_InjectedStart_IT+0x208>)
 8005ff0:	e001      	b.n	8005ff6 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 8005ff2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	6812      	ldr	r2, [r2, #0]
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d008      	beq.n	8006010 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d005      	beq.n	8006010 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	2b06      	cmp	r3, #6
 8006008:	d002      	beq.n	8006010 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	2b07      	cmp	r3, #7
 800600e:	d10d      	bne.n	800602c <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4618      	mov	r0, r3
 8006016:	f7ff fe63 	bl	8005ce0 <LL_ADC_INJ_GetTrigAuto>
 800601a:	4603      	mov	r3, r0
 800601c:	2b00      	cmp	r3, #0
 800601e:	d110      	bne.n	8006042 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4618      	mov	r0, r3
 8006026:	f7ff feed 	bl	8005e04 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800602a:	e00a      	b.n	8006042 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006030:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006038:	e003      	b.n	8006042 <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8006042:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006044:	4618      	mov	r0, r3
 8006046:	3718      	adds	r7, #24
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	50000100 	.word	0x50000100
 8006050:	50000300 	.word	0x50000300
 8006054:	50000700 	.word	0x50000700
 8006058:	50000500 	.word	0x50000500
 800605c:	50000400 	.word	0x50000400

08006060 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	f240 321b 	movw	r2, #795	@ 0x31b
 8006070:	4293      	cmp	r3, r2
 8006072:	d00e      	beq.n	8006092 <HAL_ADCEx_InjectedGetValue+0x32>
 8006074:	683b      	ldr	r3, [r7, #0]
 8006076:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 800607a:	d21c      	bcs.n	80060b6 <HAL_ADCEx_InjectedGetValue+0x56>
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	f240 120f 	movw	r2, #271	@ 0x10f
 8006082:	4293      	cmp	r3, r2
 8006084:	d011      	beq.n	80060aa <HAL_ADCEx_InjectedGetValue+0x4a>
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	f240 2215 	movw	r2, #533	@ 0x215
 800608c:	4293      	cmp	r3, r2
 800608e:	d006      	beq.n	800609e <HAL_ADCEx_InjectedGetValue+0x3e>
 8006090:	e011      	b.n	80060b6 <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800609a:	60fb      	str	r3, [r7, #12]
      break;
 800609c:	e011      	b.n	80060c2 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060a6:	60fb      	str	r3, [r7, #12]
      break;
 80060a8:	e00b      	b.n	80060c2 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060b2:	60fb      	str	r3, [r7, #12]
      break;
 80060b4:	e005      	b.n	80060c2 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060be:	60fb      	str	r3, [r7, #12]
      break;
 80060c0:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 80060c2:	68fb      	ldr	r3, [r7, #12]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3714      	adds	r7, #20
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80060d0:	b480      	push	{r7}
 80060d2:	b083      	sub	sp, #12
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80060d8:	bf00      	nop
 80060da:	370c      	adds	r7, #12
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr

080060e4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80060e4:	b480      	push	{r7}
 80060e6:	b083      	sub	sp, #12
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80060ec:	bf00      	nop
 80060ee:	370c      	adds	r7, #12
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006100:	bf00      	nop
 8006102:	370c      	adds	r7, #12
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006114:	bf00      	nop
 8006116:	370c      	adds	r7, #12
 8006118:	46bd      	mov	sp, r7
 800611a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611e:	4770      	bx	lr

08006120 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b0b6      	sub	sp, #216	@ 0xd8
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800612a:	2300      	movs	r3, #0
 800612c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8006130:	2300      	movs	r3, #0
 8006132:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006140:	2b01      	cmp	r3, #1
 8006142:	d102      	bne.n	800614a <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8006144:	2302      	movs	r3, #2
 8006146:	f000 bcfd 	b.w	8006b44 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2201      	movs	r2, #1
 800614e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	695b      	ldr	r3, [r3, #20]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d003      	beq.n	8006162 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800615e:	2b01      	cmp	r3, #1
 8006160:	d130      	bne.n	80061c4 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	685b      	ldr	r3, [r3, #4]
 8006166:	2b09      	cmp	r3, #9
 8006168:	d179      	bne.n	800625e <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800616e:	2b00      	cmp	r3, #0
 8006170:	d010      	beq.n	8006194 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	0e9b      	lsrs	r3, r3, #26
 8006178:	025b      	lsls	r3, r3, #9
 800617a:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006182:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8006186:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800618c:	4313      	orrs	r3, r2
 800618e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006192:	e007      	b.n	80061a4 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	0e9b      	lsrs	r3, r3, #26
 800619a:	025b      	lsls	r3, r3, #9
 800619c:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80061a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061aa:	4b84      	ldr	r3, [pc, #528]	@ (80063bc <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80061ac:	4013      	ands	r3, r2
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80061b6:	430b      	orrs	r3, r1
 80061b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80061c0:	665a      	str	r2, [r3, #100]	@ 0x64
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80061c2:	e04c      	b.n	800625e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d11d      	bne.n	8006208 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	6a1a      	ldr	r2, [r3, #32]
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	669a      	str	r2, [r3, #104]	@ 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00d      	beq.n	80061fe <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061ec:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80061f0:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80061f6:	4313      	orrs	r3, r2
 80061f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061fc:	e004      	b.n	8006208 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	3b01      	subs	r3, #1
 8006204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	0e9b      	lsrs	r3, r3, #26
 800620e:	f003 021f 	and.w	r2, r3, #31
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	f003 031f 	and.w	r3, r3, #31
 800621a:	fa02 f303 	lsl.w	r3, r2, r3
 800621e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006222:	4313      	orrs	r3, r2
 8006224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800622c:	1e5a      	subs	r2, r3, #1
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	669a      	str	r2, [r3, #104]	@ 0x68

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006236:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800623a:	431a      	orrs	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10a      	bne.n	800625e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800624e:	4b5b      	ldr	r3, [pc, #364]	@ (80063bc <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8006250:	4013      	ands	r3, r2
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	6e51      	ldr	r1, [r2, #100]	@ 0x64
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	6812      	ldr	r2, [r2, #0]
 800625a:	430b      	orrs	r3, r1
 800625c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4618      	mov	r0, r3
 8006264:	f7ff fde2 	bl	8005e2c <LL_ADC_INJ_IsConversionOngoing>
 8006268:	4603      	mov	r3, r0
 800626a:	2b00      	cmp	r3, #0
 800626c:	d124      	bne.n	80062b8 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006274:	2b00      	cmp	r3, #0
 8006276:	d112      	bne.n	800629e <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006288:	055a      	lsls	r2, r3, #21
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006290:	051b      	lsls	r3, r3, #20
 8006292:	431a      	orrs	r2, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	430a      	orrs	r2, r1
 800629a:	60da      	str	r2, [r3, #12]
 800629c:	e00c      	b.n	80062b8 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	68db      	ldr	r3, [r3, #12]
 80062a4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80062ae:	055a      	lsls	r2, r3, #21
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	430a      	orrs	r2, r1
 80062b6:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4618      	mov	r0, r3
 80062be:	f7ff fd8e 	bl	8005dde <LL_ADC_REG_IsConversionOngoing>
 80062c2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7ff fdae 	bl	8005e2c <LL_ADC_INJ_IsConversionOngoing>
 80062d0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80062d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80062d8:	2b00      	cmp	r3, #0
 80062da:	f040 822e 	bne.w	800673a <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80062de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	f040 8229 	bne.w	800673a <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d003      	beq.n	80062f8 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d116      	bne.n	8006326 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d108      	bne.n	8006314 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68da      	ldr	r2, [r3, #12]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8006310:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006312:	e01f      	b.n	8006354 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68da      	ldr	r2, [r3, #12]
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8006322:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006324:	e016      	b.n	8006354 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800632c:	2b01      	cmp	r3, #1
 800632e:	d109      	bne.n	8006344 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006334:	f043 0220 	orr.w	r2, r3, #32
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	65da      	str	r2, [r3, #92]	@ 0x5c

        tmp_hal_status = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8006342:	e007      	b.n	8006354 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68da      	ldr	r2, [r3, #12]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8006352:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800635a:	2b01      	cmp	r3, #1
 800635c:	d110      	bne.n	8006380 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	691b      	ldr	r3, [r3, #16]
 8006364:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006370:	430b      	orrs	r3, r1
 8006372:	431a      	orrs	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f042 0202 	orr.w	r2, r2, #2
 800637c:	611a      	str	r2, [r3, #16]
 800637e:	e007      	b.n	8006390 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	691a      	ldr	r2, [r3, #16]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 0202 	bic.w	r2, r2, #2
 800638e:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006398:	d112      	bne.n	80063c0 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6818      	ldr	r0, [r3, #0]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2200      	movs	r2, #0
 80063a4:	4619      	mov	r1, r3
 80063a6:	f7ff fca9 	bl	8005cfc <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80063b2:	4618      	mov	r0, r3
 80063b4:	f7ff fc81 	bl	8005cba <LL_ADC_SetSamplingTimeCommonConfig>
 80063b8:	e011      	b.n	80063de <HAL_ADCEx_InjectedConfigChannel+0x2be>
 80063ba:	bf00      	nop
 80063bc:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6818      	ldr	r0, [r3, #0]
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80063cc:	461a      	mov	r2, r3
 80063ce:	f7ff fc95 	bl	8005cfc <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2100      	movs	r1, #0
 80063d8:	4618      	mov	r0, r3
 80063da:	f7ff fc6e 	bl	8005cba <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	695a      	ldr	r2, [r3, #20]
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	08db      	lsrs	r3, r3, #3
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	005b      	lsls	r3, r3, #1
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80063f8:	683b      	ldr	r3, [r7, #0]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	2b04      	cmp	r3, #4
 80063fe:	d022      	beq.n	8006446 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6818      	ldr	r0, [r3, #0]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	6919      	ldr	r1, [r3, #16]
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681a      	ldr	r2, [r3, #0]
 800640c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006410:	f7ff fbc8 	bl	8005ba4 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6818      	ldr	r0, [r3, #0]
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	6919      	ldr	r1, [r3, #16]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	699b      	ldr	r3, [r3, #24]
 8006420:	461a      	mov	r2, r3
 8006422:	f7ff fc14 	bl	8005c4e <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8006432:	2b01      	cmp	r3, #1
 8006434:	d102      	bne.n	800643c <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8006436:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800643a:	e000      	b.n	800643e <HAL_ADCEx_InjectedConfigChannel+0x31e>
 800643c:	2300      	movs	r3, #0
 800643e:	461a      	mov	r2, r3
 8006440:	f7ff fc20 	bl	8005c84 <LL_ADC_SetOffsetSaturation>
 8006444:	e179      	b.n	800673a <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2100      	movs	r1, #0
 800644c:	4618      	mov	r0, r3
 800644e:	f7ff fbcd 	bl	8005bec <LL_ADC_GetOffsetChannel>
 8006452:	4603      	mov	r3, r0
 8006454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10a      	bne.n	8006472 <HAL_ADCEx_InjectedConfigChannel+0x352>
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	2100      	movs	r1, #0
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff fbc2 	bl	8005bec <LL_ADC_GetOffsetChannel>
 8006468:	4603      	mov	r3, r0
 800646a:	0e9b      	lsrs	r3, r3, #26
 800646c:	f003 021f 	and.w	r2, r3, #31
 8006470:	e01e      	b.n	80064b0 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	2100      	movs	r1, #0
 8006478:	4618      	mov	r0, r3
 800647a:	f7ff fbb7 	bl	8005bec <LL_ADC_GetOffsetChannel>
 800647e:	4603      	mov	r3, r0
 8006480:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006484:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006488:	fa93 f3a3 	rbit	r3, r3
 800648c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 8006490:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006494:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8006498:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800649c:	2b00      	cmp	r3, #0
 800649e:	d101      	bne.n	80064a4 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 80064a0:	2320      	movs	r3, #32
 80064a2:	e004      	b.n	80064ae <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 80064a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80064a8:	fab3 f383 	clz	r3, r3
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d105      	bne.n	80064c8 <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	0e9b      	lsrs	r3, r3, #26
 80064c2:	f003 031f 	and.w	r3, r3, #31
 80064c6:	e018      	b.n	80064fa <HAL_ADCEx_InjectedConfigChannel+0x3da>
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80064d4:	fa93 f3a3 	rbit	r3, r3
 80064d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80064dc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80064e0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 80064e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 80064ec:	2320      	movs	r3, #32
 80064ee:	e004      	b.n	80064fa <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 80064f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80064f4:	fab3 f383 	clz	r3, r3
 80064f8:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d106      	bne.n	800650c <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2200      	movs	r2, #0
 8006504:	2100      	movs	r1, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f7ff fb86 	bl	8005c18 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	2101      	movs	r1, #1
 8006512:	4618      	mov	r0, r3
 8006514:	f7ff fb6a 	bl	8005bec <LL_ADC_GetOffsetChannel>
 8006518:	4603      	mov	r3, r0
 800651a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800651e:	2b00      	cmp	r3, #0
 8006520:	d10a      	bne.n	8006538 <HAL_ADCEx_InjectedConfigChannel+0x418>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	2101      	movs	r1, #1
 8006528:	4618      	mov	r0, r3
 800652a:	f7ff fb5f 	bl	8005bec <LL_ADC_GetOffsetChannel>
 800652e:	4603      	mov	r3, r0
 8006530:	0e9b      	lsrs	r3, r3, #26
 8006532:	f003 021f 	and.w	r2, r3, #31
 8006536:	e01e      	b.n	8006576 <HAL_ADCEx_InjectedConfigChannel+0x456>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2101      	movs	r1, #1
 800653e:	4618      	mov	r0, r3
 8006540:	f7ff fb54 	bl	8005bec <LL_ADC_GetOffsetChannel>
 8006544:	4603      	mov	r3, r0
 8006546:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800654a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800654e:	fa93 f3a3 	rbit	r3, r3
 8006552:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8006556:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800655a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 800655e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8006566:	2320      	movs	r3, #32
 8006568:	e004      	b.n	8006574 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 800656a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800656e:	fab3 f383 	clz	r3, r3
 8006572:	b2db      	uxtb	r3, r3
 8006574:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800657e:	2b00      	cmp	r3, #0
 8006580:	d105      	bne.n	800658e <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	0e9b      	lsrs	r3, r3, #26
 8006588:	f003 031f 	and.w	r3, r3, #31
 800658c:	e018      	b.n	80065c0 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006596:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800659a:	fa93 f3a3 	rbit	r3, r3
 800659e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80065a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80065a6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80065aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d101      	bne.n	80065b6 <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 80065b2:	2320      	movs	r3, #32
 80065b4:	e004      	b.n	80065c0 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 80065b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065ba:	fab3 f383 	clz	r3, r3
 80065be:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d106      	bne.n	80065d2 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	2200      	movs	r2, #0
 80065ca:	2101      	movs	r1, #1
 80065cc:	4618      	mov	r0, r3
 80065ce:	f7ff fb23 	bl	8005c18 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2102      	movs	r1, #2
 80065d8:	4618      	mov	r0, r3
 80065da:	f7ff fb07 	bl	8005bec <LL_ADC_GetOffsetChannel>
 80065de:	4603      	mov	r3, r0
 80065e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10a      	bne.n	80065fe <HAL_ADCEx_InjectedConfigChannel+0x4de>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2102      	movs	r1, #2
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff fafc 	bl	8005bec <LL_ADC_GetOffsetChannel>
 80065f4:	4603      	mov	r3, r0
 80065f6:	0e9b      	lsrs	r3, r3, #26
 80065f8:	f003 021f 	and.w	r2, r3, #31
 80065fc:	e01e      	b.n	800663c <HAL_ADCEx_InjectedConfigChannel+0x51c>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	2102      	movs	r1, #2
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff faf1 	bl	8005bec <LL_ADC_GetOffsetChannel>
 800660a:	4603      	mov	r3, r0
 800660c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006610:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006614:	fa93 f3a3 	rbit	r3, r3
 8006618:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800661c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006620:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8006624:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006628:	2b00      	cmp	r3, #0
 800662a:	d101      	bne.n	8006630 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 800662c:	2320      	movs	r3, #32
 800662e:	e004      	b.n	800663a <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8006630:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006634:	fab3 f383 	clz	r3, r3
 8006638:	b2db      	uxtb	r3, r3
 800663a:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006644:	2b00      	cmp	r3, #0
 8006646:	d105      	bne.n	8006654 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	0e9b      	lsrs	r3, r3, #26
 800664e:	f003 031f 	and.w	r3, r3, #31
 8006652:	e014      	b.n	800667e <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800665a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800665c:	fa93 f3a3 	rbit	r3, r3
 8006660:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8006662:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006664:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8006668:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800666c:	2b00      	cmp	r3, #0
 800666e:	d101      	bne.n	8006674 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8006670:	2320      	movs	r3, #32
 8006672:	e004      	b.n	800667e <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8006674:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006678:	fab3 f383 	clz	r3, r3
 800667c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800667e:	429a      	cmp	r2, r3
 8006680:	d106      	bne.n	8006690 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2200      	movs	r2, #0
 8006688:	2102      	movs	r1, #2
 800668a:	4618      	mov	r0, r3
 800668c:	f7ff fac4 	bl	8005c18 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2103      	movs	r1, #3
 8006696:	4618      	mov	r0, r3
 8006698:	f7ff faa8 	bl	8005bec <LL_ADC_GetOffsetChannel>
 800669c:	4603      	mov	r3, r0
 800669e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d10a      	bne.n	80066bc <HAL_ADCEx_InjectedConfigChannel+0x59c>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	2103      	movs	r1, #3
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7ff fa9d 	bl	8005bec <LL_ADC_GetOffsetChannel>
 80066b2:	4603      	mov	r3, r0
 80066b4:	0e9b      	lsrs	r3, r3, #26
 80066b6:	f003 021f 	and.w	r2, r3, #31
 80066ba:	e017      	b.n	80066ec <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2103      	movs	r1, #3
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7ff fa92 	bl	8005bec <LL_ADC_GetOffsetChannel>
 80066c8:	4603      	mov	r3, r0
 80066ca:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066cc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066ce:	fa93 f3a3 	rbit	r3, r3
 80066d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80066d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80066d6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80066d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d101      	bne.n	80066e2 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 80066de:	2320      	movs	r3, #32
 80066e0:	e003      	b.n	80066ea <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 80066e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066e4:	fab3 f383 	clz	r3, r3
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d105      	bne.n	8006704 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	0e9b      	lsrs	r3, r3, #26
 80066fe:	f003 031f 	and.w	r3, r3, #31
 8006702:	e011      	b.n	8006728 <HAL_ADCEx_InjectedConfigChannel+0x608>
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800670a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800670c:	fa93 f3a3 	rbit	r3, r3
 8006710:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8006712:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006714:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8006716:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 800671c:	2320      	movs	r3, #32
 800671e:	e003      	b.n	8006728 <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8006720:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006722:	fab3 f383 	clz	r3, r3
 8006726:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006728:	429a      	cmp	r2, r3
 800672a:	d106      	bne.n	800673a <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2200      	movs	r2, #0
 8006732:	2103      	movs	r1, #3
 8006734:	4618      	mov	r0, r3
 8006736:	f7ff fa6f 	bl	8005c18 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4618      	mov	r0, r3
 8006740:	f7ff fb3a 	bl	8005db8 <LL_ADC_IsEnabled>
 8006744:	4603      	mov	r3, r0
 8006746:	2b00      	cmp	r3, #0
 8006748:	f040 813d 	bne.w	80069c6 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6818      	ldr	r0, [r3, #0]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	6819      	ldr	r1, [r3, #0]
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	461a      	mov	r2, r3
 800675a:	f7ff fafb 	bl	8005d54 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	4aa2      	ldr	r2, [pc, #648]	@ (80069ec <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8006764:	4293      	cmp	r3, r2
 8006766:	f040 812e 	bne.w	80069c6 <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800676e:	683b      	ldr	r3, [r7, #0]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006776:	2b00      	cmp	r3, #0
 8006778:	d10b      	bne.n	8006792 <HAL_ADCEx_InjectedConfigChannel+0x672>
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	0e9b      	lsrs	r3, r3, #26
 8006780:	3301      	adds	r3, #1
 8006782:	f003 031f 	and.w	r3, r3, #31
 8006786:	2b09      	cmp	r3, #9
 8006788:	bf94      	ite	ls
 800678a:	2301      	movls	r3, #1
 800678c:	2300      	movhi	r3, #0
 800678e:	b2db      	uxtb	r3, r3
 8006790:	e019      	b.n	80067c6 <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006798:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800679a:	fa93 f3a3 	rbit	r3, r3
 800679e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80067a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80067a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d101      	bne.n	80067ae <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 80067aa:	2320      	movs	r3, #32
 80067ac:	e003      	b.n	80067b6 <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 80067ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067b0:	fab3 f383 	clz	r3, r3
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	3301      	adds	r3, #1
 80067b8:	f003 031f 	and.w	r3, r3, #31
 80067bc:	2b09      	cmp	r3, #9
 80067be:	bf94      	ite	ls
 80067c0:	2301      	movls	r3, #1
 80067c2:	2300      	movhi	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d079      	beq.n	80068be <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d107      	bne.n	80067e6 <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 80067d6:	683b      	ldr	r3, [r7, #0]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	0e9b      	lsrs	r3, r3, #26
 80067dc:	3301      	adds	r3, #1
 80067de:	069b      	lsls	r3, r3, #26
 80067e0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80067e4:	e015      	b.n	8006812 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ee:	fa93 f3a3 	rbit	r3, r3
 80067f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80067f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067f6:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80067f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d101      	bne.n	8006802 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 80067fe:	2320      	movs	r3, #32
 8006800:	e003      	b.n	800680a <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8006802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006804:	fab3 f383 	clz	r3, r3
 8006808:	b2db      	uxtb	r3, r3
 800680a:	3301      	adds	r3, #1
 800680c:	069b      	lsls	r3, r3, #26
 800680e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800681a:	2b00      	cmp	r3, #0
 800681c:	d109      	bne.n	8006832 <HAL_ADCEx_InjectedConfigChannel+0x712>
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	0e9b      	lsrs	r3, r3, #26
 8006824:	3301      	adds	r3, #1
 8006826:	f003 031f 	and.w	r3, r3, #31
 800682a:	2101      	movs	r1, #1
 800682c:	fa01 f303 	lsl.w	r3, r1, r3
 8006830:	e017      	b.n	8006862 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800683a:	fa93 f3a3 	rbit	r3, r3
 800683e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8006840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006842:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8006844:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 800684a:	2320      	movs	r3, #32
 800684c:	e003      	b.n	8006856 <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 800684e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006850:	fab3 f383 	clz	r3, r3
 8006854:	b2db      	uxtb	r3, r3
 8006856:	3301      	adds	r3, #1
 8006858:	f003 031f 	and.w	r3, r3, #31
 800685c:	2101      	movs	r1, #1
 800685e:	fa01 f303 	lsl.w	r3, r1, r3
 8006862:	ea42 0103 	orr.w	r1, r2, r3
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800686e:	2b00      	cmp	r3, #0
 8006870:	d10a      	bne.n	8006888 <HAL_ADCEx_InjectedConfigChannel+0x768>
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	0e9b      	lsrs	r3, r3, #26
 8006878:	3301      	adds	r3, #1
 800687a:	f003 021f 	and.w	r2, r3, #31
 800687e:	4613      	mov	r3, r2
 8006880:	005b      	lsls	r3, r3, #1
 8006882:	4413      	add	r3, r2
 8006884:	051b      	lsls	r3, r3, #20
 8006886:	e018      	b.n	80068ba <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800688e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006890:	fa93 f3a3 	rbit	r3, r3
 8006894:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800689a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 80068a0:	2320      	movs	r3, #32
 80068a2:	e003      	b.n	80068ac <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 80068a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80068a6:	fab3 f383 	clz	r3, r3
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	3301      	adds	r3, #1
 80068ae:	f003 021f 	and.w	r2, r3, #31
 80068b2:	4613      	mov	r3, r2
 80068b4:	005b      	lsls	r3, r3, #1
 80068b6:	4413      	add	r3, r2
 80068b8:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80068ba:	430b      	orrs	r3, r1
 80068bc:	e07e      	b.n	80069bc <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d107      	bne.n	80068da <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	0e9b      	lsrs	r3, r3, #26
 80068d0:	3301      	adds	r3, #1
 80068d2:	069b      	lsls	r3, r3, #26
 80068d4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80068d8:	e015      	b.n	8006906 <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80068da:	683b      	ldr	r3, [r7, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80068e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e2:	fa93 f3a3 	rbit	r3, r3
 80068e6:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80068e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80068ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 80068f2:	2320      	movs	r3, #32
 80068f4:	e003      	b.n	80068fe <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 80068f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068f8:	fab3 f383 	clz	r3, r3
 80068fc:	b2db      	uxtb	r3, r3
 80068fe:	3301      	adds	r3, #1
 8006900:	069b      	lsls	r3, r3, #26
 8006902:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800690e:	2b00      	cmp	r3, #0
 8006910:	d109      	bne.n	8006926 <HAL_ADCEx_InjectedConfigChannel+0x806>
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	0e9b      	lsrs	r3, r3, #26
 8006918:	3301      	adds	r3, #1
 800691a:	f003 031f 	and.w	r3, r3, #31
 800691e:	2101      	movs	r1, #1
 8006920:	fa01 f303 	lsl.w	r3, r1, r3
 8006924:	e017      	b.n	8006956 <HAL_ADCEx_InjectedConfigChannel+0x836>
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	fa93 f3a3 	rbit	r3, r3
 8006932:	61bb      	str	r3, [r7, #24]
  return result;
 8006934:	69bb      	ldr	r3, [r7, #24]
 8006936:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8006938:	6a3b      	ldr	r3, [r7, #32]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d101      	bne.n	8006942 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 800693e:	2320      	movs	r3, #32
 8006940:	e003      	b.n	800694a <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8006942:	6a3b      	ldr	r3, [r7, #32]
 8006944:	fab3 f383 	clz	r3, r3
 8006948:	b2db      	uxtb	r3, r3
 800694a:	3301      	adds	r3, #1
 800694c:	f003 031f 	and.w	r3, r3, #31
 8006950:	2101      	movs	r1, #1
 8006952:	fa01 f303 	lsl.w	r3, r1, r3
 8006956:	ea42 0103 	orr.w	r1, r2, r3
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10d      	bne.n	8006982 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	0e9b      	lsrs	r3, r3, #26
 800696c:	3301      	adds	r3, #1
 800696e:	f003 021f 	and.w	r2, r3, #31
 8006972:	4613      	mov	r3, r2
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	4413      	add	r3, r2
 8006978:	3b1e      	subs	r3, #30
 800697a:	051b      	lsls	r3, r3, #20
 800697c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006980:	e01b      	b.n	80069ba <HAL_ADCEx_InjectedConfigChannel+0x89a>
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	fa93 f3a3 	rbit	r3, r3
 800698e:	60fb      	str	r3, [r7, #12]
  return result;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d101      	bne.n	800699e <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 800699a:	2320      	movs	r3, #32
 800699c:	e003      	b.n	80069a6 <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	fab3 f383 	clz	r3, r3
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	3301      	adds	r3, #1
 80069a8:	f003 021f 	and.w	r2, r3, #31
 80069ac:	4613      	mov	r3, r2
 80069ae:	005b      	lsls	r3, r3, #1
 80069b0:	4413      	add	r3, r2
 80069b2:	3b1e      	subs	r3, #30
 80069b4:	051b      	lsls	r3, r3, #20
 80069b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069ba:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 80069bc:	683a      	ldr	r2, [r7, #0]
 80069be:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80069c0:	4619      	mov	r1, r3
 80069c2:	f7ff f99b 	bl	8005cfc <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	4b09      	ldr	r3, [pc, #36]	@ (80069f0 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	f000 80b2 	beq.w	8006b38 <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80069dc:	d004      	beq.n	80069e8 <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	4a04      	ldr	r2, [pc, #16]	@ (80069f4 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 80069e4:	4293      	cmp	r3, r2
 80069e6:	d109      	bne.n	80069fc <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 80069e8:	4b03      	ldr	r3, [pc, #12]	@ (80069f8 <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 80069ea:	e008      	b.n	80069fe <HAL_ADCEx_InjectedConfigChannel+0x8de>
 80069ec:	407f0000 	.word	0x407f0000
 80069f0:	80080000 	.word	0x80080000
 80069f4:	50000100 	.word	0x50000100
 80069f8:	50000300 	.word	0x50000300
 80069fc:	4b53      	ldr	r3, [pc, #332]	@ (8006b4c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80069fe:	4618      	mov	r0, r3
 8006a00:	f7ff f8c1 	bl	8005b86 <LL_ADC_GetCommonPathInternalCh>
 8006a04:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a50      	ldr	r2, [pc, #320]	@ (8006b50 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d004      	beq.n	8006a1c <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a4f      	ldr	r2, [pc, #316]	@ (8006b54 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d139      	bne.n	8006a90 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8006a1c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d133      	bne.n	8006a90 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a30:	d004      	beq.n	8006a3c <HAL_ADCEx_InjectedConfigChannel+0x91c>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a48      	ldr	r2, [pc, #288]	@ (8006b58 <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d17a      	bne.n	8006b32 <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006a44:	d004      	beq.n	8006a50 <HAL_ADCEx_InjectedConfigChannel+0x930>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a44      	ldr	r2, [pc, #272]	@ (8006b5c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d101      	bne.n	8006a54 <HAL_ADCEx_InjectedConfigChannel+0x934>
 8006a50:	4a43      	ldr	r2, [pc, #268]	@ (8006b60 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8006a52:	e000      	b.n	8006a56 <HAL_ADCEx_InjectedConfigChannel+0x936>
 8006a54:	4a3d      	ldr	r2, [pc, #244]	@ (8006b4c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8006a56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a5a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a5e:	4619      	mov	r1, r3
 8006a60:	4610      	mov	r0, r2
 8006a62:	f7ff f87d 	bl	8005b60 <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8006a66:	4b3f      	ldr	r3, [pc, #252]	@ (8006b64 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	099b      	lsrs	r3, r3, #6
 8006a6c:	4a3e      	ldr	r2, [pc, #248]	@ (8006b68 <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 8006a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a72:	099a      	lsrs	r2, r3, #6
 8006a74:	4613      	mov	r3, r2
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	4413      	add	r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	3318      	adds	r3, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8006a7e:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8006a80:	e002      	b.n	8006a88 <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f9      	bne.n	8006a82 <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a8e:	e050      	b.n	8006b32 <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8006a90:	683b      	ldr	r3, [r7, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a35      	ldr	r2, [pc, #212]	@ (8006b6c <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d125      	bne.n	8006ae6 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006a9a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006a9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d11f      	bne.n	8006ae6 <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a2c      	ldr	r2, [pc, #176]	@ (8006b5c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d104      	bne.n	8006aba <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a2e      	ldr	r2, [pc, #184]	@ (8006b70 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d03d      	beq.n	8006b36 <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ac2:	d004      	beq.n	8006ace <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a24      	ldr	r2, [pc, #144]	@ (8006b5c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8006aca:	4293      	cmp	r3, r2
 8006acc:	d101      	bne.n	8006ad2 <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 8006ace:	4a24      	ldr	r2, [pc, #144]	@ (8006b60 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8006ad0:	e000      	b.n	8006ad4 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 8006ad2:	4a1e      	ldr	r2, [pc, #120]	@ (8006b4c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8006ad4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006ad8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006adc:	4619      	mov	r1, r3
 8006ade:	4610      	mov	r0, r2
 8006ae0:	f7ff f83e 	bl	8005b60 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006ae4:	e027      	b.n	8006b36 <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a22      	ldr	r2, [pc, #136]	@ (8006b74 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d123      	bne.n	8006b38 <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006af0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006af4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d11d      	bne.n	8006b38 <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a16      	ldr	r2, [pc, #88]	@ (8006b5c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d018      	beq.n	8006b38 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006b0e:	d004      	beq.n	8006b1a <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a11      	ldr	r2, [pc, #68]	@ (8006b5c <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d101      	bne.n	8006b1e <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 8006b1a:	4a11      	ldr	r2, [pc, #68]	@ (8006b60 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8006b1c:	e000      	b.n	8006b20 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 8006b1e:	4a0b      	ldr	r2, [pc, #44]	@ (8006b4c <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8006b20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006b24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b28:	4619      	mov	r1, r3
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	f7ff f818 	bl	8005b60 <LL_ADC_SetCommonPathInternalCh>
 8006b30:	e002      	b.n	8006b38 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006b32:	bf00      	nop
 8006b34:	e000      	b.n	8006b38 <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006b36:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	2200      	movs	r2, #0
 8006b3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006b40:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	37d8      	adds	r7, #216	@ 0xd8
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}
 8006b4c:	50000700 	.word	0x50000700
 8006b50:	c3210000 	.word	0xc3210000
 8006b54:	90c00010 	.word	0x90c00010
 8006b58:	50000600 	.word	0x50000600
 8006b5c:	50000100 	.word	0x50000100
 8006b60:	50000300 	.word	0x50000300
 8006b64:	20000228 	.word	0x20000228
 8006b68:	053e2d63 	.word	0x053e2d63
 8006b6c:	c7520000 	.word	0xc7520000
 8006b70:	50000500 	.word	0x50000500
 8006b74:	cb840000 	.word	0xcb840000

08006b78 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8006b78:	b590      	push	{r4, r7, lr}
 8006b7a:	b0a1      	sub	sp, #132	@ 0x84
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
 8006b80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006b8e:	2b01      	cmp	r3, #1
 8006b90:	d101      	bne.n	8006b96 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006b92:	2302      	movs	r3, #2
 8006b94:	e0e7      	b.n	8006d66 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bae:	d102      	bne.n	8006bb6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006bb0:	4b6f      	ldr	r3, [pc, #444]	@ (8006d70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006bb2:	60bb      	str	r3, [r7, #8]
 8006bb4:	e009      	b.n	8006bca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a6e      	ldr	r2, [pc, #440]	@ (8006d74 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d102      	bne.n	8006bc6 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8006bc0:	4b6d      	ldr	r3, [pc, #436]	@ (8006d78 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006bc2:	60bb      	str	r3, [r7, #8]
 8006bc4:	e001      	b.n	8006bca <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d10b      	bne.n	8006be8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bd4:	f043 0220 	orr.w	r2, r3, #32
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e0be      	b.n	8006d66 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7ff f8f7 	bl	8005dde <LL_ADC_REG_IsConversionOngoing>
 8006bf0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	f7ff f8f1 	bl	8005dde <LL_ADC_REG_IsConversionOngoing>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f040 80a0 	bne.w	8006d44 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8006c04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	f040 809c 	bne.w	8006d44 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c14:	d004      	beq.n	8006c20 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a55      	ldr	r2, [pc, #340]	@ (8006d70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d101      	bne.n	8006c24 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8006c20:	4b56      	ldr	r3, [pc, #344]	@ (8006d7c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8006c22:	e000      	b.n	8006c26 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8006c24:	4b56      	ldr	r3, [pc, #344]	@ (8006d80 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8006c26:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d04b      	beq.n	8006cc8 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006c30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	6859      	ldr	r1, [r3, #4]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006c42:	035b      	lsls	r3, r3, #13
 8006c44:	430b      	orrs	r3, r1
 8006c46:	431a      	orrs	r2, r3
 8006c48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c4a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c54:	d004      	beq.n	8006c60 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a45      	ldr	r2, [pc, #276]	@ (8006d70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d10f      	bne.n	8006c80 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006c60:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006c64:	f7ff f8a8 	bl	8005db8 <LL_ADC_IsEnabled>
 8006c68:	4604      	mov	r4, r0
 8006c6a:	4841      	ldr	r0, [pc, #260]	@ (8006d70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006c6c:	f7ff f8a4 	bl	8005db8 <LL_ADC_IsEnabled>
 8006c70:	4603      	mov	r3, r0
 8006c72:	4323      	orrs	r3, r4
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	bf0c      	ite	eq
 8006c78:	2301      	moveq	r3, #1
 8006c7a:	2300      	movne	r3, #0
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	e012      	b.n	8006ca6 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006c80:	483c      	ldr	r0, [pc, #240]	@ (8006d74 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006c82:	f7ff f899 	bl	8005db8 <LL_ADC_IsEnabled>
 8006c86:	4604      	mov	r4, r0
 8006c88:	483b      	ldr	r0, [pc, #236]	@ (8006d78 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006c8a:	f7ff f895 	bl	8005db8 <LL_ADC_IsEnabled>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	431c      	orrs	r4, r3
 8006c92:	483c      	ldr	r0, [pc, #240]	@ (8006d84 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006c94:	f7ff f890 	bl	8005db8 <LL_ADC_IsEnabled>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	4323      	orrs	r3, r4
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	bf0c      	ite	eq
 8006ca0:	2301      	moveq	r3, #1
 8006ca2:	2300      	movne	r3, #0
 8006ca4:	b2db      	uxtb	r3, r3
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d056      	beq.n	8006d58 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006caa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006cb2:	f023 030f 	bic.w	r3, r3, #15
 8006cb6:	683a      	ldr	r2, [r7, #0]
 8006cb8:	6811      	ldr	r1, [r2, #0]
 8006cba:	683a      	ldr	r2, [r7, #0]
 8006cbc:	6892      	ldr	r2, [r2, #8]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cc4:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006cc6:	e047      	b.n	8006d58 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006cc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006cd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006cd2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006cdc:	d004      	beq.n	8006ce8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a23      	ldr	r2, [pc, #140]	@ (8006d70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d10f      	bne.n	8006d08 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006ce8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006cec:	f7ff f864 	bl	8005db8 <LL_ADC_IsEnabled>
 8006cf0:	4604      	mov	r4, r0
 8006cf2:	481f      	ldr	r0, [pc, #124]	@ (8006d70 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006cf4:	f7ff f860 	bl	8005db8 <LL_ADC_IsEnabled>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	4323      	orrs	r3, r4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	bf0c      	ite	eq
 8006d00:	2301      	moveq	r3, #1
 8006d02:	2300      	movne	r3, #0
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	e012      	b.n	8006d2e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006d08:	481a      	ldr	r0, [pc, #104]	@ (8006d74 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006d0a:	f7ff f855 	bl	8005db8 <LL_ADC_IsEnabled>
 8006d0e:	4604      	mov	r4, r0
 8006d10:	4819      	ldr	r0, [pc, #100]	@ (8006d78 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006d12:	f7ff f851 	bl	8005db8 <LL_ADC_IsEnabled>
 8006d16:	4603      	mov	r3, r0
 8006d18:	431c      	orrs	r4, r3
 8006d1a:	481a      	ldr	r0, [pc, #104]	@ (8006d84 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006d1c:	f7ff f84c 	bl	8005db8 <LL_ADC_IsEnabled>
 8006d20:	4603      	mov	r3, r0
 8006d22:	4323      	orrs	r3, r4
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	bf0c      	ite	eq
 8006d28:	2301      	moveq	r3, #1
 8006d2a:	2300      	movne	r3, #0
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d012      	beq.n	8006d58 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006d32:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006d34:	689b      	ldr	r3, [r3, #8]
 8006d36:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006d3a:	f023 030f 	bic.w	r3, r3, #15
 8006d3e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006d40:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006d42:	e009      	b.n	8006d58 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d48:	f043 0220 	orr.w	r2, r3, #32
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8006d56:	e000      	b.n	8006d5a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006d58:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8006d62:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3784      	adds	r7, #132	@ 0x84
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd90      	pop	{r4, r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	50000100 	.word	0x50000100
 8006d74:	50000400 	.word	0x50000400
 8006d78:	50000500 	.word	0x50000500
 8006d7c:	50000300 	.word	0x50000300
 8006d80:	50000700 	.word	0x50000700
 8006d84:	50000600 	.word	0x50000600

08006d88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006d88:	b480      	push	{r7}
 8006d8a:	b085      	sub	sp, #20
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f003 0307 	and.w	r3, r3, #7
 8006d96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d98:	4b0c      	ldr	r3, [pc, #48]	@ (8006dcc <__NVIC_SetPriorityGrouping+0x44>)
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d9e:	68ba      	ldr	r2, [r7, #8]
 8006da0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006da4:	4013      	ands	r3, r2
 8006da6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006db0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006db4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006dba:	4a04      	ldr	r2, [pc, #16]	@ (8006dcc <__NVIC_SetPriorityGrouping+0x44>)
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	60d3      	str	r3, [r2, #12]
}
 8006dc0:	bf00      	nop
 8006dc2:	3714      	adds	r7, #20
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr
 8006dcc:	e000ed00 	.word	0xe000ed00

08006dd0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006dd4:	4b04      	ldr	r3, [pc, #16]	@ (8006de8 <__NVIC_GetPriorityGrouping+0x18>)
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	0a1b      	lsrs	r3, r3, #8
 8006dda:	f003 0307 	and.w	r3, r3, #7
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	46bd      	mov	sp, r7
 8006de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de6:	4770      	bx	lr
 8006de8:	e000ed00 	.word	0xe000ed00

08006dec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	4603      	mov	r3, r0
 8006df4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	db0b      	blt.n	8006e16 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dfe:	79fb      	ldrb	r3, [r7, #7]
 8006e00:	f003 021f 	and.w	r2, r3, #31
 8006e04:	4907      	ldr	r1, [pc, #28]	@ (8006e24 <__NVIC_EnableIRQ+0x38>)
 8006e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e0a:	095b      	lsrs	r3, r3, #5
 8006e0c:	2001      	movs	r0, #1
 8006e0e:	fa00 f202 	lsl.w	r2, r0, r2
 8006e12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006e16:	bf00      	nop
 8006e18:	370c      	adds	r7, #12
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	e000e100 	.word	0xe000e100

08006e28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	4603      	mov	r3, r0
 8006e30:	6039      	str	r1, [r7, #0]
 8006e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	db0a      	blt.n	8006e52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	b2da      	uxtb	r2, r3
 8006e40:	490c      	ldr	r1, [pc, #48]	@ (8006e74 <__NVIC_SetPriority+0x4c>)
 8006e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e46:	0112      	lsls	r2, r2, #4
 8006e48:	b2d2      	uxtb	r2, r2
 8006e4a:	440b      	add	r3, r1
 8006e4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006e50:	e00a      	b.n	8006e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	4908      	ldr	r1, [pc, #32]	@ (8006e78 <__NVIC_SetPriority+0x50>)
 8006e58:	79fb      	ldrb	r3, [r7, #7]
 8006e5a:	f003 030f 	and.w	r3, r3, #15
 8006e5e:	3b04      	subs	r3, #4
 8006e60:	0112      	lsls	r2, r2, #4
 8006e62:	b2d2      	uxtb	r2, r2
 8006e64:	440b      	add	r3, r1
 8006e66:	761a      	strb	r2, [r3, #24]
}
 8006e68:	bf00      	nop
 8006e6a:	370c      	adds	r7, #12
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr
 8006e74:	e000e100 	.word	0xe000e100
 8006e78:	e000ed00 	.word	0xe000ed00

08006e7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b089      	sub	sp, #36	@ 0x24
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	60f8      	str	r0, [r7, #12]
 8006e84:	60b9      	str	r1, [r7, #8]
 8006e86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f003 0307 	and.w	r3, r3, #7
 8006e8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	f1c3 0307 	rsb	r3, r3, #7
 8006e96:	2b04      	cmp	r3, #4
 8006e98:	bf28      	it	cs
 8006e9a:	2304      	movcs	r3, #4
 8006e9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e9e:	69fb      	ldr	r3, [r7, #28]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	2b06      	cmp	r3, #6
 8006ea4:	d902      	bls.n	8006eac <NVIC_EncodePriority+0x30>
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	3b03      	subs	r3, #3
 8006eaa:	e000      	b.n	8006eae <NVIC_EncodePriority+0x32>
 8006eac:	2300      	movs	r3, #0
 8006eae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8006eb4:	69bb      	ldr	r3, [r7, #24]
 8006eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8006eba:	43da      	mvns	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	401a      	ands	r2, r3
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006ec4:	f04f 31ff 	mov.w	r1, #4294967295
 8006ec8:	697b      	ldr	r3, [r7, #20]
 8006eca:	fa01 f303 	lsl.w	r3, r1, r3
 8006ece:	43d9      	mvns	r1, r3
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ed4:	4313      	orrs	r3, r2
         );
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3724      	adds	r7, #36	@ 0x24
 8006eda:	46bd      	mov	sp, r7
 8006edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee0:	4770      	bx	lr
	...

08006ee4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ef4:	d301      	bcc.n	8006efa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e00f      	b.n	8006f1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006efa:	4a0a      	ldr	r2, [pc, #40]	@ (8006f24 <SysTick_Config+0x40>)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006f02:	210f      	movs	r1, #15
 8006f04:	f04f 30ff 	mov.w	r0, #4294967295
 8006f08:	f7ff ff8e 	bl	8006e28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006f0c:	4b05      	ldr	r3, [pc, #20]	@ (8006f24 <SysTick_Config+0x40>)
 8006f0e:	2200      	movs	r2, #0
 8006f10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006f12:	4b04      	ldr	r3, [pc, #16]	@ (8006f24 <SysTick_Config+0x40>)
 8006f14:	2207      	movs	r2, #7
 8006f16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	e000e010 	.word	0xe000e010

08006f28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f28:	b580      	push	{r7, lr}
 8006f2a:	b082      	sub	sp, #8
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f7ff ff29 	bl	8006d88 <__NVIC_SetPriorityGrouping>
}
 8006f36:	bf00      	nop
 8006f38:	3708      	adds	r7, #8
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b086      	sub	sp, #24
 8006f42:	af00      	add	r7, sp, #0
 8006f44:	4603      	mov	r3, r0
 8006f46:	60b9      	str	r1, [r7, #8]
 8006f48:	607a      	str	r2, [r7, #4]
 8006f4a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006f4c:	f7ff ff40 	bl	8006dd0 <__NVIC_GetPriorityGrouping>
 8006f50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f52:	687a      	ldr	r2, [r7, #4]
 8006f54:	68b9      	ldr	r1, [r7, #8]
 8006f56:	6978      	ldr	r0, [r7, #20]
 8006f58:	f7ff ff90 	bl	8006e7c <NVIC_EncodePriority>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f62:	4611      	mov	r1, r2
 8006f64:	4618      	mov	r0, r3
 8006f66:	f7ff ff5f 	bl	8006e28 <__NVIC_SetPriority>
}
 8006f6a:	bf00      	nop
 8006f6c:	3718      	adds	r7, #24
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	bd80      	pop	{r7, pc}

08006f72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f72:	b580      	push	{r7, lr}
 8006f74:	b082      	sub	sp, #8
 8006f76:	af00      	add	r7, sp, #0
 8006f78:	4603      	mov	r3, r0
 8006f7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7ff ff33 	bl	8006dec <__NVIC_EnableIRQ>
}
 8006f86:	bf00      	nop
 8006f88:	3708      	adds	r7, #8
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b082      	sub	sp, #8
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f96:	6878      	ldr	r0, [r7, #4]
 8006f98:	f7ff ffa4 	bl	8006ee4 <SysTick_Config>
 8006f9c:	4603      	mov	r3, r0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
	...

08006fa8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d101      	bne.n	8006fba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006fb6:	2301      	movs	r3, #1
 8006fb8:	e08d      	b.n	80070d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	461a      	mov	r2, r3
 8006fc0:	4b47      	ldr	r3, [pc, #284]	@ (80070e0 <HAL_DMA_Init+0x138>)
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d80f      	bhi.n	8006fe6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	461a      	mov	r2, r3
 8006fcc:	4b45      	ldr	r3, [pc, #276]	@ (80070e4 <HAL_DMA_Init+0x13c>)
 8006fce:	4413      	add	r3, r2
 8006fd0:	4a45      	ldr	r2, [pc, #276]	@ (80070e8 <HAL_DMA_Init+0x140>)
 8006fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd6:	091b      	lsrs	r3, r3, #4
 8006fd8:	009a      	lsls	r2, r3, #2
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a42      	ldr	r2, [pc, #264]	@ (80070ec <HAL_DMA_Init+0x144>)
 8006fe2:	641a      	str	r2, [r3, #64]	@ 0x40
 8006fe4:	e00e      	b.n	8007004 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	4b40      	ldr	r3, [pc, #256]	@ (80070f0 <HAL_DMA_Init+0x148>)
 8006fee:	4413      	add	r3, r2
 8006ff0:	4a3d      	ldr	r2, [pc, #244]	@ (80070e8 <HAL_DMA_Init+0x140>)
 8006ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff6:	091b      	lsrs	r3, r3, #4
 8006ff8:	009a      	lsls	r2, r3, #2
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a3c      	ldr	r2, [pc, #240]	@ (80070f4 <HAL_DMA_Init+0x14c>)
 8007002:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800701a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800701e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007028:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007034:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	699b      	ldr	r3, [r3, #24]
 800703a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007040:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	68fa      	ldr	r2, [r7, #12]
 8007054:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 f9b6 	bl	80073c8 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	689b      	ldr	r3, [r3, #8]
 8007060:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007064:	d102      	bne.n	800706c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685a      	ldr	r2, [r3, #4]
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007074:	b2d2      	uxtb	r2, r2
 8007076:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007080:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d010      	beq.n	80070ac <HAL_DMA_Init+0x104>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	2b04      	cmp	r3, #4
 8007090:	d80c      	bhi.n	80070ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f9d6 	bl	8007444 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800709c:	2200      	movs	r2, #0
 800709e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80070a8:	605a      	str	r2, [r3, #4]
 80070aa:	e008      	b.n	80070be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2200      	movs	r2, #0
 80070b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2200      	movs	r2, #0
 80070b6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2200      	movs	r2, #0
 80070bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	40020407 	.word	0x40020407
 80070e4:	bffdfff8 	.word	0xbffdfff8
 80070e8:	cccccccd 	.word	0xcccccccd
 80070ec:	40020000 	.word	0x40020000
 80070f0:	bffdfbf8 	.word	0xbffdfbf8
 80070f4:	40020400 	.word	0x40020400

080070f8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b086      	sub	sp, #24
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	60f8      	str	r0, [r7, #12]
 8007100:	60b9      	str	r1, [r7, #8]
 8007102:	607a      	str	r2, [r7, #4]
 8007104:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007106:	2300      	movs	r3, #0
 8007108:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007110:	2b01      	cmp	r3, #1
 8007112:	d101      	bne.n	8007118 <HAL_DMA_Start_IT+0x20>
 8007114:	2302      	movs	r3, #2
 8007116:	e066      	b.n	80071e6 <HAL_DMA_Start_IT+0xee>
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8007126:	b2db      	uxtb	r3, r3
 8007128:	2b01      	cmp	r3, #1
 800712a:	d155      	bne.n	80071d8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2202      	movs	r2, #2
 8007130:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2200      	movs	r2, #0
 8007138:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f022 0201 	bic.w	r2, r2, #1
 8007148:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	68b9      	ldr	r1, [r7, #8]
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f000 f8fb 	bl	800734c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800715a:	2b00      	cmp	r3, #0
 800715c:	d008      	beq.n	8007170 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f042 020e 	orr.w	r2, r2, #14
 800716c:	601a      	str	r2, [r3, #0]
 800716e:	e00f      	b.n	8007190 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f022 0204 	bic.w	r2, r2, #4
 800717e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f042 020a 	orr.w	r2, r2, #10
 800718e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800719a:	2b00      	cmp	r3, #0
 800719c:	d007      	beq.n	80071ae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071ac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d007      	beq.n	80071c6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80071c4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f042 0201 	orr.w	r2, r2, #1
 80071d4:	601a      	str	r2, [r3, #0]
 80071d6:	e005      	b.n	80071e4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80071e0:	2302      	movs	r3, #2
 80071e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80071e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3718      	adds	r7, #24
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}

080071ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b084      	sub	sp, #16
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800720a:	f003 031f 	and.w	r3, r3, #31
 800720e:	2204      	movs	r2, #4
 8007210:	409a      	lsls	r2, r3
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	4013      	ands	r3, r2
 8007216:	2b00      	cmp	r3, #0
 8007218:	d026      	beq.n	8007268 <HAL_DMA_IRQHandler+0x7a>
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	f003 0304 	and.w	r3, r3, #4
 8007220:	2b00      	cmp	r3, #0
 8007222:	d021      	beq.n	8007268 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 0320 	and.w	r3, r3, #32
 800722e:	2b00      	cmp	r3, #0
 8007230:	d107      	bne.n	8007242 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681a      	ldr	r2, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f022 0204 	bic.w	r2, r2, #4
 8007240:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007246:	f003 021f 	and.w	r2, r3, #31
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800724e:	2104      	movs	r1, #4
 8007250:	fa01 f202 	lsl.w	r2, r1, r2
 8007254:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800725a:	2b00      	cmp	r3, #0
 800725c:	d071      	beq.n	8007342 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8007266:	e06c      	b.n	8007342 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800726c:	f003 031f 	and.w	r3, r3, #31
 8007270:	2202      	movs	r2, #2
 8007272:	409a      	lsls	r2, r3
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	4013      	ands	r3, r2
 8007278:	2b00      	cmp	r3, #0
 800727a:	d02e      	beq.n	80072da <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	f003 0302 	and.w	r3, r3, #2
 8007282:	2b00      	cmp	r3, #0
 8007284:	d029      	beq.n	80072da <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	f003 0320 	and.w	r3, r3, #32
 8007290:	2b00      	cmp	r3, #0
 8007292:	d10b      	bne.n	80072ac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f022 020a 	bic.w	r2, r2, #10
 80072a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072b0:	f003 021f 	and.w	r2, r3, #31
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072b8:	2102      	movs	r1, #2
 80072ba:	fa01 f202 	lsl.w	r2, r1, r2
 80072be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d038      	beq.n	8007342 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d4:	6878      	ldr	r0, [r7, #4]
 80072d6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80072d8:	e033      	b.n	8007342 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072de:	f003 031f 	and.w	r3, r3, #31
 80072e2:	2208      	movs	r2, #8
 80072e4:	409a      	lsls	r2, r3
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	4013      	ands	r3, r2
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d02a      	beq.n	8007344 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	f003 0308 	and.w	r3, r3, #8
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d025      	beq.n	8007344 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f022 020e 	bic.w	r2, r2, #14
 8007306:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800730c:	f003 021f 	and.w	r2, r3, #31
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007314:	2101      	movs	r1, #1
 8007316:	fa01 f202 	lsl.w	r2, r1, r2
 800731a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2201      	movs	r2, #1
 8007320:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2201      	movs	r2, #1
 8007326:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2200      	movs	r2, #0
 800732e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007336:	2b00      	cmp	r3, #0
 8007338:	d004      	beq.n	8007344 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007342:	bf00      	nop
 8007344:	bf00      	nop
}
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800734c:	b480      	push	{r7}
 800734e:	b085      	sub	sp, #20
 8007350:	af00      	add	r7, sp, #0
 8007352:	60f8      	str	r0, [r7, #12]
 8007354:	60b9      	str	r1, [r7, #8]
 8007356:	607a      	str	r2, [r7, #4]
 8007358:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007362:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007368:	2b00      	cmp	r3, #0
 800736a:	d004      	beq.n	8007376 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007370:	68fa      	ldr	r2, [r7, #12]
 8007372:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8007374:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800737a:	f003 021f 	and.w	r2, r3, #31
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007382:	2101      	movs	r1, #1
 8007384:	fa01 f202 	lsl.w	r2, r1, r2
 8007388:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	683a      	ldr	r2, [r7, #0]
 8007390:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	2b10      	cmp	r3, #16
 8007398:	d108      	bne.n	80073ac <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80073aa:	e007      	b.n	80073bc <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	60da      	str	r2, [r3, #12]
}
 80073bc:	bf00      	nop
 80073be:	3714      	adds	r7, #20
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	461a      	mov	r2, r3
 80073d6:	4b16      	ldr	r3, [pc, #88]	@ (8007430 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80073d8:	429a      	cmp	r2, r3
 80073da:	d802      	bhi.n	80073e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80073dc:	4b15      	ldr	r3, [pc, #84]	@ (8007434 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	e001      	b.n	80073e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80073e2:	4b15      	ldr	r3, [pc, #84]	@ (8007438 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80073e4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	b2db      	uxtb	r3, r3
 80073f0:	3b08      	subs	r3, #8
 80073f2:	4a12      	ldr	r2, [pc, #72]	@ (800743c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80073f4:	fba2 2303 	umull	r2, r3, r2, r3
 80073f8:	091b      	lsrs	r3, r3, #4
 80073fa:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007400:	089b      	lsrs	r3, r3, #2
 8007402:	009a      	lsls	r2, r3, #2
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	4413      	add	r3, r2
 8007408:	461a      	mov	r2, r3
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	4a0b      	ldr	r2, [pc, #44]	@ (8007440 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8007412:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f003 031f 	and.w	r3, r3, #31
 800741a:	2201      	movs	r2, #1
 800741c:	409a      	lsls	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8007422:	bf00      	nop
 8007424:	371c      	adds	r7, #28
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	40020407 	.word	0x40020407
 8007434:	40020800 	.word	0x40020800
 8007438:	40020820 	.word	0x40020820
 800743c:	cccccccd 	.word	0xcccccccd
 8007440:	40020880 	.word	0x40020880

08007444 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007444:	b480      	push	{r7}
 8007446:	b085      	sub	sp, #20
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	b2db      	uxtb	r3, r3
 8007452:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007454:	68fa      	ldr	r2, [r7, #12]
 8007456:	4b0b      	ldr	r3, [pc, #44]	@ (8007484 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007458:	4413      	add	r3, r2
 800745a:	009b      	lsls	r3, r3, #2
 800745c:	461a      	mov	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	4a08      	ldr	r2, [pc, #32]	@ (8007488 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8007466:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	3b01      	subs	r3, #1
 800746c:	f003 031f 	and.w	r3, r3, #31
 8007470:	2201      	movs	r2, #1
 8007472:	409a      	lsls	r2, r3
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007478:	bf00      	nop
 800747a:	3714      	adds	r7, #20
 800747c:	46bd      	mov	sp, r7
 800747e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007482:	4770      	bx	lr
 8007484:	1000823f 	.word	0x1000823f
 8007488:	40020940 	.word	0x40020940

0800748c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800748c:	b480      	push	{r7}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007496:	2300      	movs	r3, #0
 8007498:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800749a:	e15a      	b.n	8007752 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	2101      	movs	r1, #1
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	fa01 f303 	lsl.w	r3, r1, r3
 80074a8:	4013      	ands	r3, r2
 80074aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	f000 814c 	beq.w	800774c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	685b      	ldr	r3, [r3, #4]
 80074b8:	f003 0303 	and.w	r3, r3, #3
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d005      	beq.n	80074cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	d130      	bne.n	800752e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	689b      	ldr	r3, [r3, #8]
 80074d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	2203      	movs	r2, #3
 80074d8:	fa02 f303 	lsl.w	r3, r2, r3
 80074dc:	43db      	mvns	r3, r3
 80074de:	693a      	ldr	r2, [r7, #16]
 80074e0:	4013      	ands	r3, r2
 80074e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	68da      	ldr	r2, [r3, #12]
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	005b      	lsls	r3, r3, #1
 80074ec:	fa02 f303 	lsl.w	r3, r2, r3
 80074f0:	693a      	ldr	r2, [r7, #16]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	685b      	ldr	r3, [r3, #4]
 8007500:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007502:	2201      	movs	r2, #1
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	fa02 f303 	lsl.w	r3, r2, r3
 800750a:	43db      	mvns	r3, r3
 800750c:	693a      	ldr	r2, [r7, #16]
 800750e:	4013      	ands	r3, r2
 8007510:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	091b      	lsrs	r3, r3, #4
 8007518:	f003 0201 	and.w	r2, r3, #1
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	fa02 f303 	lsl.w	r3, r2, r3
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	4313      	orrs	r3, r2
 8007526:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	693a      	ldr	r2, [r7, #16]
 800752c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	f003 0303 	and.w	r3, r3, #3
 8007536:	2b03      	cmp	r3, #3
 8007538:	d017      	beq.n	800756a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	005b      	lsls	r3, r3, #1
 8007544:	2203      	movs	r2, #3
 8007546:	fa02 f303 	lsl.w	r3, r2, r3
 800754a:	43db      	mvns	r3, r3
 800754c:	693a      	ldr	r2, [r7, #16]
 800754e:	4013      	ands	r3, r2
 8007550:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	689a      	ldr	r2, [r3, #8]
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	005b      	lsls	r3, r3, #1
 800755a:	fa02 f303 	lsl.w	r3, r2, r3
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	4313      	orrs	r3, r2
 8007562:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	685b      	ldr	r3, [r3, #4]
 800756e:	f003 0303 	and.w	r3, r3, #3
 8007572:	2b02      	cmp	r3, #2
 8007574:	d123      	bne.n	80075be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	08da      	lsrs	r2, r3, #3
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	3208      	adds	r2, #8
 800757e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007582:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	f003 0307 	and.w	r3, r3, #7
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	220f      	movs	r2, #15
 800758e:	fa02 f303 	lsl.w	r3, r2, r3
 8007592:	43db      	mvns	r3, r3
 8007594:	693a      	ldr	r2, [r7, #16]
 8007596:	4013      	ands	r3, r2
 8007598:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	691a      	ldr	r2, [r3, #16]
 800759e:	697b      	ldr	r3, [r7, #20]
 80075a0:	f003 0307 	and.w	r3, r3, #7
 80075a4:	009b      	lsls	r3, r3, #2
 80075a6:	fa02 f303 	lsl.w	r3, r2, r3
 80075aa:	693a      	ldr	r2, [r7, #16]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	08da      	lsrs	r2, r3, #3
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	3208      	adds	r2, #8
 80075b8:	6939      	ldr	r1, [r7, #16]
 80075ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	005b      	lsls	r3, r3, #1
 80075c8:	2203      	movs	r2, #3
 80075ca:	fa02 f303 	lsl.w	r3, r2, r3
 80075ce:	43db      	mvns	r3, r3
 80075d0:	693a      	ldr	r2, [r7, #16]
 80075d2:	4013      	ands	r3, r2
 80075d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f003 0203 	and.w	r2, r3, #3
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	005b      	lsls	r3, r3, #1
 80075e2:	fa02 f303 	lsl.w	r3, r2, r3
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	f000 80a6 	beq.w	800774c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007600:	4b5b      	ldr	r3, [pc, #364]	@ (8007770 <HAL_GPIO_Init+0x2e4>)
 8007602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007604:	4a5a      	ldr	r2, [pc, #360]	@ (8007770 <HAL_GPIO_Init+0x2e4>)
 8007606:	f043 0301 	orr.w	r3, r3, #1
 800760a:	6613      	str	r3, [r2, #96]	@ 0x60
 800760c:	4b58      	ldr	r3, [pc, #352]	@ (8007770 <HAL_GPIO_Init+0x2e4>)
 800760e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007610:	f003 0301 	and.w	r3, r3, #1
 8007614:	60bb      	str	r3, [r7, #8]
 8007616:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007618:	4a56      	ldr	r2, [pc, #344]	@ (8007774 <HAL_GPIO_Init+0x2e8>)
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	089b      	lsrs	r3, r3, #2
 800761e:	3302      	adds	r3, #2
 8007620:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007624:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	f003 0303 	and.w	r3, r3, #3
 800762c:	009b      	lsls	r3, r3, #2
 800762e:	220f      	movs	r2, #15
 8007630:	fa02 f303 	lsl.w	r3, r2, r3
 8007634:	43db      	mvns	r3, r3
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	4013      	ands	r3, r2
 800763a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007642:	d01f      	beq.n	8007684 <HAL_GPIO_Init+0x1f8>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a4c      	ldr	r2, [pc, #304]	@ (8007778 <HAL_GPIO_Init+0x2ec>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d019      	beq.n	8007680 <HAL_GPIO_Init+0x1f4>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a4b      	ldr	r2, [pc, #300]	@ (800777c <HAL_GPIO_Init+0x2f0>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d013      	beq.n	800767c <HAL_GPIO_Init+0x1f0>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a4a      	ldr	r2, [pc, #296]	@ (8007780 <HAL_GPIO_Init+0x2f4>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d00d      	beq.n	8007678 <HAL_GPIO_Init+0x1ec>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	4a49      	ldr	r2, [pc, #292]	@ (8007784 <HAL_GPIO_Init+0x2f8>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d007      	beq.n	8007674 <HAL_GPIO_Init+0x1e8>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	4a48      	ldr	r2, [pc, #288]	@ (8007788 <HAL_GPIO_Init+0x2fc>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d101      	bne.n	8007670 <HAL_GPIO_Init+0x1e4>
 800766c:	2305      	movs	r3, #5
 800766e:	e00a      	b.n	8007686 <HAL_GPIO_Init+0x1fa>
 8007670:	2306      	movs	r3, #6
 8007672:	e008      	b.n	8007686 <HAL_GPIO_Init+0x1fa>
 8007674:	2304      	movs	r3, #4
 8007676:	e006      	b.n	8007686 <HAL_GPIO_Init+0x1fa>
 8007678:	2303      	movs	r3, #3
 800767a:	e004      	b.n	8007686 <HAL_GPIO_Init+0x1fa>
 800767c:	2302      	movs	r3, #2
 800767e:	e002      	b.n	8007686 <HAL_GPIO_Init+0x1fa>
 8007680:	2301      	movs	r3, #1
 8007682:	e000      	b.n	8007686 <HAL_GPIO_Init+0x1fa>
 8007684:	2300      	movs	r3, #0
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	f002 0203 	and.w	r2, r2, #3
 800768c:	0092      	lsls	r2, r2, #2
 800768e:	4093      	lsls	r3, r2
 8007690:	693a      	ldr	r2, [r7, #16]
 8007692:	4313      	orrs	r3, r2
 8007694:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007696:	4937      	ldr	r1, [pc, #220]	@ (8007774 <HAL_GPIO_Init+0x2e8>)
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	089b      	lsrs	r3, r3, #2
 800769c:	3302      	adds	r3, #2
 800769e:	693a      	ldr	r2, [r7, #16]
 80076a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80076a4:	4b39      	ldr	r3, [pc, #228]	@ (800778c <HAL_GPIO_Init+0x300>)
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	43db      	mvns	r3, r3
 80076ae:	693a      	ldr	r2, [r7, #16]
 80076b0:	4013      	ands	r3, r2
 80076b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	685b      	ldr	r3, [r3, #4]
 80076b8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d003      	beq.n	80076c8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	4313      	orrs	r3, r2
 80076c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80076c8:	4a30      	ldr	r2, [pc, #192]	@ (800778c <HAL_GPIO_Init+0x300>)
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80076ce:	4b2f      	ldr	r3, [pc, #188]	@ (800778c <HAL_GPIO_Init+0x300>)
 80076d0:	68db      	ldr	r3, [r3, #12]
 80076d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	43db      	mvns	r3, r3
 80076d8:	693a      	ldr	r2, [r7, #16]
 80076da:	4013      	ands	r3, r2
 80076dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d003      	beq.n	80076f2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80076ea:	693a      	ldr	r2, [r7, #16]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80076f2:	4a26      	ldr	r2, [pc, #152]	@ (800778c <HAL_GPIO_Init+0x300>)
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80076f8:	4b24      	ldr	r3, [pc, #144]	@ (800778c <HAL_GPIO_Init+0x300>)
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	43db      	mvns	r3, r3
 8007702:	693a      	ldr	r2, [r7, #16]
 8007704:	4013      	ands	r3, r2
 8007706:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d003      	beq.n	800771c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	4313      	orrs	r3, r2
 800771a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800771c:	4a1b      	ldr	r2, [pc, #108]	@ (800778c <HAL_GPIO_Init+0x300>)
 800771e:	693b      	ldr	r3, [r7, #16]
 8007720:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8007722:	4b1a      	ldr	r3, [pc, #104]	@ (800778c <HAL_GPIO_Init+0x300>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	43db      	mvns	r3, r3
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	4013      	ands	r3, r2
 8007730:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800773e:	693a      	ldr	r2, [r7, #16]
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4313      	orrs	r3, r2
 8007744:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007746:	4a11      	ldr	r2, [pc, #68]	@ (800778c <HAL_GPIO_Init+0x300>)
 8007748:	693b      	ldr	r3, [r7, #16]
 800774a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	3301      	adds	r3, #1
 8007750:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
 800775c:	2b00      	cmp	r3, #0
 800775e:	f47f ae9d 	bne.w	800749c <HAL_GPIO_Init+0x10>
  }
}
 8007762:	bf00      	nop
 8007764:	bf00      	nop
 8007766:	371c      	adds	r7, #28
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	40021000 	.word	0x40021000
 8007774:	40010000 	.word	0x40010000
 8007778:	48000400 	.word	0x48000400
 800777c:	48000800 	.word	0x48000800
 8007780:	48000c00 	.word	0x48000c00
 8007784:	48001000 	.word	0x48001000
 8007788:	48001400 	.word	0x48001400
 800778c:	40010400 	.word	0x40010400

08007790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007790:	b480      	push	{r7}
 8007792:	b083      	sub	sp, #12
 8007794:	af00      	add	r7, sp, #0
 8007796:	6078      	str	r0, [r7, #4]
 8007798:	460b      	mov	r3, r1
 800779a:	807b      	strh	r3, [r7, #2]
 800779c:	4613      	mov	r3, r2
 800779e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80077a0:	787b      	ldrb	r3, [r7, #1]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d003      	beq.n	80077ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80077a6:	887a      	ldrh	r2, [r7, #2]
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80077ac:	e002      	b.n	80077b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80077ae:	887a      	ldrh	r2, [r7, #2]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80077b4:	bf00      	nop
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d141      	bne.n	8007852 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80077ce:	4b4b      	ldr	r3, [pc, #300]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80077d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077da:	d131      	bne.n	8007840 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80077dc:	4b47      	ldr	r3, [pc, #284]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80077de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077e2:	4a46      	ldr	r2, [pc, #280]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80077e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80077ec:	4b43      	ldr	r3, [pc, #268]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80077f4:	4a41      	ldr	r2, [pc, #260]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80077f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80077fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80077fc:	4b40      	ldr	r3, [pc, #256]	@ (8007900 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	2232      	movs	r2, #50	@ 0x32
 8007802:	fb02 f303 	mul.w	r3, r2, r3
 8007806:	4a3f      	ldr	r2, [pc, #252]	@ (8007904 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007808:	fba2 2303 	umull	r2, r3, r2, r3
 800780c:	0c9b      	lsrs	r3, r3, #18
 800780e:	3301      	adds	r3, #1
 8007810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007812:	e002      	b.n	800781a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	3b01      	subs	r3, #1
 8007818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800781a:	4b38      	ldr	r3, [pc, #224]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800781c:	695b      	ldr	r3, [r3, #20]
 800781e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007826:	d102      	bne.n	800782e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1f2      	bne.n	8007814 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800782e:	4b33      	ldr	r3, [pc, #204]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007830:	695b      	ldr	r3, [r3, #20]
 8007832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800783a:	d158      	bne.n	80078ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e057      	b.n	80078f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007840:	4b2e      	ldr	r3, [pc, #184]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007846:	4a2d      	ldr	r2, [pc, #180]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800784c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8007850:	e04d      	b.n	80078ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007858:	d141      	bne.n	80078de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800785a:	4b28      	ldr	r3, [pc, #160]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007866:	d131      	bne.n	80078cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007868:	4b24      	ldr	r3, [pc, #144]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800786a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800786e:	4a23      	ldr	r2, [pc, #140]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007874:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007878:	4b20      	ldr	r3, [pc, #128]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007880:	4a1e      	ldr	r2, [pc, #120]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007882:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007886:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007888:	4b1d      	ldr	r3, [pc, #116]	@ (8007900 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	2232      	movs	r2, #50	@ 0x32
 800788e:	fb02 f303 	mul.w	r3, r2, r3
 8007892:	4a1c      	ldr	r2, [pc, #112]	@ (8007904 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007894:	fba2 2303 	umull	r2, r3, r2, r3
 8007898:	0c9b      	lsrs	r3, r3, #18
 800789a:	3301      	adds	r3, #1
 800789c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800789e:	e002      	b.n	80078a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	3b01      	subs	r3, #1
 80078a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80078a6:	4b15      	ldr	r3, [pc, #84]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078b2:	d102      	bne.n	80078ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d1f2      	bne.n	80078a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80078ba:	4b10      	ldr	r3, [pc, #64]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078bc:	695b      	ldr	r3, [r3, #20]
 80078be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078c6:	d112      	bne.n	80078ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80078c8:	2303      	movs	r3, #3
 80078ca:	e011      	b.n	80078f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80078cc:	4b0b      	ldr	r3, [pc, #44]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078d2:	4a0a      	ldr	r2, [pc, #40]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80078dc:	e007      	b.n	80078ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80078de:	4b07      	ldr	r3, [pc, #28]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80078e6:	4a05      	ldr	r2, [pc, #20]	@ (80078fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80078e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3714      	adds	r7, #20
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr
 80078fc:	40007000 	.word	0x40007000
 8007900:	20000228 	.word	0x20000228
 8007904:	431bde83 	.word	0x431bde83

08007908 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8007908:	b480      	push	{r7}
 800790a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800790c:	4b05      	ldr	r3, [pc, #20]	@ (8007924 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	4a04      	ldr	r2, [pc, #16]	@ (8007924 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8007912:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007916:	6093      	str	r3, [r2, #8]
}
 8007918:	bf00      	nop
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	40007000 	.word	0x40007000

08007928 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b088      	sub	sp, #32
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d101      	bne.n	800793a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	e2fe      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b00      	cmp	r3, #0
 8007944:	d075      	beq.n	8007a32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007946:	4b97      	ldr	r3, [pc, #604]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 030c 	and.w	r3, r3, #12
 800794e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007950:	4b94      	ldr	r3, [pc, #592]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	f003 0303 	and.w	r3, r3, #3
 8007958:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800795a:	69bb      	ldr	r3, [r7, #24]
 800795c:	2b0c      	cmp	r3, #12
 800795e:	d102      	bne.n	8007966 <HAL_RCC_OscConfig+0x3e>
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	2b03      	cmp	r3, #3
 8007964:	d002      	beq.n	800796c <HAL_RCC_OscConfig+0x44>
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	2b08      	cmp	r3, #8
 800796a:	d10b      	bne.n	8007984 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800796c:	4b8d      	ldr	r3, [pc, #564]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007974:	2b00      	cmp	r3, #0
 8007976:	d05b      	beq.n	8007a30 <HAL_RCC_OscConfig+0x108>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d157      	bne.n	8007a30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007980:	2301      	movs	r3, #1
 8007982:	e2d9      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800798c:	d106      	bne.n	800799c <HAL_RCC_OscConfig+0x74>
 800798e:	4b85      	ldr	r3, [pc, #532]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a84      	ldr	r2, [pc, #528]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	e01d      	b.n	80079d8 <HAL_RCC_OscConfig+0xb0>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80079a4:	d10c      	bne.n	80079c0 <HAL_RCC_OscConfig+0x98>
 80079a6:	4b7f      	ldr	r3, [pc, #508]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a7e      	ldr	r2, [pc, #504]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80079b0:	6013      	str	r3, [r2, #0]
 80079b2:	4b7c      	ldr	r3, [pc, #496]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a7b      	ldr	r2, [pc, #492]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80079bc:	6013      	str	r3, [r2, #0]
 80079be:	e00b      	b.n	80079d8 <HAL_RCC_OscConfig+0xb0>
 80079c0:	4b78      	ldr	r3, [pc, #480]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	4a77      	ldr	r2, [pc, #476]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079ca:	6013      	str	r3, [r2, #0]
 80079cc:	4b75      	ldr	r3, [pc, #468]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	4a74      	ldr	r2, [pc, #464]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d013      	beq.n	8007a08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079e0:	f7fc fbce 	bl	8004180 <HAL_GetTick>
 80079e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079e6:	e008      	b.n	80079fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079e8:	f7fc fbca 	bl	8004180 <HAL_GetTick>
 80079ec:	4602      	mov	r2, r0
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	2b64      	cmp	r3, #100	@ 0x64
 80079f4:	d901      	bls.n	80079fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e29e      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079fa:	4b6a      	ldr	r3, [pc, #424]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d0f0      	beq.n	80079e8 <HAL_RCC_OscConfig+0xc0>
 8007a06:	e014      	b.n	8007a32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a08:	f7fc fbba 	bl	8004180 <HAL_GetTick>
 8007a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a0e:	e008      	b.n	8007a22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007a10:	f7fc fbb6 	bl	8004180 <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	2b64      	cmp	r3, #100	@ 0x64
 8007a1c:	d901      	bls.n	8007a22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e28a      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007a22:	4b60      	ldr	r3, [pc, #384]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d1f0      	bne.n	8007a10 <HAL_RCC_OscConfig+0xe8>
 8007a2e:	e000      	b.n	8007a32 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f003 0302 	and.w	r3, r3, #2
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d075      	beq.n	8007b2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a3e:	4b59      	ldr	r3, [pc, #356]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f003 030c 	and.w	r3, r3, #12
 8007a46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a48:	4b56      	ldr	r3, [pc, #344]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007a4a:	68db      	ldr	r3, [r3, #12]
 8007a4c:	f003 0303 	and.w	r3, r3, #3
 8007a50:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8007a52:	69bb      	ldr	r3, [r7, #24]
 8007a54:	2b0c      	cmp	r3, #12
 8007a56:	d102      	bne.n	8007a5e <HAL_RCC_OscConfig+0x136>
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d002      	beq.n	8007a64 <HAL_RCC_OscConfig+0x13c>
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	2b04      	cmp	r3, #4
 8007a62:	d11f      	bne.n	8007aa4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007a64:	4b4f      	ldr	r3, [pc, #316]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d005      	beq.n	8007a7c <HAL_RCC_OscConfig+0x154>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d101      	bne.n	8007a7c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8007a78:	2301      	movs	r3, #1
 8007a7a:	e25d      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a7c:	4b49      	ldr	r3, [pc, #292]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	691b      	ldr	r3, [r3, #16]
 8007a88:	061b      	lsls	r3, r3, #24
 8007a8a:	4946      	ldr	r1, [pc, #280]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8007a90:	4b45      	ldr	r3, [pc, #276]	@ (8007ba8 <HAL_RCC_OscConfig+0x280>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4618      	mov	r0, r3
 8007a96:	f7fc fb27 	bl	80040e8 <HAL_InitTick>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d043      	beq.n	8007b28 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	e249      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	68db      	ldr	r3, [r3, #12]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d023      	beq.n	8007af4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007aac:	4b3d      	ldr	r3, [pc, #244]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	4a3c      	ldr	r2, [pc, #240]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ab8:	f7fc fb62 	bl	8004180 <HAL_GetTick>
 8007abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007abe:	e008      	b.n	8007ad2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ac0:	f7fc fb5e 	bl	8004180 <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e232      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ad2:	4b34      	ldr	r3, [pc, #208]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d0f0      	beq.n	8007ac0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007ade:	4b31      	ldr	r3, [pc, #196]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	061b      	lsls	r3, r3, #24
 8007aec:	492d      	ldr	r1, [pc, #180]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007aee:	4313      	orrs	r3, r2
 8007af0:	604b      	str	r3, [r1, #4]
 8007af2:	e01a      	b.n	8007b2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007af4:	4b2b      	ldr	r3, [pc, #172]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a2a      	ldr	r2, [pc, #168]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007afa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b00:	f7fc fb3e 	bl	8004180 <HAL_GetTick>
 8007b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b06:	e008      	b.n	8007b1a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007b08:	f7fc fb3a 	bl	8004180 <HAL_GetTick>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d901      	bls.n	8007b1a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e20e      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007b1a:	4b22      	ldr	r3, [pc, #136]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1f0      	bne.n	8007b08 <HAL_RCC_OscConfig+0x1e0>
 8007b26:	e000      	b.n	8007b2a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007b28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f003 0308 	and.w	r3, r3, #8
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d041      	beq.n	8007bba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	695b      	ldr	r3, [r3, #20]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d01c      	beq.n	8007b78 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007b3e:	4b19      	ldr	r3, [pc, #100]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b44:	4a17      	ldr	r2, [pc, #92]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007b46:	f043 0301 	orr.w	r3, r3, #1
 8007b4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b4e:	f7fc fb17 	bl	8004180 <HAL_GetTick>
 8007b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b54:	e008      	b.n	8007b68 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b56:	f7fc fb13 	bl	8004180 <HAL_GetTick>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	693b      	ldr	r3, [r7, #16]
 8007b5e:	1ad3      	subs	r3, r2, r3
 8007b60:	2b02      	cmp	r3, #2
 8007b62:	d901      	bls.n	8007b68 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007b64:	2303      	movs	r3, #3
 8007b66:	e1e7      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007b68:	4b0e      	ldr	r3, [pc, #56]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b6e:	f003 0302 	and.w	r3, r3, #2
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d0ef      	beq.n	8007b56 <HAL_RCC_OscConfig+0x22e>
 8007b76:	e020      	b.n	8007bba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007b7e:	4a09      	ldr	r2, [pc, #36]	@ (8007ba4 <HAL_RCC_OscConfig+0x27c>)
 8007b80:	f023 0301 	bic.w	r3, r3, #1
 8007b84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b88:	f7fc fafa 	bl	8004180 <HAL_GetTick>
 8007b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007b8e:	e00d      	b.n	8007bac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b90:	f7fc faf6 	bl	8004180 <HAL_GetTick>
 8007b94:	4602      	mov	r2, r0
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	1ad3      	subs	r3, r2, r3
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d906      	bls.n	8007bac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8007b9e:	2303      	movs	r3, #3
 8007ba0:	e1ca      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
 8007ba2:	bf00      	nop
 8007ba4:	40021000 	.word	0x40021000
 8007ba8:	2000022c 	.word	0x2000022c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007bac:	4b8c      	ldr	r3, [pc, #560]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007bb2:	f003 0302 	and.w	r3, r3, #2
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1ea      	bne.n	8007b90 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0304 	and.w	r3, r3, #4
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f000 80a6 	beq.w	8007d14 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007bcc:	4b84      	ldr	r3, [pc, #528]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d101      	bne.n	8007bdc <HAL_RCC_OscConfig+0x2b4>
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e000      	b.n	8007bde <HAL_RCC_OscConfig+0x2b6>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d00d      	beq.n	8007bfe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007be2:	4b7f      	ldr	r3, [pc, #508]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007be6:	4a7e      	ldr	r2, [pc, #504]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bec:	6593      	str	r3, [r2, #88]	@ 0x58
 8007bee:	4b7c      	ldr	r3, [pc, #496]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bf6:	60fb      	str	r3, [r7, #12]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007bfe:	4b79      	ldr	r3, [pc, #484]	@ (8007de4 <HAL_RCC_OscConfig+0x4bc>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d118      	bne.n	8007c3c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007c0a:	4b76      	ldr	r3, [pc, #472]	@ (8007de4 <HAL_RCC_OscConfig+0x4bc>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4a75      	ldr	r2, [pc, #468]	@ (8007de4 <HAL_RCC_OscConfig+0x4bc>)
 8007c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007c16:	f7fc fab3 	bl	8004180 <HAL_GetTick>
 8007c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c1c:	e008      	b.n	8007c30 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007c1e:	f7fc faaf 	bl	8004180 <HAL_GetTick>
 8007c22:	4602      	mov	r2, r0
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	1ad3      	subs	r3, r2, r3
 8007c28:	2b02      	cmp	r3, #2
 8007c2a:	d901      	bls.n	8007c30 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8007c2c:	2303      	movs	r3, #3
 8007c2e:	e183      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007c30:	4b6c      	ldr	r3, [pc, #432]	@ (8007de4 <HAL_RCC_OscConfig+0x4bc>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d0f0      	beq.n	8007c1e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d108      	bne.n	8007c56 <HAL_RCC_OscConfig+0x32e>
 8007c44:	4b66      	ldr	r3, [pc, #408]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c4a:	4a65      	ldr	r2, [pc, #404]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c4c:	f043 0301 	orr.w	r3, r3, #1
 8007c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007c54:	e024      	b.n	8007ca0 <HAL_RCC_OscConfig+0x378>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	2b05      	cmp	r3, #5
 8007c5c:	d110      	bne.n	8007c80 <HAL_RCC_OscConfig+0x358>
 8007c5e:	4b60      	ldr	r3, [pc, #384]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c64:	4a5e      	ldr	r2, [pc, #376]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c66:	f043 0304 	orr.w	r3, r3, #4
 8007c6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007c6e:	4b5c      	ldr	r3, [pc, #368]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c74:	4a5a      	ldr	r2, [pc, #360]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c76:	f043 0301 	orr.w	r3, r3, #1
 8007c7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007c7e:	e00f      	b.n	8007ca0 <HAL_RCC_OscConfig+0x378>
 8007c80:	4b57      	ldr	r3, [pc, #348]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c86:	4a56      	ldr	r2, [pc, #344]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c88:	f023 0301 	bic.w	r3, r3, #1
 8007c8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007c90:	4b53      	ldr	r3, [pc, #332]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c96:	4a52      	ldr	r2, [pc, #328]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007c98:	f023 0304 	bic.w	r3, r3, #4
 8007c9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d016      	beq.n	8007cd6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007ca8:	f7fc fa6a 	bl	8004180 <HAL_GetTick>
 8007cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cae:	e00a      	b.n	8007cc6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cb0:	f7fc fa66 	bl	8004180 <HAL_GetTick>
 8007cb4:	4602      	mov	r2, r0
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	1ad3      	subs	r3, r2, r3
 8007cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d901      	bls.n	8007cc6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8007cc2:	2303      	movs	r3, #3
 8007cc4:	e138      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007cc6:	4b46      	ldr	r3, [pc, #280]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ccc:	f003 0302 	and.w	r3, r3, #2
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d0ed      	beq.n	8007cb0 <HAL_RCC_OscConfig+0x388>
 8007cd4:	e015      	b.n	8007d02 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cd6:	f7fc fa53 	bl	8004180 <HAL_GetTick>
 8007cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007cdc:	e00a      	b.n	8007cf4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007cde:	f7fc fa4f 	bl	8004180 <HAL_GetTick>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	1ad3      	subs	r3, r2, r3
 8007ce8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cec:	4293      	cmp	r3, r2
 8007cee:	d901      	bls.n	8007cf4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8007cf0:	2303      	movs	r3, #3
 8007cf2:	e121      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007cf4:	4b3a      	ldr	r3, [pc, #232]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cfa:	f003 0302 	and.w	r3, r3, #2
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d1ed      	bne.n	8007cde <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007d02:	7ffb      	ldrb	r3, [r7, #31]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d105      	bne.n	8007d14 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007d08:	4b35      	ldr	r3, [pc, #212]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d0c:	4a34      	ldr	r2, [pc, #208]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d12:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 0320 	and.w	r3, r3, #32
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d03c      	beq.n	8007d9a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	699b      	ldr	r3, [r3, #24]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d01c      	beq.n	8007d62 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007d28:	4b2d      	ldr	r3, [pc, #180]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d2e:	4a2c      	ldr	r2, [pc, #176]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d30:	f043 0301 	orr.w	r3, r3, #1
 8007d34:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d38:	f7fc fa22 	bl	8004180 <HAL_GetTick>
 8007d3c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007d3e:	e008      	b.n	8007d52 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d40:	f7fc fa1e 	bl	8004180 <HAL_GetTick>
 8007d44:	4602      	mov	r2, r0
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	1ad3      	subs	r3, r2, r3
 8007d4a:	2b02      	cmp	r3, #2
 8007d4c:	d901      	bls.n	8007d52 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8007d4e:	2303      	movs	r3, #3
 8007d50:	e0f2      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007d52:	4b23      	ldr	r3, [pc, #140]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d58:	f003 0302 	and.w	r3, r3, #2
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d0ef      	beq.n	8007d40 <HAL_RCC_OscConfig+0x418>
 8007d60:	e01b      	b.n	8007d9a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007d62:	4b1f      	ldr	r3, [pc, #124]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d68:	4a1d      	ldr	r2, [pc, #116]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d6a:	f023 0301 	bic.w	r3, r3, #1
 8007d6e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d72:	f7fc fa05 	bl	8004180 <HAL_GetTick>
 8007d76:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007d78:	e008      	b.n	8007d8c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007d7a:	f7fc fa01 	bl	8004180 <HAL_GetTick>
 8007d7e:	4602      	mov	r2, r0
 8007d80:	693b      	ldr	r3, [r7, #16]
 8007d82:	1ad3      	subs	r3, r2, r3
 8007d84:	2b02      	cmp	r3, #2
 8007d86:	d901      	bls.n	8007d8c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8007d88:	2303      	movs	r3, #3
 8007d8a:	e0d5      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007d8c:	4b14      	ldr	r3, [pc, #80]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007d8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d1ef      	bne.n	8007d7a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	69db      	ldr	r3, [r3, #28]
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	f000 80c9 	beq.w	8007f36 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007da4:	4b0e      	ldr	r3, [pc, #56]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f003 030c 	and.w	r3, r3, #12
 8007dac:	2b0c      	cmp	r3, #12
 8007dae:	f000 8083 	beq.w	8007eb8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	69db      	ldr	r3, [r3, #28]
 8007db6:	2b02      	cmp	r3, #2
 8007db8:	d15e      	bne.n	8007e78 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007dba:	4b09      	ldr	r3, [pc, #36]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a08      	ldr	r2, [pc, #32]	@ (8007de0 <HAL_RCC_OscConfig+0x4b8>)
 8007dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007dc6:	f7fc f9db 	bl	8004180 <HAL_GetTick>
 8007dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007dcc:	e00c      	b.n	8007de8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007dce:	f7fc f9d7 	bl	8004180 <HAL_GetTick>
 8007dd2:	4602      	mov	r2, r0
 8007dd4:	693b      	ldr	r3, [r7, #16]
 8007dd6:	1ad3      	subs	r3, r2, r3
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d905      	bls.n	8007de8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8007ddc:	2303      	movs	r3, #3
 8007dde:	e0ab      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
 8007de0:	40021000 	.word	0x40021000
 8007de4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007de8:	4b55      	ldr	r3, [pc, #340]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d1ec      	bne.n	8007dce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007df4:	4b52      	ldr	r3, [pc, #328]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007df6:	68da      	ldr	r2, [r3, #12]
 8007df8:	4b52      	ldr	r3, [pc, #328]	@ (8007f44 <HAL_RCC_OscConfig+0x61c>)
 8007dfa:	4013      	ands	r3, r2
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	6a11      	ldr	r1, [r2, #32]
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007e04:	3a01      	subs	r2, #1
 8007e06:	0112      	lsls	r2, r2, #4
 8007e08:	4311      	orrs	r1, r2
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8007e0e:	0212      	lsls	r2, r2, #8
 8007e10:	4311      	orrs	r1, r2
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007e16:	0852      	lsrs	r2, r2, #1
 8007e18:	3a01      	subs	r2, #1
 8007e1a:	0552      	lsls	r2, r2, #21
 8007e1c:	4311      	orrs	r1, r2
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007e22:	0852      	lsrs	r2, r2, #1
 8007e24:	3a01      	subs	r2, #1
 8007e26:	0652      	lsls	r2, r2, #25
 8007e28:	4311      	orrs	r1, r2
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007e2e:	06d2      	lsls	r2, r2, #27
 8007e30:	430a      	orrs	r2, r1
 8007e32:	4943      	ldr	r1, [pc, #268]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e34:	4313      	orrs	r3, r2
 8007e36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e38:	4b41      	ldr	r3, [pc, #260]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a40      	ldr	r2, [pc, #256]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007e44:	4b3e      	ldr	r3, [pc, #248]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	4a3d      	ldr	r2, [pc, #244]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e50:	f7fc f996 	bl	8004180 <HAL_GetTick>
 8007e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e56:	e008      	b.n	8007e6a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e58:	f7fc f992 	bl	8004180 <HAL_GetTick>
 8007e5c:	4602      	mov	r2, r0
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	2b02      	cmp	r3, #2
 8007e64:	d901      	bls.n	8007e6a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8007e66:	2303      	movs	r3, #3
 8007e68:	e066      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007e6a:	4b35      	ldr	r3, [pc, #212]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d0f0      	beq.n	8007e58 <HAL_RCC_OscConfig+0x530>
 8007e76:	e05e      	b.n	8007f36 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e78:	4b31      	ldr	r3, [pc, #196]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a30      	ldr	r2, [pc, #192]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007e7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e84:	f7fc f97c 	bl	8004180 <HAL_GetTick>
 8007e88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e8a:	e008      	b.n	8007e9e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007e8c:	f7fc f978 	bl	8004180 <HAL_GetTick>
 8007e90:	4602      	mov	r2, r0
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	1ad3      	subs	r3, r2, r3
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d901      	bls.n	8007e9e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8007e9a:	2303      	movs	r3, #3
 8007e9c:	e04c      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007e9e:	4b28      	ldr	r3, [pc, #160]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d1f0      	bne.n	8007e8c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8007eaa:	4b25      	ldr	r3, [pc, #148]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007eac:	68da      	ldr	r2, [r3, #12]
 8007eae:	4924      	ldr	r1, [pc, #144]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007eb0:	4b25      	ldr	r3, [pc, #148]	@ (8007f48 <HAL_RCC_OscConfig+0x620>)
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	60cb      	str	r3, [r1, #12]
 8007eb6:	e03e      	b.n	8007f36 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	69db      	ldr	r3, [r3, #28]
 8007ebc:	2b01      	cmp	r3, #1
 8007ebe:	d101      	bne.n	8007ec4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e039      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8007ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8007f40 <HAL_RCC_OscConfig+0x618>)
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f003 0203 	and.w	r2, r3, #3
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a1b      	ldr	r3, [r3, #32]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d12c      	bne.n	8007f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d123      	bne.n	8007f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ef4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d11b      	bne.n	8007f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f04:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d113      	bne.n	8007f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f14:	085b      	lsrs	r3, r3, #1
 8007f16:	3b01      	subs	r3, #1
 8007f18:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d109      	bne.n	8007f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f28:	085b      	lsrs	r3, r3, #1
 8007f2a:	3b01      	subs	r3, #1
 8007f2c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f2e:	429a      	cmp	r2, r3
 8007f30:	d001      	beq.n	8007f36 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8007f32:	2301      	movs	r3, #1
 8007f34:	e000      	b.n	8007f38 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8007f36:	2300      	movs	r3, #0
}
 8007f38:	4618      	mov	r0, r3
 8007f3a:	3720      	adds	r7, #32
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	bd80      	pop	{r7, pc}
 8007f40:	40021000 	.word	0x40021000
 8007f44:	019f800c 	.word	0x019f800c
 8007f48:	feeefffc 	.word	0xfeeefffc

08007f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b086      	sub	sp, #24
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007f56:	2300      	movs	r3, #0
 8007f58:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d101      	bne.n	8007f64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	e11e      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007f64:	4b91      	ldr	r3, [pc, #580]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 030f 	and.w	r3, r3, #15
 8007f6c:	683a      	ldr	r2, [r7, #0]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d910      	bls.n	8007f94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f72:	4b8e      	ldr	r3, [pc, #568]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f023 020f 	bic.w	r2, r3, #15
 8007f7a:	498c      	ldr	r1, [pc, #560]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f82:	4b8a      	ldr	r3, [pc, #552]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 030f 	and.w	r3, r3, #15
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	429a      	cmp	r2, r3
 8007f8e:	d001      	beq.n	8007f94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007f90:	2301      	movs	r3, #1
 8007f92:	e106      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0301 	and.w	r3, r3, #1
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d073      	beq.n	8008088 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	2b03      	cmp	r3, #3
 8007fa6:	d129      	bne.n	8007ffc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007fa8:	4b81      	ldr	r3, [pc, #516]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d101      	bne.n	8007fb8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	e0f4      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8007fb8:	f000 f99e 	bl	80082f8 <RCC_GetSysClockFreqFromPLLSource>
 8007fbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8007fbe:	693b      	ldr	r3, [r7, #16]
 8007fc0:	4a7c      	ldr	r2, [pc, #496]	@ (80081b4 <HAL_RCC_ClockConfig+0x268>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d93f      	bls.n	8008046 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007fc6:	4b7a      	ldr	r3, [pc, #488]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d009      	beq.n	8007fe6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d033      	beq.n	8008046 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d12f      	bne.n	8008046 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007fe6:	4b72      	ldr	r3, [pc, #456]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007fee:	4a70      	ldr	r2, [pc, #448]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8007ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ff4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007ff6:	2380      	movs	r3, #128	@ 0x80
 8007ff8:	617b      	str	r3, [r7, #20]
 8007ffa:	e024      	b.n	8008046 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	2b02      	cmp	r3, #2
 8008002:	d107      	bne.n	8008014 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008004:	4b6a      	ldr	r3, [pc, #424]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800800c:	2b00      	cmp	r3, #0
 800800e:	d109      	bne.n	8008024 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e0c6      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008014:	4b66      	ldr	r3, [pc, #408]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800801c:	2b00      	cmp	r3, #0
 800801e:	d101      	bne.n	8008024 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008020:	2301      	movs	r3, #1
 8008022:	e0be      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008024:	f000 f8ce 	bl	80081c4 <HAL_RCC_GetSysClockFreq>
 8008028:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	4a61      	ldr	r2, [pc, #388]	@ (80081b4 <HAL_RCC_ClockConfig+0x268>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d909      	bls.n	8008046 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008032:	4b5f      	ldr	r3, [pc, #380]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800803a:	4a5d      	ldr	r2, [pc, #372]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 800803c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008040:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008042:	2380      	movs	r3, #128	@ 0x80
 8008044:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008046:	4b5a      	ldr	r3, [pc, #360]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f023 0203 	bic.w	r2, r3, #3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	4957      	ldr	r1, [pc, #348]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008054:	4313      	orrs	r3, r2
 8008056:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008058:	f7fc f892 	bl	8004180 <HAL_GetTick>
 800805c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800805e:	e00a      	b.n	8008076 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008060:	f7fc f88e 	bl	8004180 <HAL_GetTick>
 8008064:	4602      	mov	r2, r0
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	1ad3      	subs	r3, r2, r3
 800806a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800806e:	4293      	cmp	r3, r2
 8008070:	d901      	bls.n	8008076 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008072:	2303      	movs	r3, #3
 8008074:	e095      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008076:	4b4e      	ldr	r3, [pc, #312]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f003 020c 	and.w	r2, r3, #12
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	009b      	lsls	r3, r3, #2
 8008084:	429a      	cmp	r2, r3
 8008086:	d1eb      	bne.n	8008060 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f003 0302 	and.w	r3, r3, #2
 8008090:	2b00      	cmp	r3, #0
 8008092:	d023      	beq.n	80080dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f003 0304 	and.w	r3, r3, #4
 800809c:	2b00      	cmp	r3, #0
 800809e:	d005      	beq.n	80080ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80080a0:	4b43      	ldr	r3, [pc, #268]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080a2:	689b      	ldr	r3, [r3, #8]
 80080a4:	4a42      	ldr	r2, [pc, #264]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80080aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f003 0308 	and.w	r3, r3, #8
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d007      	beq.n	80080c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80080b8:	4b3d      	ldr	r3, [pc, #244]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80080c0:	4a3b      	ldr	r2, [pc, #236]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80080c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80080c8:	4b39      	ldr	r3, [pc, #228]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	689b      	ldr	r3, [r3, #8]
 80080d4:	4936      	ldr	r1, [pc, #216]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080d6:	4313      	orrs	r3, r2
 80080d8:	608b      	str	r3, [r1, #8]
 80080da:	e008      	b.n	80080ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	2b80      	cmp	r3, #128	@ 0x80
 80080e0:	d105      	bne.n	80080ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80080e2:	4b33      	ldr	r3, [pc, #204]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	4a32      	ldr	r2, [pc, #200]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 80080e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80080ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80080ee:	4b2f      	ldr	r3, [pc, #188]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 030f 	and.w	r3, r3, #15
 80080f6:	683a      	ldr	r2, [r7, #0]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d21d      	bcs.n	8008138 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80080fc:	4b2b      	ldr	r3, [pc, #172]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f023 020f 	bic.w	r2, r3, #15
 8008104:	4929      	ldr	r1, [pc, #164]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	4313      	orrs	r3, r2
 800810a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800810c:	f7fc f838 	bl	8004180 <HAL_GetTick>
 8008110:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008112:	e00a      	b.n	800812a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008114:	f7fc f834 	bl	8004180 <HAL_GetTick>
 8008118:	4602      	mov	r2, r0
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	1ad3      	subs	r3, r2, r3
 800811e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008122:	4293      	cmp	r3, r2
 8008124:	d901      	bls.n	800812a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e03b      	b.n	80081a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800812a:	4b20      	ldr	r3, [pc, #128]	@ (80081ac <HAL_RCC_ClockConfig+0x260>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f003 030f 	and.w	r3, r3, #15
 8008132:	683a      	ldr	r2, [r7, #0]
 8008134:	429a      	cmp	r2, r3
 8008136:	d1ed      	bne.n	8008114 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f003 0304 	and.w	r3, r3, #4
 8008140:	2b00      	cmp	r3, #0
 8008142:	d008      	beq.n	8008156 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008144:	4b1a      	ldr	r3, [pc, #104]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	68db      	ldr	r3, [r3, #12]
 8008150:	4917      	ldr	r1, [pc, #92]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008152:	4313      	orrs	r3, r2
 8008154:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f003 0308 	and.w	r3, r3, #8
 800815e:	2b00      	cmp	r3, #0
 8008160:	d009      	beq.n	8008176 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008162:	4b13      	ldr	r3, [pc, #76]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008164:	689b      	ldr	r3, [r3, #8]
 8008166:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	00db      	lsls	r3, r3, #3
 8008170:	490f      	ldr	r1, [pc, #60]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 8008172:	4313      	orrs	r3, r2
 8008174:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008176:	f000 f825 	bl	80081c4 <HAL_RCC_GetSysClockFreq>
 800817a:	4602      	mov	r2, r0
 800817c:	4b0c      	ldr	r3, [pc, #48]	@ (80081b0 <HAL_RCC_ClockConfig+0x264>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	091b      	lsrs	r3, r3, #4
 8008182:	f003 030f 	and.w	r3, r3, #15
 8008186:	490c      	ldr	r1, [pc, #48]	@ (80081b8 <HAL_RCC_ClockConfig+0x26c>)
 8008188:	5ccb      	ldrb	r3, [r1, r3]
 800818a:	f003 031f 	and.w	r3, r3, #31
 800818e:	fa22 f303 	lsr.w	r3, r2, r3
 8008192:	4a0a      	ldr	r2, [pc, #40]	@ (80081bc <HAL_RCC_ClockConfig+0x270>)
 8008194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008196:	4b0a      	ldr	r3, [pc, #40]	@ (80081c0 <HAL_RCC_ClockConfig+0x274>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4618      	mov	r0, r3
 800819c:	f7fb ffa4 	bl	80040e8 <HAL_InitTick>
 80081a0:	4603      	mov	r3, r0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3718      	adds	r7, #24
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	40022000 	.word	0x40022000
 80081b0:	40021000 	.word	0x40021000
 80081b4:	04c4b400 	.word	0x04c4b400
 80081b8:	08011498 	.word	0x08011498
 80081bc:	20000228 	.word	0x20000228
 80081c0:	2000022c 	.word	0x2000022c

080081c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80081ca:	4b2c      	ldr	r3, [pc, #176]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f003 030c 	and.w	r3, r3, #12
 80081d2:	2b04      	cmp	r3, #4
 80081d4:	d102      	bne.n	80081dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80081d6:	4b2a      	ldr	r3, [pc, #168]	@ (8008280 <HAL_RCC_GetSysClockFreq+0xbc>)
 80081d8:	613b      	str	r3, [r7, #16]
 80081da:	e047      	b.n	800826c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80081dc:	4b27      	ldr	r3, [pc, #156]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f003 030c 	and.w	r3, r3, #12
 80081e4:	2b08      	cmp	r3, #8
 80081e6:	d102      	bne.n	80081ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80081e8:	4b26      	ldr	r3, [pc, #152]	@ (8008284 <HAL_RCC_GetSysClockFreq+0xc0>)
 80081ea:	613b      	str	r3, [r7, #16]
 80081ec:	e03e      	b.n	800826c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80081ee:	4b23      	ldr	r3, [pc, #140]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 80081f0:	689b      	ldr	r3, [r3, #8]
 80081f2:	f003 030c 	and.w	r3, r3, #12
 80081f6:	2b0c      	cmp	r3, #12
 80081f8:	d136      	bne.n	8008268 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80081fa:	4b20      	ldr	r3, [pc, #128]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 80081fc:	68db      	ldr	r3, [r3, #12]
 80081fe:	f003 0303 	and.w	r3, r3, #3
 8008202:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008204:	4b1d      	ldr	r3, [pc, #116]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008206:	68db      	ldr	r3, [r3, #12]
 8008208:	091b      	lsrs	r3, r3, #4
 800820a:	f003 030f 	and.w	r3, r3, #15
 800820e:	3301      	adds	r3, #1
 8008210:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2b03      	cmp	r3, #3
 8008216:	d10c      	bne.n	8008232 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008218:	4a1a      	ldr	r2, [pc, #104]	@ (8008284 <HAL_RCC_GetSysClockFreq+0xc0>)
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008220:	4a16      	ldr	r2, [pc, #88]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 8008222:	68d2      	ldr	r2, [r2, #12]
 8008224:	0a12      	lsrs	r2, r2, #8
 8008226:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800822a:	fb02 f303 	mul.w	r3, r2, r3
 800822e:	617b      	str	r3, [r7, #20]
      break;
 8008230:	e00c      	b.n	800824c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008232:	4a13      	ldr	r2, [pc, #76]	@ (8008280 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	fbb2 f3f3 	udiv	r3, r2, r3
 800823a:	4a10      	ldr	r2, [pc, #64]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 800823c:	68d2      	ldr	r2, [r2, #12]
 800823e:	0a12      	lsrs	r2, r2, #8
 8008240:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008244:	fb02 f303 	mul.w	r3, r2, r3
 8008248:	617b      	str	r3, [r7, #20]
      break;
 800824a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800824c:	4b0b      	ldr	r3, [pc, #44]	@ (800827c <HAL_RCC_GetSysClockFreq+0xb8>)
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	0e5b      	lsrs	r3, r3, #25
 8008252:	f003 0303 	and.w	r3, r3, #3
 8008256:	3301      	adds	r3, #1
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800825c:	697a      	ldr	r2, [r7, #20]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	fbb2 f3f3 	udiv	r3, r2, r3
 8008264:	613b      	str	r3, [r7, #16]
 8008266:	e001      	b.n	800826c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008268:	2300      	movs	r3, #0
 800826a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800826c:	693b      	ldr	r3, [r7, #16]
}
 800826e:	4618      	mov	r0, r3
 8008270:	371c      	adds	r7, #28
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr
 800827a:	bf00      	nop
 800827c:	40021000 	.word	0x40021000
 8008280:	00f42400 	.word	0x00f42400
 8008284:	016e3600 	.word	0x016e3600

08008288 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008288:	b480      	push	{r7}
 800828a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800828c:	4b03      	ldr	r3, [pc, #12]	@ (800829c <HAL_RCC_GetHCLKFreq+0x14>)
 800828e:	681b      	ldr	r3, [r3, #0]
}
 8008290:	4618      	mov	r0, r3
 8008292:	46bd      	mov	sp, r7
 8008294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	20000228 	.word	0x20000228

080082a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80082a4:	f7ff fff0 	bl	8008288 <HAL_RCC_GetHCLKFreq>
 80082a8:	4602      	mov	r2, r0
 80082aa:	4b06      	ldr	r3, [pc, #24]	@ (80082c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80082ac:	689b      	ldr	r3, [r3, #8]
 80082ae:	0a1b      	lsrs	r3, r3, #8
 80082b0:	f003 0307 	and.w	r3, r3, #7
 80082b4:	4904      	ldr	r1, [pc, #16]	@ (80082c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80082b6:	5ccb      	ldrb	r3, [r1, r3]
 80082b8:	f003 031f 	and.w	r3, r3, #31
 80082bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	bd80      	pop	{r7, pc}
 80082c4:	40021000 	.word	0x40021000
 80082c8:	080114a8 	.word	0x080114a8

080082cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80082d0:	f7ff ffda 	bl	8008288 <HAL_RCC_GetHCLKFreq>
 80082d4:	4602      	mov	r2, r0
 80082d6:	4b06      	ldr	r3, [pc, #24]	@ (80082f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80082d8:	689b      	ldr	r3, [r3, #8]
 80082da:	0adb      	lsrs	r3, r3, #11
 80082dc:	f003 0307 	and.w	r3, r3, #7
 80082e0:	4904      	ldr	r1, [pc, #16]	@ (80082f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80082e2:	5ccb      	ldrb	r3, [r1, r3]
 80082e4:	f003 031f 	and.w	r3, r3, #31
 80082e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	bd80      	pop	{r7, pc}
 80082f0:	40021000 	.word	0x40021000
 80082f4:	080114a8 	.word	0x080114a8

080082f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b087      	sub	sp, #28
 80082fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80082fe:	4b1e      	ldr	r3, [pc, #120]	@ (8008378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008300:	68db      	ldr	r3, [r3, #12]
 8008302:	f003 0303 	and.w	r3, r3, #3
 8008306:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008308:	4b1b      	ldr	r3, [pc, #108]	@ (8008378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	091b      	lsrs	r3, r3, #4
 800830e:	f003 030f 	and.w	r3, r3, #15
 8008312:	3301      	adds	r3, #1
 8008314:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008316:	693b      	ldr	r3, [r7, #16]
 8008318:	2b03      	cmp	r3, #3
 800831a:	d10c      	bne.n	8008336 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800831c:	4a17      	ldr	r2, [pc, #92]	@ (800837c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	fbb2 f3f3 	udiv	r3, r2, r3
 8008324:	4a14      	ldr	r2, [pc, #80]	@ (8008378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008326:	68d2      	ldr	r2, [r2, #12]
 8008328:	0a12      	lsrs	r2, r2, #8
 800832a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800832e:	fb02 f303 	mul.w	r3, r2, r3
 8008332:	617b      	str	r3, [r7, #20]
    break;
 8008334:	e00c      	b.n	8008350 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008336:	4a12      	ldr	r2, [pc, #72]	@ (8008380 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	fbb2 f3f3 	udiv	r3, r2, r3
 800833e:	4a0e      	ldr	r2, [pc, #56]	@ (8008378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008340:	68d2      	ldr	r2, [r2, #12]
 8008342:	0a12      	lsrs	r2, r2, #8
 8008344:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008348:	fb02 f303 	mul.w	r3, r2, r3
 800834c:	617b      	str	r3, [r7, #20]
    break;
 800834e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008350:	4b09      	ldr	r3, [pc, #36]	@ (8008378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	0e5b      	lsrs	r3, r3, #25
 8008356:	f003 0303 	and.w	r3, r3, #3
 800835a:	3301      	adds	r3, #1
 800835c:	005b      	lsls	r3, r3, #1
 800835e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008360:	697a      	ldr	r2, [r7, #20]
 8008362:	68bb      	ldr	r3, [r7, #8]
 8008364:	fbb2 f3f3 	udiv	r3, r2, r3
 8008368:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800836a:	687b      	ldr	r3, [r7, #4]
}
 800836c:	4618      	mov	r0, r3
 800836e:	371c      	adds	r7, #28
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr
 8008378:	40021000 	.word	0x40021000
 800837c:	016e3600 	.word	0x016e3600
 8008380:	00f42400 	.word	0x00f42400

08008384 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008384:	b580      	push	{r7, lr}
 8008386:	b086      	sub	sp, #24
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800838c:	2300      	movs	r3, #0
 800838e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008390:	2300      	movs	r3, #0
 8008392:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800839c:	2b00      	cmp	r3, #0
 800839e:	f000 8098 	beq.w	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083a2:	2300      	movs	r3, #0
 80083a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083a6:	4b43      	ldr	r3, [pc, #268]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80083a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d10d      	bne.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083b2:	4b40      	ldr	r3, [pc, #256]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80083b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083b6:	4a3f      	ldr	r2, [pc, #252]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80083b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80083be:	4b3d      	ldr	r3, [pc, #244]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80083c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083c6:	60bb      	str	r3, [r7, #8]
 80083c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083ca:	2301      	movs	r3, #1
 80083cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80083ce:	4b3a      	ldr	r3, [pc, #232]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	4a39      	ldr	r2, [pc, #228]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80083d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80083da:	f7fb fed1 	bl	8004180 <HAL_GetTick>
 80083de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80083e0:	e009      	b.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083e2:	f7fb fecd 	bl	8004180 <HAL_GetTick>
 80083e6:	4602      	mov	r2, r0
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	1ad3      	subs	r3, r2, r3
 80083ec:	2b02      	cmp	r3, #2
 80083ee:	d902      	bls.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80083f0:	2303      	movs	r3, #3
 80083f2:	74fb      	strb	r3, [r7, #19]
        break;
 80083f4:	e005      	b.n	8008402 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80083f6:	4b30      	ldr	r3, [pc, #192]	@ (80084b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d0ef      	beq.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008402:	7cfb      	ldrb	r3, [r7, #19]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d159      	bne.n	80084bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008408:	4b2a      	ldr	r3, [pc, #168]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800840a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800840e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008412:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d01e      	beq.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	429a      	cmp	r2, r3
 8008422:	d019      	beq.n	8008458 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008424:	4b23      	ldr	r3, [pc, #140]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800842a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800842e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008430:	4b20      	ldr	r3, [pc, #128]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008436:	4a1f      	ldr	r2, [pc, #124]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800843c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008440:	4b1c      	ldr	r3, [pc, #112]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008446:	4a1b      	ldr	r2, [pc, #108]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008448:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800844c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008450:	4a18      	ldr	r2, [pc, #96]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	f003 0301 	and.w	r3, r3, #1
 800845e:	2b00      	cmp	r3, #0
 8008460:	d016      	beq.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008462:	f7fb fe8d 	bl	8004180 <HAL_GetTick>
 8008466:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008468:	e00b      	b.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800846a:	f7fb fe89 	bl	8004180 <HAL_GetTick>
 800846e:	4602      	mov	r2, r0
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	1ad3      	subs	r3, r2, r3
 8008474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008478:	4293      	cmp	r3, r2
 800847a:	d902      	bls.n	8008482 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800847c:	2303      	movs	r3, #3
 800847e:	74fb      	strb	r3, [r7, #19]
            break;
 8008480:	e006      	b.n	8008490 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008482:	4b0c      	ldr	r3, [pc, #48]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008488:	f003 0302 	and.w	r3, r3, #2
 800848c:	2b00      	cmp	r3, #0
 800848e:	d0ec      	beq.n	800846a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008490:	7cfb      	ldrb	r3, [r7, #19]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d10b      	bne.n	80084ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008496:	4b07      	ldr	r3, [pc, #28]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800849c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084a4:	4903      	ldr	r1, [pc, #12]	@ (80084b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80084a6:	4313      	orrs	r3, r2
 80084a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80084ac:	e008      	b.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80084ae:	7cfb      	ldrb	r3, [r7, #19]
 80084b0:	74bb      	strb	r3, [r7, #18]
 80084b2:	e005      	b.n	80084c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80084b4:	40021000 	.word	0x40021000
 80084b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084bc:	7cfb      	ldrb	r3, [r7, #19]
 80084be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80084c0:	7c7b      	ldrb	r3, [r7, #17]
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d105      	bne.n	80084d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084c6:	4ba7      	ldr	r3, [pc, #668]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ca:	4aa6      	ldr	r2, [pc, #664]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 0301 	and.w	r3, r3, #1
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d00a      	beq.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80084de:	4ba1      	ldr	r3, [pc, #644]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80084e4:	f023 0203 	bic.w	r2, r3, #3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	499d      	ldr	r1, [pc, #628]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80084ee:	4313      	orrs	r3, r2
 80084f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f003 0302 	and.w	r3, r3, #2
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d00a      	beq.n	8008516 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008500:	4b98      	ldr	r3, [pc, #608]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008506:	f023 020c 	bic.w	r2, r3, #12
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	4995      	ldr	r1, [pc, #596]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008510:	4313      	orrs	r3, r2
 8008512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f003 0304 	and.w	r3, r3, #4
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00a      	beq.n	8008538 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008522:	4b90      	ldr	r3, [pc, #576]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008528:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	498c      	ldr	r1, [pc, #560]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008532:	4313      	orrs	r3, r2
 8008534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0308 	and.w	r3, r3, #8
 8008540:	2b00      	cmp	r3, #0
 8008542:	d00a      	beq.n	800855a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008544:	4b87      	ldr	r3, [pc, #540]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800854a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	691b      	ldr	r3, [r3, #16]
 8008552:	4984      	ldr	r1, [pc, #528]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008554:	4313      	orrs	r3, r2
 8008556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f003 0310 	and.w	r3, r3, #16
 8008562:	2b00      	cmp	r3, #0
 8008564:	d00a      	beq.n	800857c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008566:	4b7f      	ldr	r3, [pc, #508]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800856c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	695b      	ldr	r3, [r3, #20]
 8008574:	497b      	ldr	r1, [pc, #492]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008576:	4313      	orrs	r3, r2
 8008578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f003 0320 	and.w	r3, r3, #32
 8008584:	2b00      	cmp	r3, #0
 8008586:	d00a      	beq.n	800859e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008588:	4b76      	ldr	r3, [pc, #472]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800858a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800858e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	699b      	ldr	r3, [r3, #24]
 8008596:	4973      	ldr	r1, [pc, #460]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008598:	4313      	orrs	r3, r2
 800859a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d00a      	beq.n	80085c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80085aa:	4b6e      	ldr	r3, [pc, #440]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	69db      	ldr	r3, [r3, #28]
 80085b8:	496a      	ldr	r1, [pc, #424]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085ba:	4313      	orrs	r3, r2
 80085bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d00a      	beq.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80085cc:	4b65      	ldr	r3, [pc, #404]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6a1b      	ldr	r3, [r3, #32]
 80085da:	4962      	ldr	r1, [pc, #392]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085dc:	4313      	orrs	r3, r2
 80085de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d00a      	beq.n	8008604 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80085ee:	4b5d      	ldr	r3, [pc, #372]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fc:	4959      	ldr	r1, [pc, #356]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80085fe:	4313      	orrs	r3, r2
 8008600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800860c:	2b00      	cmp	r3, #0
 800860e:	d00a      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008610:	4b54      	ldr	r3, [pc, #336]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008612:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008616:	f023 0203 	bic.w	r2, r3, #3
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800861e:	4951      	ldr	r1, [pc, #324]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008620:	4313      	orrs	r3, r2
 8008622:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800862e:	2b00      	cmp	r3, #0
 8008630:	d00a      	beq.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008632:	4b4c      	ldr	r3, [pc, #304]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008638:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008640:	4948      	ldr	r1, [pc, #288]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008642:	4313      	orrs	r3, r2
 8008644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008650:	2b00      	cmp	r3, #0
 8008652:	d015      	beq.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008654:	4b43      	ldr	r3, [pc, #268]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800865a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008662:	4940      	ldr	r1, [pc, #256]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008664:	4313      	orrs	r3, r2
 8008666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800866e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008672:	d105      	bne.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008674:	4b3b      	ldr	r3, [pc, #236]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008676:	68db      	ldr	r3, [r3, #12]
 8008678:	4a3a      	ldr	r2, [pc, #232]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800867a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800867e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008688:	2b00      	cmp	r3, #0
 800868a:	d015      	beq.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800868c:	4b35      	ldr	r3, [pc, #212]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800868e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008692:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800869a:	4932      	ldr	r1, [pc, #200]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800869c:	4313      	orrs	r3, r2
 800869e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80086aa:	d105      	bne.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086ac:	4b2d      	ldr	r3, [pc, #180]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086ae:	68db      	ldr	r3, [r3, #12]
 80086b0:	4a2c      	ldr	r2, [pc, #176]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086b6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d015      	beq.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80086c4:	4b27      	ldr	r3, [pc, #156]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d2:	4924      	ldr	r1, [pc, #144]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086d4:	4313      	orrs	r3, r2
 80086d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086e2:	d105      	bne.n	80086f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80086e4:	4b1f      	ldr	r3, [pc, #124]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	4a1e      	ldr	r2, [pc, #120]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d015      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80086fc:	4b19      	ldr	r3, [pc, #100]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80086fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008702:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870a:	4916      	ldr	r1, [pc, #88]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800870c:	4313      	orrs	r3, r2
 800870e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008716:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800871a:	d105      	bne.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800871c:	4b11      	ldr	r3, [pc, #68]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	4a10      	ldr	r2, [pc, #64]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008726:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008730:	2b00      	cmp	r3, #0
 8008732:	d019      	beq.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008734:	4b0b      	ldr	r3, [pc, #44]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800873a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008742:	4908      	ldr	r1, [pc, #32]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008744:	4313      	orrs	r3, r2
 8008746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800874e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008752:	d109      	bne.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008754:	4b03      	ldr	r3, [pc, #12]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	4a02      	ldr	r2, [pc, #8]	@ (8008764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800875a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800875e:	60d3      	str	r3, [r2, #12]
 8008760:	e002      	b.n	8008768 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8008762:	bf00      	nop
 8008764:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008770:	2b00      	cmp	r3, #0
 8008772:	d015      	beq.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008774:	4b29      	ldr	r3, [pc, #164]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800877a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008782:	4926      	ldr	r1, [pc, #152]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008784:	4313      	orrs	r3, r2
 8008786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800878e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008792:	d105      	bne.n	80087a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008794:	4b21      	ldr	r3, [pc, #132]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	4a20      	ldr	r2, [pc, #128]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800879a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800879e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d015      	beq.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80087ac:	4b1b      	ldr	r3, [pc, #108]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80087ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087b2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087ba:	4918      	ldr	r1, [pc, #96]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80087bc:	4313      	orrs	r3, r2
 80087be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80087c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087ca:	d105      	bne.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80087cc:	4b13      	ldr	r3, [pc, #76]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	4a12      	ldr	r2, [pc, #72]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80087d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80087d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d015      	beq.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80087e4:	4b0d      	ldr	r3, [pc, #52]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80087e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087f2:	490a      	ldr	r1, [pc, #40]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80087f4:	4313      	orrs	r3, r2
 80087f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80087fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008802:	d105      	bne.n	8008810 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008804:	4b05      	ldr	r3, [pc, #20]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	4a04      	ldr	r2, [pc, #16]	@ (800881c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800880a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800880e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008810:	7cbb      	ldrb	r3, [r7, #18]
}
 8008812:	4618      	mov	r0, r3
 8008814:	3718      	adds	r7, #24
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	40021000 	.word	0x40021000

08008820 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d101      	bne.n	8008832 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e049      	b.n	80088c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008838:	b2db      	uxtb	r3, r3
 800883a:	2b00      	cmp	r3, #0
 800883c:	d106      	bne.n	800884c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f7fb f99a 	bl	8003b80 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2202      	movs	r2, #2
 8008850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681a      	ldr	r2, [r3, #0]
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	3304      	adds	r3, #4
 800885c:	4619      	mov	r1, r3
 800885e:	4610      	mov	r0, r2
 8008860:	f000 fe98 	bl	8009594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2201      	movs	r2, #1
 80088a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2201      	movs	r2, #1
 80088b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80088c4:	2300      	movs	r3, #0
}
 80088c6:	4618      	mov	r0, r3
 80088c8:	3708      	adds	r7, #8
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
	...

080088d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80088de:	b2db      	uxtb	r3, r3
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d001      	beq.n	80088e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80088e4:	2301      	movs	r3, #1
 80088e6:	e054      	b.n	8008992 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	68da      	ldr	r2, [r3, #12]
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f042 0201 	orr.w	r2, r2, #1
 80088fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a26      	ldr	r2, [pc, #152]	@ (80089a0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d022      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008912:	d01d      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a22      	ldr	r2, [pc, #136]	@ (80089a4 <HAL_TIM_Base_Start_IT+0xd4>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d018      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a21      	ldr	r2, [pc, #132]	@ (80089a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d013      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a1f      	ldr	r2, [pc, #124]	@ (80089ac <HAL_TIM_Base_Start_IT+0xdc>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d00e      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a1e      	ldr	r2, [pc, #120]	@ (80089b0 <HAL_TIM_Base_Start_IT+0xe0>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d009      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a1c      	ldr	r2, [pc, #112]	@ (80089b4 <HAL_TIM_Base_Start_IT+0xe4>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d004      	beq.n	8008950 <HAL_TIM_Base_Start_IT+0x80>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a1b      	ldr	r2, [pc, #108]	@ (80089b8 <HAL_TIM_Base_Start_IT+0xe8>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d115      	bne.n	800897c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	689a      	ldr	r2, [r3, #8]
 8008956:	4b19      	ldr	r3, [pc, #100]	@ (80089bc <HAL_TIM_Base_Start_IT+0xec>)
 8008958:	4013      	ands	r3, r2
 800895a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2b06      	cmp	r3, #6
 8008960:	d015      	beq.n	800898e <HAL_TIM_Base_Start_IT+0xbe>
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008968:	d011      	beq.n	800898e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f042 0201 	orr.w	r2, r2, #1
 8008978:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800897a:	e008      	b.n	800898e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	681a      	ldr	r2, [r3, #0]
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f042 0201 	orr.w	r2, r2, #1
 800898a:	601a      	str	r2, [r3, #0]
 800898c:	e000      	b.n	8008990 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800898e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008990:	2300      	movs	r3, #0
}
 8008992:	4618      	mov	r0, r3
 8008994:	3714      	adds	r7, #20
 8008996:	46bd      	mov	sp, r7
 8008998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899c:	4770      	bx	lr
 800899e:	bf00      	nop
 80089a0:	40012c00 	.word	0x40012c00
 80089a4:	40000400 	.word	0x40000400
 80089a8:	40000800 	.word	0x40000800
 80089ac:	40000c00 	.word	0x40000c00
 80089b0:	40013400 	.word	0x40013400
 80089b4:	40014000 	.word	0x40014000
 80089b8:	40015000 	.word	0x40015000
 80089bc:	00010007 	.word	0x00010007

080089c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d101      	bne.n	80089d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80089ce:	2301      	movs	r3, #1
 80089d0:	e049      	b.n	8008a66 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80089d8:	b2db      	uxtb	r3, r3
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d106      	bne.n	80089ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2200      	movs	r2, #0
 80089e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f841 	bl	8008a6e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2202      	movs	r2, #2
 80089f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4619      	mov	r1, r3
 80089fe:	4610      	mov	r0, r2
 8008a00:	f000 fdc8 	bl	8009594 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2201      	movs	r2, #1
 8008a08:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2201      	movs	r2, #1
 8008a10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2201      	movs	r2, #1
 8008a20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2201      	movs	r2, #1
 8008a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2201      	movs	r2, #1
 8008a38:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2201      	movs	r2, #1
 8008a40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2201      	movs	r2, #1
 8008a48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2201      	movs	r2, #1
 8008a50:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2201      	movs	r2, #1
 8008a58:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	2201      	movs	r2, #1
 8008a60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3708      	adds	r7, #8
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}

08008a6e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008a6e:	b480      	push	{r7}
 8008a70:	b083      	sub	sp, #12
 8008a72:	af00      	add	r7, sp, #0
 8008a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008a76:	bf00      	nop
 8008a78:	370c      	adds	r7, #12
 8008a7a:	46bd      	mov	sp, r7
 8008a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a80:	4770      	bx	lr
	...

08008a84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	b084      	sub	sp, #16
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
 8008a8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d109      	bne.n	8008aa8 <HAL_TIM_PWM_Start+0x24>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	bf14      	ite	ne
 8008aa0:	2301      	movne	r3, #1
 8008aa2:	2300      	moveq	r3, #0
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	e03c      	b.n	8008b22 <HAL_TIM_PWM_Start+0x9e>
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	2b04      	cmp	r3, #4
 8008aac:	d109      	bne.n	8008ac2 <HAL_TIM_PWM_Start+0x3e>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	bf14      	ite	ne
 8008aba:	2301      	movne	r3, #1
 8008abc:	2300      	moveq	r3, #0
 8008abe:	b2db      	uxtb	r3, r3
 8008ac0:	e02f      	b.n	8008b22 <HAL_TIM_PWM_Start+0x9e>
 8008ac2:	683b      	ldr	r3, [r7, #0]
 8008ac4:	2b08      	cmp	r3, #8
 8008ac6:	d109      	bne.n	8008adc <HAL_TIM_PWM_Start+0x58>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008ace:	b2db      	uxtb	r3, r3
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	bf14      	ite	ne
 8008ad4:	2301      	movne	r3, #1
 8008ad6:	2300      	moveq	r3, #0
 8008ad8:	b2db      	uxtb	r3, r3
 8008ada:	e022      	b.n	8008b22 <HAL_TIM_PWM_Start+0x9e>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	2b0c      	cmp	r3, #12
 8008ae0:	d109      	bne.n	8008af6 <HAL_TIM_PWM_Start+0x72>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ae8:	b2db      	uxtb	r3, r3
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	bf14      	ite	ne
 8008aee:	2301      	movne	r3, #1
 8008af0:	2300      	moveq	r3, #0
 8008af2:	b2db      	uxtb	r3, r3
 8008af4:	e015      	b.n	8008b22 <HAL_TIM_PWM_Start+0x9e>
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	2b10      	cmp	r3, #16
 8008afa:	d109      	bne.n	8008b10 <HAL_TIM_PWM_Start+0x8c>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	bf14      	ite	ne
 8008b08:	2301      	movne	r3, #1
 8008b0a:	2300      	moveq	r3, #0
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	e008      	b.n	8008b22 <HAL_TIM_PWM_Start+0x9e>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008b16:	b2db      	uxtb	r3, r3
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	bf14      	ite	ne
 8008b1c:	2301      	movne	r3, #1
 8008b1e:	2300      	moveq	r3, #0
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d001      	beq.n	8008b2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e0a6      	b.n	8008c78 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d104      	bne.n	8008b3a <HAL_TIM_PWM_Start+0xb6>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2202      	movs	r2, #2
 8008b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b38:	e023      	b.n	8008b82 <HAL_TIM_PWM_Start+0xfe>
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	2b04      	cmp	r3, #4
 8008b3e:	d104      	bne.n	8008b4a <HAL_TIM_PWM_Start+0xc6>
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2202      	movs	r2, #2
 8008b44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b48:	e01b      	b.n	8008b82 <HAL_TIM_PWM_Start+0xfe>
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	2b08      	cmp	r3, #8
 8008b4e:	d104      	bne.n	8008b5a <HAL_TIM_PWM_Start+0xd6>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b58:	e013      	b.n	8008b82 <HAL_TIM_PWM_Start+0xfe>
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	2b0c      	cmp	r3, #12
 8008b5e:	d104      	bne.n	8008b6a <HAL_TIM_PWM_Start+0xe6>
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2202      	movs	r2, #2
 8008b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b68:	e00b      	b.n	8008b82 <HAL_TIM_PWM_Start+0xfe>
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	2b10      	cmp	r3, #16
 8008b6e:	d104      	bne.n	8008b7a <HAL_TIM_PWM_Start+0xf6>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2202      	movs	r2, #2
 8008b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b78:	e003      	b.n	8008b82 <HAL_TIM_PWM_Start+0xfe>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2202      	movs	r2, #2
 8008b7e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2201      	movs	r2, #1
 8008b88:	6839      	ldr	r1, [r7, #0]
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f001 fa52 	bl	800a034 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a3a      	ldr	r2, [pc, #232]	@ (8008c80 <HAL_TIM_PWM_Start+0x1fc>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d018      	beq.n	8008bcc <HAL_TIM_PWM_Start+0x148>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a39      	ldr	r2, [pc, #228]	@ (8008c84 <HAL_TIM_PWM_Start+0x200>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d013      	beq.n	8008bcc <HAL_TIM_PWM_Start+0x148>
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a37      	ldr	r2, [pc, #220]	@ (8008c88 <HAL_TIM_PWM_Start+0x204>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d00e      	beq.n	8008bcc <HAL_TIM_PWM_Start+0x148>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4a36      	ldr	r2, [pc, #216]	@ (8008c8c <HAL_TIM_PWM_Start+0x208>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d009      	beq.n	8008bcc <HAL_TIM_PWM_Start+0x148>
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	4a34      	ldr	r2, [pc, #208]	@ (8008c90 <HAL_TIM_PWM_Start+0x20c>)
 8008bbe:	4293      	cmp	r3, r2
 8008bc0:	d004      	beq.n	8008bcc <HAL_TIM_PWM_Start+0x148>
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	4a33      	ldr	r2, [pc, #204]	@ (8008c94 <HAL_TIM_PWM_Start+0x210>)
 8008bc8:	4293      	cmp	r3, r2
 8008bca:	d101      	bne.n	8008bd0 <HAL_TIM_PWM_Start+0x14c>
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e000      	b.n	8008bd2 <HAL_TIM_PWM_Start+0x14e>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d007      	beq.n	8008be6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008be4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4a25      	ldr	r2, [pc, #148]	@ (8008c80 <HAL_TIM_PWM_Start+0x1fc>)
 8008bec:	4293      	cmp	r3, r2
 8008bee:	d022      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bf8:	d01d      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4a26      	ldr	r2, [pc, #152]	@ (8008c98 <HAL_TIM_PWM_Start+0x214>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d018      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a24      	ldr	r2, [pc, #144]	@ (8008c9c <HAL_TIM_PWM_Start+0x218>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d013      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a23      	ldr	r2, [pc, #140]	@ (8008ca0 <HAL_TIM_PWM_Start+0x21c>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d00e      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a19      	ldr	r2, [pc, #100]	@ (8008c84 <HAL_TIM_PWM_Start+0x200>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d009      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	4a18      	ldr	r2, [pc, #96]	@ (8008c88 <HAL_TIM_PWM_Start+0x204>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d004      	beq.n	8008c36 <HAL_TIM_PWM_Start+0x1b2>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a18      	ldr	r2, [pc, #96]	@ (8008c94 <HAL_TIM_PWM_Start+0x210>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d115      	bne.n	8008c62 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	689a      	ldr	r2, [r3, #8]
 8008c3c:	4b19      	ldr	r3, [pc, #100]	@ (8008ca4 <HAL_TIM_PWM_Start+0x220>)
 8008c3e:	4013      	ands	r3, r2
 8008c40:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	2b06      	cmp	r3, #6
 8008c46:	d015      	beq.n	8008c74 <HAL_TIM_PWM_Start+0x1f0>
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c4e:	d011      	beq.n	8008c74 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	681a      	ldr	r2, [r3, #0]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f042 0201 	orr.w	r2, r2, #1
 8008c5e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c60:	e008      	b.n	8008c74 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f042 0201 	orr.w	r2, r2, #1
 8008c70:	601a      	str	r2, [r3, #0]
 8008c72:	e000      	b.n	8008c76 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008c74:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008c76:	2300      	movs	r3, #0
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3710      	adds	r7, #16
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}
 8008c80:	40012c00 	.word	0x40012c00
 8008c84:	40013400 	.word	0x40013400
 8008c88:	40014000 	.word	0x40014000
 8008c8c:	40014400 	.word	0x40014400
 8008c90:	40014800 	.word	0x40014800
 8008c94:	40015000 	.word	0x40015000
 8008c98:	40000400 	.word	0x40000400
 8008c9c:	40000800 	.word	0x40000800
 8008ca0:	40000c00 	.word	0x40000c00
 8008ca4:	00010007 	.word	0x00010007

08008ca8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	6839      	ldr	r1, [r7, #0]
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f001 f9ba 	bl	800a034 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a40      	ldr	r2, [pc, #256]	@ (8008dc8 <HAL_TIM_PWM_Stop+0x120>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d018      	beq.n	8008cfc <HAL_TIM_PWM_Stop+0x54>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a3f      	ldr	r2, [pc, #252]	@ (8008dcc <HAL_TIM_PWM_Stop+0x124>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d013      	beq.n	8008cfc <HAL_TIM_PWM_Stop+0x54>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a3d      	ldr	r2, [pc, #244]	@ (8008dd0 <HAL_TIM_PWM_Stop+0x128>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d00e      	beq.n	8008cfc <HAL_TIM_PWM_Stop+0x54>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a3c      	ldr	r2, [pc, #240]	@ (8008dd4 <HAL_TIM_PWM_Stop+0x12c>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d009      	beq.n	8008cfc <HAL_TIM_PWM_Stop+0x54>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a3a      	ldr	r2, [pc, #232]	@ (8008dd8 <HAL_TIM_PWM_Stop+0x130>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d004      	beq.n	8008cfc <HAL_TIM_PWM_Stop+0x54>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a39      	ldr	r2, [pc, #228]	@ (8008ddc <HAL_TIM_PWM_Stop+0x134>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d101      	bne.n	8008d00 <HAL_TIM_PWM_Stop+0x58>
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e000      	b.n	8008d02 <HAL_TIM_PWM_Stop+0x5a>
 8008d00:	2300      	movs	r3, #0
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d017      	beq.n	8008d36 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	6a1a      	ldr	r2, [r3, #32]
 8008d0c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008d10:	4013      	ands	r3, r2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d10f      	bne.n	8008d36 <HAL_TIM_PWM_Stop+0x8e>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	6a1a      	ldr	r2, [r3, #32]
 8008d1c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008d20:	4013      	ands	r3, r2
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d107      	bne.n	8008d36 <HAL_TIM_PWM_Stop+0x8e>
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008d34:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	6a1a      	ldr	r2, [r3, #32]
 8008d3c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008d40:	4013      	ands	r3, r2
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d10f      	bne.n	8008d66 <HAL_TIM_PWM_Stop+0xbe>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	6a1a      	ldr	r2, [r3, #32]
 8008d4c:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008d50:	4013      	ands	r3, r2
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d107      	bne.n	8008d66 <HAL_TIM_PWM_Stop+0xbe>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f022 0201 	bic.w	r2, r2, #1
 8008d64:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d104      	bne.n	8008d76 <HAL_TIM_PWM_Stop+0xce>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2201      	movs	r2, #1
 8008d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008d74:	e023      	b.n	8008dbe <HAL_TIM_PWM_Stop+0x116>
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	2b04      	cmp	r3, #4
 8008d7a:	d104      	bne.n	8008d86 <HAL_TIM_PWM_Stop+0xde>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2201      	movs	r2, #1
 8008d80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008d84:	e01b      	b.n	8008dbe <HAL_TIM_PWM_Stop+0x116>
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	2b08      	cmp	r3, #8
 8008d8a:	d104      	bne.n	8008d96 <HAL_TIM_PWM_Stop+0xee>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2201      	movs	r2, #1
 8008d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008d94:	e013      	b.n	8008dbe <HAL_TIM_PWM_Stop+0x116>
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	2b0c      	cmp	r3, #12
 8008d9a:	d104      	bne.n	8008da6 <HAL_TIM_PWM_Stop+0xfe>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008da4:	e00b      	b.n	8008dbe <HAL_TIM_PWM_Stop+0x116>
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	2b10      	cmp	r3, #16
 8008daa:	d104      	bne.n	8008db6 <HAL_TIM_PWM_Stop+0x10e>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2201      	movs	r2, #1
 8008db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008db4:	e003      	b.n	8008dbe <HAL_TIM_PWM_Stop+0x116>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2201      	movs	r2, #1
 8008dba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3708      	adds	r7, #8
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	40012c00 	.word	0x40012c00
 8008dcc:	40013400 	.word	0x40013400
 8008dd0:	40014000 	.word	0x40014000
 8008dd4:	40014400 	.word	0x40014400
 8008dd8:	40014800 	.word	0x40014800
 8008ddc:	40015000 	.word	0x40015000

08008de0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b084      	sub	sp, #16
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	68db      	ldr	r3, [r3, #12]
 8008dee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	691b      	ldr	r3, [r3, #16]
 8008df6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	f003 0302 	and.w	r3, r3, #2
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d020      	beq.n	8008e44 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	f003 0302 	and.w	r3, r3, #2
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d01b      	beq.n	8008e44 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f06f 0202 	mvn.w	r2, #2
 8008e14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	699b      	ldr	r3, [r3, #24]
 8008e22:	f003 0303 	and.w	r3, r3, #3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d003      	beq.n	8008e32 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 fb94 	bl	8009558 <HAL_TIM_IC_CaptureCallback>
 8008e30:	e005      	b.n	8008e3e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e32:	6878      	ldr	r0, [r7, #4]
 8008e34:	f000 fb86 	bl	8009544 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fb97 	bl	800956c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	f003 0304 	and.w	r3, r3, #4
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d020      	beq.n	8008e90 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f003 0304 	and.w	r3, r3, #4
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d01b      	beq.n	8008e90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f06f 0204 	mvn.w	r2, #4
 8008e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2202      	movs	r2, #2
 8008e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	699b      	ldr	r3, [r3, #24]
 8008e6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d003      	beq.n	8008e7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e76:	6878      	ldr	r0, [r7, #4]
 8008e78:	f000 fb6e 	bl	8009558 <HAL_TIM_IC_CaptureCallback>
 8008e7c:	e005      	b.n	8008e8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 fb60 	bl	8009544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f000 fb71 	bl	800956c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	f003 0308 	and.w	r3, r3, #8
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d020      	beq.n	8008edc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f003 0308 	and.w	r3, r3, #8
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d01b      	beq.n	8008edc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f06f 0208 	mvn.w	r2, #8
 8008eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2204      	movs	r2, #4
 8008eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	f003 0303 	and.w	r3, r3, #3
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d003      	beq.n	8008eca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f000 fb48 	bl	8009558 <HAL_TIM_IC_CaptureCallback>
 8008ec8:	e005      	b.n	8008ed6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 fb3a 	bl	8009544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 fb4b 	bl	800956c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	f003 0310 	and.w	r3, r3, #16
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d020      	beq.n	8008f28 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f003 0310 	and.w	r3, r3, #16
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d01b      	beq.n	8008f28 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f06f 0210 	mvn.w	r2, #16
 8008ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2208      	movs	r2, #8
 8008efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d003      	beq.n	8008f16 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008f0e:	6878      	ldr	r0, [r7, #4]
 8008f10:	f000 fb22 	bl	8009558 <HAL_TIM_IC_CaptureCallback>
 8008f14:	e005      	b.n	8008f22 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fb14 	bl	8009544 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 fb25 	bl	800956c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008f28:	68bb      	ldr	r3, [r7, #8]
 8008f2a:	f003 0301 	and.w	r3, r3, #1
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d00c      	beq.n	8008f4c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f003 0301 	and.w	r3, r3, #1
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d007      	beq.n	8008f4c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f06f 0201 	mvn.w	r2, #1
 8008f44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f7fa fbd6 	bl	80036f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d104      	bne.n	8008f60 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d00c      	beq.n	8008f7a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d007      	beq.n	8008f7a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008f74:	6878      	ldr	r0, [r7, #4]
 8008f76:	f001 fad7 	bl	800a528 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d00c      	beq.n	8008f9e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d007      	beq.n	8008f9e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008f98:	6878      	ldr	r0, [r7, #4]
 8008f9a:	f001 facf 	bl	800a53c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00c      	beq.n	8008fc2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d007      	beq.n	8008fc2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 fadf 	bl	8009580 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	f003 0320 	and.w	r3, r3, #32
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00c      	beq.n	8008fe6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f003 0320 	and.w	r3, r3, #32
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d007      	beq.n	8008fe6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f06f 0220 	mvn.w	r2, #32
 8008fde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f001 fa97 	bl	800a514 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d00c      	beq.n	800900a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d007      	beq.n	800900a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8009002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f001 faa3 	bl	800a550 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00c      	beq.n	800902e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800901a:	2b00      	cmp	r3, #0
 800901c:	d007      	beq.n	800902e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8009026:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	f001 fa9b 	bl	800a564 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009034:	2b00      	cmp	r3, #0
 8009036:	d00c      	beq.n	8009052 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800903e:	2b00      	cmp	r3, #0
 8009040:	d007      	beq.n	8009052 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800904a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f001 fa93 	bl	800a578 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00c      	beq.n	8009076 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009062:	2b00      	cmp	r3, #0
 8009064:	d007      	beq.n	8009076 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800906e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f001 fa8b 	bl	800a58c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009076:	bf00      	nop
 8009078:	3710      	adds	r7, #16
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
	...

08009080 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b086      	sub	sp, #24
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800908c:	2300      	movs	r3, #0
 800908e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009096:	2b01      	cmp	r3, #1
 8009098:	d101      	bne.n	800909e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800909a:	2302      	movs	r3, #2
 800909c:	e0ff      	b.n	800929e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2201      	movs	r2, #1
 80090a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2b14      	cmp	r3, #20
 80090aa:	f200 80f0 	bhi.w	800928e <HAL_TIM_PWM_ConfigChannel+0x20e>
 80090ae:	a201      	add	r2, pc, #4	@ (adr r2, 80090b4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80090b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b4:	08009109 	.word	0x08009109
 80090b8:	0800928f 	.word	0x0800928f
 80090bc:	0800928f 	.word	0x0800928f
 80090c0:	0800928f 	.word	0x0800928f
 80090c4:	08009149 	.word	0x08009149
 80090c8:	0800928f 	.word	0x0800928f
 80090cc:	0800928f 	.word	0x0800928f
 80090d0:	0800928f 	.word	0x0800928f
 80090d4:	0800918b 	.word	0x0800918b
 80090d8:	0800928f 	.word	0x0800928f
 80090dc:	0800928f 	.word	0x0800928f
 80090e0:	0800928f 	.word	0x0800928f
 80090e4:	080091cb 	.word	0x080091cb
 80090e8:	0800928f 	.word	0x0800928f
 80090ec:	0800928f 	.word	0x0800928f
 80090f0:	0800928f 	.word	0x0800928f
 80090f4:	0800920d 	.word	0x0800920d
 80090f8:	0800928f 	.word	0x0800928f
 80090fc:	0800928f 	.word	0x0800928f
 8009100:	0800928f 	.word	0x0800928f
 8009104:	0800924d 	.word	0x0800924d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	68b9      	ldr	r1, [r7, #8]
 800910e:	4618      	mov	r0, r3
 8009110:	f000 faf4 	bl	80096fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	699a      	ldr	r2, [r3, #24]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f042 0208 	orr.w	r2, r2, #8
 8009122:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	699a      	ldr	r2, [r3, #24]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f022 0204 	bic.w	r2, r2, #4
 8009132:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	6999      	ldr	r1, [r3, #24]
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	691a      	ldr	r2, [r3, #16]
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	430a      	orrs	r2, r1
 8009144:	619a      	str	r2, [r3, #24]
      break;
 8009146:	e0a5      	b.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	68b9      	ldr	r1, [r7, #8]
 800914e:	4618      	mov	r0, r3
 8009150:	f000 fb6e 	bl	8009830 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	699a      	ldr	r2, [r3, #24]
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009162:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	699a      	ldr	r2, [r3, #24]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009172:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	6999      	ldr	r1, [r3, #24]
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	021a      	lsls	r2, r3, #8
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	430a      	orrs	r2, r1
 8009186:	619a      	str	r2, [r3, #24]
      break;
 8009188:	e084      	b.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	68b9      	ldr	r1, [r7, #8]
 8009190:	4618      	mov	r0, r3
 8009192:	f000 fbe1 	bl	8009958 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	69da      	ldr	r2, [r3, #28]
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	f042 0208 	orr.w	r2, r2, #8
 80091a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	69da      	ldr	r2, [r3, #28]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f022 0204 	bic.w	r2, r2, #4
 80091b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	69d9      	ldr	r1, [r3, #28]
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	691a      	ldr	r2, [r3, #16]
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	430a      	orrs	r2, r1
 80091c6:	61da      	str	r2, [r3, #28]
      break;
 80091c8:	e064      	b.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	68b9      	ldr	r1, [r7, #8]
 80091d0:	4618      	mov	r0, r3
 80091d2:	f000 fc53 	bl	8009a7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	69da      	ldr	r2, [r3, #28]
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	69da      	ldr	r2, [r3, #28]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	69d9      	ldr	r1, [r3, #28]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	691b      	ldr	r3, [r3, #16]
 8009200:	021a      	lsls	r2, r3, #8
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	430a      	orrs	r2, r1
 8009208:	61da      	str	r2, [r3, #28]
      break;
 800920a:	e043      	b.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	68b9      	ldr	r1, [r7, #8]
 8009212:	4618      	mov	r0, r3
 8009214:	f000 fcc6 	bl	8009ba4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	f042 0208 	orr.w	r2, r2, #8
 8009226:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f022 0204 	bic.w	r2, r2, #4
 8009236:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	691a      	ldr	r2, [r3, #16]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	430a      	orrs	r2, r1
 8009248:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800924a:	e023      	b.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	68b9      	ldr	r1, [r7, #8]
 8009252:	4618      	mov	r0, r3
 8009254:	f000 fd10 	bl	8009c78 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009266:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009276:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	691b      	ldr	r3, [r3, #16]
 8009282:	021a      	lsls	r2, r3, #8
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	430a      	orrs	r2, r1
 800928a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800928c:	e002      	b.n	8009294 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800928e:	2301      	movs	r3, #1
 8009290:	75fb      	strb	r3, [r7, #23]
      break;
 8009292:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800929c:	7dfb      	ldrb	r3, [r7, #23]
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3718      	adds	r7, #24
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop

080092a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b084      	sub	sp, #16
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	6078      	str	r0, [r7, #4]
 80092b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80092b2:	2300      	movs	r3, #0
 80092b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d101      	bne.n	80092c4 <HAL_TIM_ConfigClockSource+0x1c>
 80092c0:	2302      	movs	r3, #2
 80092c2:	e0ee      	b.n	80094a2 <HAL_TIM_ConfigClockSource+0x1fa>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2201      	movs	r2, #1
 80092c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2202      	movs	r2, #2
 80092d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80092e2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80092e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80092ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	68ba      	ldr	r2, [r7, #8]
 80092f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4a6b      	ldr	r2, [pc, #428]	@ (80094ac <HAL_TIM_ConfigClockSource+0x204>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	f000 80b9 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009304:	4a69      	ldr	r2, [pc, #420]	@ (80094ac <HAL_TIM_ConfigClockSource+0x204>)
 8009306:	4293      	cmp	r3, r2
 8009308:	f200 80be 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800930c:	4a68      	ldr	r2, [pc, #416]	@ (80094b0 <HAL_TIM_ConfigClockSource+0x208>)
 800930e:	4293      	cmp	r3, r2
 8009310:	f000 80b1 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009314:	4a66      	ldr	r2, [pc, #408]	@ (80094b0 <HAL_TIM_ConfigClockSource+0x208>)
 8009316:	4293      	cmp	r3, r2
 8009318:	f200 80b6 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800931c:	4a65      	ldr	r2, [pc, #404]	@ (80094b4 <HAL_TIM_ConfigClockSource+0x20c>)
 800931e:	4293      	cmp	r3, r2
 8009320:	f000 80a9 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009324:	4a63      	ldr	r2, [pc, #396]	@ (80094b4 <HAL_TIM_ConfigClockSource+0x20c>)
 8009326:	4293      	cmp	r3, r2
 8009328:	f200 80ae 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800932c:	4a62      	ldr	r2, [pc, #392]	@ (80094b8 <HAL_TIM_ConfigClockSource+0x210>)
 800932e:	4293      	cmp	r3, r2
 8009330:	f000 80a1 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009334:	4a60      	ldr	r2, [pc, #384]	@ (80094b8 <HAL_TIM_ConfigClockSource+0x210>)
 8009336:	4293      	cmp	r3, r2
 8009338:	f200 80a6 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800933c:	4a5f      	ldr	r2, [pc, #380]	@ (80094bc <HAL_TIM_ConfigClockSource+0x214>)
 800933e:	4293      	cmp	r3, r2
 8009340:	f000 8099 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009344:	4a5d      	ldr	r2, [pc, #372]	@ (80094bc <HAL_TIM_ConfigClockSource+0x214>)
 8009346:	4293      	cmp	r3, r2
 8009348:	f200 809e 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800934c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009350:	f000 8091 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009354:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009358:	f200 8096 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800935c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009360:	f000 8089 	beq.w	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 8009364:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009368:	f200 808e 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800936c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009370:	d03e      	beq.n	80093f0 <HAL_TIM_ConfigClockSource+0x148>
 8009372:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009376:	f200 8087 	bhi.w	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 800937a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800937e:	f000 8086 	beq.w	800948e <HAL_TIM_ConfigClockSource+0x1e6>
 8009382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009386:	d87f      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 8009388:	2b70      	cmp	r3, #112	@ 0x70
 800938a:	d01a      	beq.n	80093c2 <HAL_TIM_ConfigClockSource+0x11a>
 800938c:	2b70      	cmp	r3, #112	@ 0x70
 800938e:	d87b      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 8009390:	2b60      	cmp	r3, #96	@ 0x60
 8009392:	d050      	beq.n	8009436 <HAL_TIM_ConfigClockSource+0x18e>
 8009394:	2b60      	cmp	r3, #96	@ 0x60
 8009396:	d877      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 8009398:	2b50      	cmp	r3, #80	@ 0x50
 800939a:	d03c      	beq.n	8009416 <HAL_TIM_ConfigClockSource+0x16e>
 800939c:	2b50      	cmp	r3, #80	@ 0x50
 800939e:	d873      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 80093a0:	2b40      	cmp	r3, #64	@ 0x40
 80093a2:	d058      	beq.n	8009456 <HAL_TIM_ConfigClockSource+0x1ae>
 80093a4:	2b40      	cmp	r3, #64	@ 0x40
 80093a6:	d86f      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 80093a8:	2b30      	cmp	r3, #48	@ 0x30
 80093aa:	d064      	beq.n	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 80093ac:	2b30      	cmp	r3, #48	@ 0x30
 80093ae:	d86b      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 80093b0:	2b20      	cmp	r3, #32
 80093b2:	d060      	beq.n	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 80093b4:	2b20      	cmp	r3, #32
 80093b6:	d867      	bhi.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d05c      	beq.n	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 80093bc:	2b10      	cmp	r3, #16
 80093be:	d05a      	beq.n	8009476 <HAL_TIM_ConfigClockSource+0x1ce>
 80093c0:	e062      	b.n	8009488 <HAL_TIM_ConfigClockSource+0x1e0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80093d2:	f000 fe0f 	bl	8009ff4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	689b      	ldr	r3, [r3, #8]
 80093dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80093e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	68ba      	ldr	r2, [r7, #8]
 80093ec:	609a      	str	r2, [r3, #8]
      break;
 80093ee:	e04f      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80093f8:	683b      	ldr	r3, [r7, #0]
 80093fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009400:	f000 fdf8 	bl	8009ff4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	689a      	ldr	r2, [r3, #8]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009412:	609a      	str	r2, [r3, #8]
      break;
 8009414:	e03c      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009422:	461a      	mov	r2, r3
 8009424:	f000 fd6a 	bl	8009efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	2150      	movs	r1, #80	@ 0x50
 800942e:	4618      	mov	r0, r3
 8009430:	f000 fdc3 	bl	8009fba <TIM_ITRx_SetConfig>
      break;
 8009434:	e02c      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009442:	461a      	mov	r2, r3
 8009444:	f000 fd89 	bl	8009f5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	2160      	movs	r1, #96	@ 0x60
 800944e:	4618      	mov	r0, r3
 8009450:	f000 fdb3 	bl	8009fba <TIM_ITRx_SetConfig>
      break;
 8009454:	e01c      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009462:	461a      	mov	r2, r3
 8009464:	f000 fd4a 	bl	8009efc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2140      	movs	r1, #64	@ 0x40
 800946e:	4618      	mov	r0, r3
 8009470:	f000 fda3 	bl	8009fba <TIM_ITRx_SetConfig>
      break;
 8009474:	e00c      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	683b      	ldr	r3, [r7, #0]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	4619      	mov	r1, r3
 8009480:	4610      	mov	r0, r2
 8009482:	f000 fd9a 	bl	8009fba <TIM_ITRx_SetConfig>
      break;
 8009486:	e003      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>
    }

    default:
      status = HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	73fb      	strb	r3, [r7, #15]
      break;
 800948c:	e000      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x1e8>
      break;
 800948e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	2201      	movs	r2, #1
 8009494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2200      	movs	r2, #0
 800949c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80094a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	00100070 	.word	0x00100070
 80094b0:	00100050 	.word	0x00100050
 80094b4:	00100040 	.word	0x00100040
 80094b8:	00100030 	.word	0x00100030
 80094bc:	00100020 	.word	0x00100020

080094c0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
 80094c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d101      	bne.n	80094d8 <HAL_TIM_SlaveConfigSynchro+0x18>
 80094d4:	2302      	movs	r3, #2
 80094d6:	e031      	b.n	800953c <HAL_TIM_SlaveConfigSynchro+0x7c>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2201      	movs	r2, #1
 80094dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2202      	movs	r2, #2
 80094e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80094e8:	6839      	ldr	r1, [r7, #0]
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f000 fc30 	bl	8009d50 <TIM_SlaveTimer_SetConfig>
 80094f0:	4603      	mov	r3, r0
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d009      	beq.n	800950a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2201      	movs	r2, #1
 80094fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8009506:	2301      	movs	r3, #1
 8009508:	e018      	b.n	800953c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	68da      	ldr	r2, [r3, #12]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009518:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68da      	ldr	r2, [r3, #12]
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009528:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2201      	movs	r2, #1
 800952e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2200      	movs	r2, #0
 8009536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800953a:	2300      	movs	r3, #0
}
 800953c:	4618      	mov	r0, r3
 800953e:	3708      	adds	r7, #8
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800954c:	bf00      	nop
 800954e:	370c      	adds	r7, #12
 8009550:	46bd      	mov	sp, r7
 8009552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009556:	4770      	bx	lr

08009558 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009558:	b480      	push	{r7}
 800955a:	b083      	sub	sp, #12
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009560:	bf00      	nop
 8009562:	370c      	adds	r7, #12
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr

0800956c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800956c:	b480      	push	{r7}
 800956e:	b083      	sub	sp, #12
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009574:	bf00      	nop
 8009576:	370c      	adds	r7, #12
 8009578:	46bd      	mov	sp, r7
 800957a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957e:	4770      	bx	lr

08009580 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009580:	b480      	push	{r7}
 8009582:	b083      	sub	sp, #12
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009588:	bf00      	nop
 800958a:	370c      	adds	r7, #12
 800958c:	46bd      	mov	sp, r7
 800958e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009592:	4770      	bx	lr

08009594 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	4a4c      	ldr	r2, [pc, #304]	@ (80096d8 <TIM_Base_SetConfig+0x144>)
 80095a8:	4293      	cmp	r3, r2
 80095aa:	d017      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095b2:	d013      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	4a49      	ldr	r2, [pc, #292]	@ (80096dc <TIM_Base_SetConfig+0x148>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d00f      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	4a48      	ldr	r2, [pc, #288]	@ (80096e0 <TIM_Base_SetConfig+0x14c>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d00b      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	4a47      	ldr	r2, [pc, #284]	@ (80096e4 <TIM_Base_SetConfig+0x150>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d007      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	4a46      	ldr	r2, [pc, #280]	@ (80096e8 <TIM_Base_SetConfig+0x154>)
 80095d0:	4293      	cmp	r3, r2
 80095d2:	d003      	beq.n	80095dc <TIM_Base_SetConfig+0x48>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	4a45      	ldr	r2, [pc, #276]	@ (80096ec <TIM_Base_SetConfig+0x158>)
 80095d8:	4293      	cmp	r3, r2
 80095da:	d108      	bne.n	80095ee <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a39      	ldr	r2, [pc, #228]	@ (80096d8 <TIM_Base_SetConfig+0x144>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d023      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095fc:	d01f      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	4a36      	ldr	r2, [pc, #216]	@ (80096dc <TIM_Base_SetConfig+0x148>)
 8009602:	4293      	cmp	r3, r2
 8009604:	d01b      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	4a35      	ldr	r2, [pc, #212]	@ (80096e0 <TIM_Base_SetConfig+0x14c>)
 800960a:	4293      	cmp	r3, r2
 800960c:	d017      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	4a34      	ldr	r2, [pc, #208]	@ (80096e4 <TIM_Base_SetConfig+0x150>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d013      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	4a33      	ldr	r2, [pc, #204]	@ (80096e8 <TIM_Base_SetConfig+0x154>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d00f      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	4a33      	ldr	r2, [pc, #204]	@ (80096f0 <TIM_Base_SetConfig+0x15c>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d00b      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	4a32      	ldr	r2, [pc, #200]	@ (80096f4 <TIM_Base_SetConfig+0x160>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d007      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	4a31      	ldr	r2, [pc, #196]	@ (80096f8 <TIM_Base_SetConfig+0x164>)
 8009632:	4293      	cmp	r3, r2
 8009634:	d003      	beq.n	800963e <TIM_Base_SetConfig+0xaa>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	4a2c      	ldr	r2, [pc, #176]	@ (80096ec <TIM_Base_SetConfig+0x158>)
 800963a:	4293      	cmp	r3, r2
 800963c:	d108      	bne.n	8009650 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009644:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	68db      	ldr	r3, [r3, #12]
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	4313      	orrs	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009656:	683b      	ldr	r3, [r7, #0]
 8009658:	695b      	ldr	r3, [r3, #20]
 800965a:	4313      	orrs	r3, r2
 800965c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	68fa      	ldr	r2, [r7, #12]
 8009662:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	689a      	ldr	r2, [r3, #8]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	681a      	ldr	r2, [r3, #0]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a18      	ldr	r2, [pc, #96]	@ (80096d8 <TIM_Base_SetConfig+0x144>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d013      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	4a1a      	ldr	r2, [pc, #104]	@ (80096e8 <TIM_Base_SetConfig+0x154>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d00f      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a1a      	ldr	r2, [pc, #104]	@ (80096f0 <TIM_Base_SetConfig+0x15c>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d00b      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a19      	ldr	r2, [pc, #100]	@ (80096f4 <TIM_Base_SetConfig+0x160>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d007      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	4a18      	ldr	r2, [pc, #96]	@ (80096f8 <TIM_Base_SetConfig+0x164>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d003      	beq.n	80096a4 <TIM_Base_SetConfig+0x110>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4a13      	ldr	r2, [pc, #76]	@ (80096ec <TIM_Base_SetConfig+0x158>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d103      	bne.n	80096ac <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80096a4:	683b      	ldr	r3, [r7, #0]
 80096a6:	691a      	ldr	r2, [r3, #16]
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	691b      	ldr	r3, [r3, #16]
 80096b6:	f003 0301 	and.w	r3, r3, #1
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d105      	bne.n	80096ca <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	691b      	ldr	r3, [r3, #16]
 80096c2:	f023 0201 	bic.w	r2, r3, #1
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	611a      	str	r2, [r3, #16]
  }
}
 80096ca:	bf00      	nop
 80096cc:	3714      	adds	r7, #20
 80096ce:	46bd      	mov	sp, r7
 80096d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d4:	4770      	bx	lr
 80096d6:	bf00      	nop
 80096d8:	40012c00 	.word	0x40012c00
 80096dc:	40000400 	.word	0x40000400
 80096e0:	40000800 	.word	0x40000800
 80096e4:	40000c00 	.word	0x40000c00
 80096e8:	40013400 	.word	0x40013400
 80096ec:	40015000 	.word	0x40015000
 80096f0:	40014000 	.word	0x40014000
 80096f4:	40014400 	.word	0x40014400
 80096f8:	40014800 	.word	0x40014800

080096fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
 8009704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6a1b      	ldr	r3, [r3, #32]
 800970a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a1b      	ldr	r3, [r3, #32]
 8009710:	f023 0201 	bic.w	r2, r3, #1
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	699b      	ldr	r3, [r3, #24]
 8009722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800972a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800972e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	f023 0303 	bic.w	r3, r3, #3
 8009736:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	68fa      	ldr	r2, [r7, #12]
 800973e:	4313      	orrs	r3, r2
 8009740:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	f023 0302 	bic.w	r3, r3, #2
 8009748:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	689b      	ldr	r3, [r3, #8]
 800974e:	697a      	ldr	r2, [r7, #20]
 8009750:	4313      	orrs	r3, r2
 8009752:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	4a30      	ldr	r2, [pc, #192]	@ (8009818 <TIM_OC1_SetConfig+0x11c>)
 8009758:	4293      	cmp	r3, r2
 800975a:	d013      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	4a2f      	ldr	r2, [pc, #188]	@ (800981c <TIM_OC1_SetConfig+0x120>)
 8009760:	4293      	cmp	r3, r2
 8009762:	d00f      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	4a2e      	ldr	r2, [pc, #184]	@ (8009820 <TIM_OC1_SetConfig+0x124>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d00b      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	4a2d      	ldr	r2, [pc, #180]	@ (8009824 <TIM_OC1_SetConfig+0x128>)
 8009770:	4293      	cmp	r3, r2
 8009772:	d007      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	4a2c      	ldr	r2, [pc, #176]	@ (8009828 <TIM_OC1_SetConfig+0x12c>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d003      	beq.n	8009784 <TIM_OC1_SetConfig+0x88>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a2b      	ldr	r2, [pc, #172]	@ (800982c <TIM_OC1_SetConfig+0x130>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d10c      	bne.n	800979e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	f023 0308 	bic.w	r3, r3, #8
 800978a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	68db      	ldr	r3, [r3, #12]
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	4313      	orrs	r3, r2
 8009794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009796:	697b      	ldr	r3, [r7, #20]
 8009798:	f023 0304 	bic.w	r3, r3, #4
 800979c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	4a1d      	ldr	r2, [pc, #116]	@ (8009818 <TIM_OC1_SetConfig+0x11c>)
 80097a2:	4293      	cmp	r3, r2
 80097a4:	d013      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	4a1c      	ldr	r2, [pc, #112]	@ (800981c <TIM_OC1_SetConfig+0x120>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d00f      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	4a1b      	ldr	r2, [pc, #108]	@ (8009820 <TIM_OC1_SetConfig+0x124>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d00b      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009824 <TIM_OC1_SetConfig+0x128>)
 80097ba:	4293      	cmp	r3, r2
 80097bc:	d007      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a19      	ldr	r2, [pc, #100]	@ (8009828 <TIM_OC1_SetConfig+0x12c>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d003      	beq.n	80097ce <TIM_OC1_SetConfig+0xd2>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a18      	ldr	r2, [pc, #96]	@ (800982c <TIM_OC1_SetConfig+0x130>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d111      	bne.n	80097f2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80097dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	695b      	ldr	r3, [r3, #20]
 80097e2:	693a      	ldr	r2, [r7, #16]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	699b      	ldr	r3, [r3, #24]
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	4313      	orrs	r3, r2
 80097f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	693a      	ldr	r2, [r7, #16]
 80097f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	68fa      	ldr	r2, [r7, #12]
 80097fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	685a      	ldr	r2, [r3, #4]
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	697a      	ldr	r2, [r7, #20]
 800980a:	621a      	str	r2, [r3, #32]
}
 800980c:	bf00      	nop
 800980e:	371c      	adds	r7, #28
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr
 8009818:	40012c00 	.word	0x40012c00
 800981c:	40013400 	.word	0x40013400
 8009820:	40014000 	.word	0x40014000
 8009824:	40014400 	.word	0x40014400
 8009828:	40014800 	.word	0x40014800
 800982c:	40015000 	.word	0x40015000

08009830 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009830:	b480      	push	{r7}
 8009832:	b087      	sub	sp, #28
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
 8009838:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	6a1b      	ldr	r3, [r3, #32]
 800983e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	6a1b      	ldr	r3, [r3, #32]
 8009844:	f023 0210 	bic.w	r2, r3, #16
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800985e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800986a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	021b      	lsls	r3, r3, #8
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	4313      	orrs	r3, r2
 8009876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	f023 0320 	bic.w	r3, r3, #32
 800987e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	689b      	ldr	r3, [r3, #8]
 8009884:	011b      	lsls	r3, r3, #4
 8009886:	697a      	ldr	r2, [r7, #20]
 8009888:	4313      	orrs	r3, r2
 800988a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4a2c      	ldr	r2, [pc, #176]	@ (8009940 <TIM_OC2_SetConfig+0x110>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d007      	beq.n	80098a4 <TIM_OC2_SetConfig+0x74>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a2b      	ldr	r2, [pc, #172]	@ (8009944 <TIM_OC2_SetConfig+0x114>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d003      	beq.n	80098a4 <TIM_OC2_SetConfig+0x74>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a2a      	ldr	r2, [pc, #168]	@ (8009948 <TIM_OC2_SetConfig+0x118>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d10d      	bne.n	80098c0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	011b      	lsls	r3, r3, #4
 80098b2:	697a      	ldr	r2, [r7, #20]
 80098b4:	4313      	orrs	r3, r2
 80098b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80098b8:	697b      	ldr	r3, [r7, #20]
 80098ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80098be:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a1f      	ldr	r2, [pc, #124]	@ (8009940 <TIM_OC2_SetConfig+0x110>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d013      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a1e      	ldr	r2, [pc, #120]	@ (8009944 <TIM_OC2_SetConfig+0x114>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d00f      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	4a1e      	ldr	r2, [pc, #120]	@ (800994c <TIM_OC2_SetConfig+0x11c>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d00b      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	4a1d      	ldr	r2, [pc, #116]	@ (8009950 <TIM_OC2_SetConfig+0x120>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d007      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	4a1c      	ldr	r2, [pc, #112]	@ (8009954 <TIM_OC2_SetConfig+0x124>)
 80098e4:	4293      	cmp	r3, r2
 80098e6:	d003      	beq.n	80098f0 <TIM_OC2_SetConfig+0xc0>
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	4a17      	ldr	r2, [pc, #92]	@ (8009948 <TIM_OC2_SetConfig+0x118>)
 80098ec:	4293      	cmp	r3, r2
 80098ee:	d113      	bne.n	8009918 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80098f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80098f8:	693b      	ldr	r3, [r7, #16]
 80098fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80098fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	695b      	ldr	r3, [r3, #20]
 8009904:	009b      	lsls	r3, r3, #2
 8009906:	693a      	ldr	r2, [r7, #16]
 8009908:	4313      	orrs	r3, r2
 800990a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	699b      	ldr	r3, [r3, #24]
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	693a      	ldr	r2, [r7, #16]
 8009914:	4313      	orrs	r3, r2
 8009916:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	693a      	ldr	r2, [r7, #16]
 800991c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	68fa      	ldr	r2, [r7, #12]
 8009922:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	685a      	ldr	r2, [r3, #4]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	697a      	ldr	r2, [r7, #20]
 8009930:	621a      	str	r2, [r3, #32]
}
 8009932:	bf00      	nop
 8009934:	371c      	adds	r7, #28
 8009936:	46bd      	mov	sp, r7
 8009938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993c:	4770      	bx	lr
 800993e:	bf00      	nop
 8009940:	40012c00 	.word	0x40012c00
 8009944:	40013400 	.word	0x40013400
 8009948:	40015000 	.word	0x40015000
 800994c:	40014000 	.word	0x40014000
 8009950:	40014400 	.word	0x40014400
 8009954:	40014800 	.word	0x40014800

08009958 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009958:	b480      	push	{r7}
 800995a:	b087      	sub	sp, #28
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6a1b      	ldr	r3, [r3, #32]
 8009966:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	6a1b      	ldr	r3, [r3, #32]
 800996c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	685b      	ldr	r3, [r3, #4]
 8009978:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	69db      	ldr	r3, [r3, #28]
 800997e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009986:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800998a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	f023 0303 	bic.w	r3, r3, #3
 8009992:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	4313      	orrs	r3, r2
 800999c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80099a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80099a6:	683b      	ldr	r3, [r7, #0]
 80099a8:	689b      	ldr	r3, [r3, #8]
 80099aa:	021b      	lsls	r3, r3, #8
 80099ac:	697a      	ldr	r2, [r7, #20]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	4a2b      	ldr	r2, [pc, #172]	@ (8009a64 <TIM_OC3_SetConfig+0x10c>)
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d007      	beq.n	80099ca <TIM_OC3_SetConfig+0x72>
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	4a2a      	ldr	r2, [pc, #168]	@ (8009a68 <TIM_OC3_SetConfig+0x110>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d003      	beq.n	80099ca <TIM_OC3_SetConfig+0x72>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	4a29      	ldr	r2, [pc, #164]	@ (8009a6c <TIM_OC3_SetConfig+0x114>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d10d      	bne.n	80099e6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80099d0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	68db      	ldr	r3, [r3, #12]
 80099d6:	021b      	lsls	r3, r3, #8
 80099d8:	697a      	ldr	r2, [r7, #20]
 80099da:	4313      	orrs	r3, r2
 80099dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80099e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a1e      	ldr	r2, [pc, #120]	@ (8009a64 <TIM_OC3_SetConfig+0x10c>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d013      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a1d      	ldr	r2, [pc, #116]	@ (8009a68 <TIM_OC3_SetConfig+0x110>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d00f      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a70 <TIM_OC3_SetConfig+0x118>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d00b      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	4a1c      	ldr	r2, [pc, #112]	@ (8009a74 <TIM_OC3_SetConfig+0x11c>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d007      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	4a1b      	ldr	r2, [pc, #108]	@ (8009a78 <TIM_OC3_SetConfig+0x120>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d003      	beq.n	8009a16 <TIM_OC3_SetConfig+0xbe>
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	4a16      	ldr	r2, [pc, #88]	@ (8009a6c <TIM_OC3_SetConfig+0x114>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d113      	bne.n	8009a3e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009a1c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009a24:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	011b      	lsls	r3, r3, #4
 8009a2c:	693a      	ldr	r2, [r7, #16]
 8009a2e:	4313      	orrs	r3, r2
 8009a30:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	699b      	ldr	r3, [r3, #24]
 8009a36:	011b      	lsls	r3, r3, #4
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	693a      	ldr	r2, [r7, #16]
 8009a42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	68fa      	ldr	r2, [r7, #12]
 8009a48:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009a4a:	683b      	ldr	r3, [r7, #0]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	697a      	ldr	r2, [r7, #20]
 8009a56:	621a      	str	r2, [r3, #32]
}
 8009a58:	bf00      	nop
 8009a5a:	371c      	adds	r7, #28
 8009a5c:	46bd      	mov	sp, r7
 8009a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a62:	4770      	bx	lr
 8009a64:	40012c00 	.word	0x40012c00
 8009a68:	40013400 	.word	0x40013400
 8009a6c:	40015000 	.word	0x40015000
 8009a70:	40014000 	.word	0x40014000
 8009a74:	40014400 	.word	0x40014400
 8009a78:	40014800 	.word	0x40014800

08009a7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009a7c:	b480      	push	{r7}
 8009a7e:	b087      	sub	sp, #28
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
 8009a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a1b      	ldr	r3, [r3, #32]
 8009a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6a1b      	ldr	r3, [r3, #32]
 8009a90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	69db      	ldr	r3, [r3, #28]
 8009aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009aaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009aae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009ab6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	021b      	lsls	r3, r3, #8
 8009abe:	68fa      	ldr	r2, [r7, #12]
 8009ac0:	4313      	orrs	r3, r2
 8009ac2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009aca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	689b      	ldr	r3, [r3, #8]
 8009ad0:	031b      	lsls	r3, r3, #12
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	4a2c      	ldr	r2, [pc, #176]	@ (8009b8c <TIM_OC4_SetConfig+0x110>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d007      	beq.n	8009af0 <TIM_OC4_SetConfig+0x74>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	4a2b      	ldr	r2, [pc, #172]	@ (8009b90 <TIM_OC4_SetConfig+0x114>)
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d003      	beq.n	8009af0 <TIM_OC4_SetConfig+0x74>
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	4a2a      	ldr	r2, [pc, #168]	@ (8009b94 <TIM_OC4_SetConfig+0x118>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d10d      	bne.n	8009b0c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8009af0:	697b      	ldr	r3, [r7, #20]
 8009af2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	68db      	ldr	r3, [r3, #12]
 8009afc:	031b      	lsls	r3, r3, #12
 8009afe:	697a      	ldr	r2, [r7, #20]
 8009b00:	4313      	orrs	r3, r2
 8009b02:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	4a1f      	ldr	r2, [pc, #124]	@ (8009b8c <TIM_OC4_SetConfig+0x110>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d013      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a1e      	ldr	r2, [pc, #120]	@ (8009b90 <TIM_OC4_SetConfig+0x114>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d00f      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a1e      	ldr	r2, [pc, #120]	@ (8009b98 <TIM_OC4_SetConfig+0x11c>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d00b      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	4a1d      	ldr	r2, [pc, #116]	@ (8009b9c <TIM_OC4_SetConfig+0x120>)
 8009b28:	4293      	cmp	r3, r2
 8009b2a:	d007      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4a1c      	ldr	r2, [pc, #112]	@ (8009ba0 <TIM_OC4_SetConfig+0x124>)
 8009b30:	4293      	cmp	r3, r2
 8009b32:	d003      	beq.n	8009b3c <TIM_OC4_SetConfig+0xc0>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4a17      	ldr	r2, [pc, #92]	@ (8009b94 <TIM_OC4_SetConfig+0x118>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d113      	bne.n	8009b64 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009b42:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009b4a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	695b      	ldr	r3, [r3, #20]
 8009b50:	019b      	lsls	r3, r3, #6
 8009b52:	693a      	ldr	r2, [r7, #16]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	699b      	ldr	r3, [r3, #24]
 8009b5c:	019b      	lsls	r3, r3, #6
 8009b5e:	693a      	ldr	r2, [r7, #16]
 8009b60:	4313      	orrs	r3, r2
 8009b62:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	693a      	ldr	r2, [r7, #16]
 8009b68:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	68fa      	ldr	r2, [r7, #12]
 8009b6e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	685a      	ldr	r2, [r3, #4]
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	697a      	ldr	r2, [r7, #20]
 8009b7c:	621a      	str	r2, [r3, #32]
}
 8009b7e:	bf00      	nop
 8009b80:	371c      	adds	r7, #28
 8009b82:	46bd      	mov	sp, r7
 8009b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	40012c00 	.word	0x40012c00
 8009b90:	40013400 	.word	0x40013400
 8009b94:	40015000 	.word	0x40015000
 8009b98:	40014000 	.word	0x40014000
 8009b9c:	40014400 	.word	0x40014400
 8009ba0:	40014800 	.word	0x40014800

08009ba4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b087      	sub	sp, #28
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6a1b      	ldr	r3, [r3, #32]
 8009bb2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6a1b      	ldr	r3, [r3, #32]
 8009bb8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009bd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009be2:	693b      	ldr	r3, [r7, #16]
 8009be4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8009be8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	041b      	lsls	r3, r3, #16
 8009bf0:	693a      	ldr	r2, [r7, #16]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	4a19      	ldr	r2, [pc, #100]	@ (8009c60 <TIM_OC5_SetConfig+0xbc>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d013      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	4a18      	ldr	r2, [pc, #96]	@ (8009c64 <TIM_OC5_SetConfig+0xc0>)
 8009c02:	4293      	cmp	r3, r2
 8009c04:	d00f      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	4a17      	ldr	r2, [pc, #92]	@ (8009c68 <TIM_OC5_SetConfig+0xc4>)
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	d00b      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a16      	ldr	r2, [pc, #88]	@ (8009c6c <TIM_OC5_SetConfig+0xc8>)
 8009c12:	4293      	cmp	r3, r2
 8009c14:	d007      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	4a15      	ldr	r2, [pc, #84]	@ (8009c70 <TIM_OC5_SetConfig+0xcc>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d003      	beq.n	8009c26 <TIM_OC5_SetConfig+0x82>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4a14      	ldr	r2, [pc, #80]	@ (8009c74 <TIM_OC5_SetConfig+0xd0>)
 8009c22:	4293      	cmp	r3, r2
 8009c24:	d109      	bne.n	8009c3a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009c2c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009c2e:	683b      	ldr	r3, [r7, #0]
 8009c30:	695b      	ldr	r3, [r3, #20]
 8009c32:	021b      	lsls	r3, r3, #8
 8009c34:	697a      	ldr	r2, [r7, #20]
 8009c36:	4313      	orrs	r3, r2
 8009c38:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	697a      	ldr	r2, [r7, #20]
 8009c3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	68fa      	ldr	r2, [r7, #12]
 8009c44:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	685a      	ldr	r2, [r3, #4]
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	693a      	ldr	r2, [r7, #16]
 8009c52:	621a      	str	r2, [r3, #32]
}
 8009c54:	bf00      	nop
 8009c56:	371c      	adds	r7, #28
 8009c58:	46bd      	mov	sp, r7
 8009c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5e:	4770      	bx	lr
 8009c60:	40012c00 	.word	0x40012c00
 8009c64:	40013400 	.word	0x40013400
 8009c68:	40014000 	.word	0x40014000
 8009c6c:	40014400 	.word	0x40014400
 8009c70:	40014800 	.word	0x40014800
 8009c74:	40015000 	.word	0x40015000

08009c78 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
 8009c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a1b      	ldr	r3, [r3, #32]
 8009c86:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a1b      	ldr	r3, [r3, #32]
 8009c8c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	685b      	ldr	r3, [r3, #4]
 8009c98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009ca6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	021b      	lsls	r3, r3, #8
 8009cb2:	68fa      	ldr	r2, [r7, #12]
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009cbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	051b      	lsls	r3, r3, #20
 8009cc6:	693a      	ldr	r2, [r7, #16]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	4a1a      	ldr	r2, [pc, #104]	@ (8009d38 <TIM_OC6_SetConfig+0xc0>)
 8009cd0:	4293      	cmp	r3, r2
 8009cd2:	d013      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	4a19      	ldr	r2, [pc, #100]	@ (8009d3c <TIM_OC6_SetConfig+0xc4>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d00f      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	4a18      	ldr	r2, [pc, #96]	@ (8009d40 <TIM_OC6_SetConfig+0xc8>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d00b      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	4a17      	ldr	r2, [pc, #92]	@ (8009d44 <TIM_OC6_SetConfig+0xcc>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d007      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4a16      	ldr	r2, [pc, #88]	@ (8009d48 <TIM_OC6_SetConfig+0xd0>)
 8009cf0:	4293      	cmp	r3, r2
 8009cf2:	d003      	beq.n	8009cfc <TIM_OC6_SetConfig+0x84>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	4a15      	ldr	r2, [pc, #84]	@ (8009d4c <TIM_OC6_SetConfig+0xd4>)
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d109      	bne.n	8009d10 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009d02:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009d04:	683b      	ldr	r3, [r7, #0]
 8009d06:	695b      	ldr	r3, [r3, #20]
 8009d08:	029b      	lsls	r3, r3, #10
 8009d0a:	697a      	ldr	r2, [r7, #20]
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	697a      	ldr	r2, [r7, #20]
 8009d14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	68fa      	ldr	r2, [r7, #12]
 8009d1a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	685a      	ldr	r2, [r3, #4]
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	621a      	str	r2, [r3, #32]
}
 8009d2a:	bf00      	nop
 8009d2c:	371c      	adds	r7, #28
 8009d2e:	46bd      	mov	sp, r7
 8009d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d34:	4770      	bx	lr
 8009d36:	bf00      	nop
 8009d38:	40012c00 	.word	0x40012c00
 8009d3c:	40013400 	.word	0x40013400
 8009d40:	40014000 	.word	0x40014000
 8009d44:	40014400 	.word	0x40014400
 8009d48:	40014800 	.word	0x40014800
 8009d4c:	40015000 	.word	0x40015000

08009d50 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b086      	sub	sp, #24
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
 8009d58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009d6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009d70:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	685b      	ldr	r3, [r3, #4]
 8009d76:	693a      	ldr	r2, [r7, #16]
 8009d78:	4313      	orrs	r3, r2
 8009d7a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d82:	f023 0307 	bic.w	r3, r3, #7
 8009d86:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	693a      	ldr	r2, [r7, #16]
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	693a      	ldr	r2, [r7, #16]
 8009d98:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	4a52      	ldr	r2, [pc, #328]	@ (8009ee8 <TIM_SlaveTimer_SetConfig+0x198>)
 8009da0:	4293      	cmp	r3, r2
 8009da2:	f000 809a 	beq.w	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009da6:	4a50      	ldr	r2, [pc, #320]	@ (8009ee8 <TIM_SlaveTimer_SetConfig+0x198>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	f200 8093 	bhi.w	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009dae:	4a4f      	ldr	r2, [pc, #316]	@ (8009eec <TIM_SlaveTimer_SetConfig+0x19c>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	f000 8092 	beq.w	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009db6:	4a4d      	ldr	r2, [pc, #308]	@ (8009eec <TIM_SlaveTimer_SetConfig+0x19c>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	f200 808b 	bhi.w	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009dbe:	4a4c      	ldr	r2, [pc, #304]	@ (8009ef0 <TIM_SlaveTimer_SetConfig+0x1a0>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	f000 808a 	beq.w	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009dc6:	4a4a      	ldr	r2, [pc, #296]	@ (8009ef0 <TIM_SlaveTimer_SetConfig+0x1a0>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	f200 8083 	bhi.w	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009dce:	4a49      	ldr	r2, [pc, #292]	@ (8009ef4 <TIM_SlaveTimer_SetConfig+0x1a4>)
 8009dd0:	4293      	cmp	r3, r2
 8009dd2:	f000 8082 	beq.w	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009dd6:	4a47      	ldr	r2, [pc, #284]	@ (8009ef4 <TIM_SlaveTimer_SetConfig+0x1a4>)
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d87b      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009ddc:	4a46      	ldr	r2, [pc, #280]	@ (8009ef8 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d07b      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009de2:	4a45      	ldr	r2, [pc, #276]	@ (8009ef8 <TIM_SlaveTimer_SetConfig+0x1a8>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d875      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009de8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009dec:	d075      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009dee:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009df2:	d86f      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009df4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009df8:	d06f      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009dfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009dfe:	d869      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e00:	2b70      	cmp	r3, #112	@ 0x70
 8009e02:	d01a      	beq.n	8009e3a <TIM_SlaveTimer_SetConfig+0xea>
 8009e04:	2b70      	cmp	r3, #112	@ 0x70
 8009e06:	d865      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e08:	2b60      	cmp	r3, #96	@ 0x60
 8009e0a:	d059      	beq.n	8009ec0 <TIM_SlaveTimer_SetConfig+0x170>
 8009e0c:	2b60      	cmp	r3, #96	@ 0x60
 8009e0e:	d861      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e10:	2b50      	cmp	r3, #80	@ 0x50
 8009e12:	d04b      	beq.n	8009eac <TIM_SlaveTimer_SetConfig+0x15c>
 8009e14:	2b50      	cmp	r3, #80	@ 0x50
 8009e16:	d85d      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e18:	2b40      	cmp	r3, #64	@ 0x40
 8009e1a:	d019      	beq.n	8009e50 <TIM_SlaveTimer_SetConfig+0x100>
 8009e1c:	2b40      	cmp	r3, #64	@ 0x40
 8009e1e:	d859      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e20:	2b30      	cmp	r3, #48	@ 0x30
 8009e22:	d05a      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009e24:	2b30      	cmp	r3, #48	@ 0x30
 8009e26:	d855      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e28:	2b20      	cmp	r3, #32
 8009e2a:	d056      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009e2c:	2b20      	cmp	r3, #32
 8009e2e:	d851      	bhi.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d052      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009e34:	2b10      	cmp	r3, #16
 8009e36:	d050      	beq.n	8009eda <TIM_SlaveTimer_SetConfig+0x18a>
 8009e38:	e04c      	b.n	8009ed4 <TIM_SlaveTimer_SetConfig+0x184>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8009e4a:	f000 f8d3 	bl	8009ff4 <TIM_ETR_SetConfig>
      break;
 8009e4e:	e045      	b.n	8009edc <TIM_SlaveTimer_SetConfig+0x18c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	2b05      	cmp	r3, #5
 8009e56:	d004      	beq.n	8009e62 <TIM_SlaveTimer_SetConfig+0x112>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 8009e5c:	f1b3 1f01 	cmp.w	r3, #65537	@ 0x10001
 8009e60:	d101      	bne.n	8009e66 <TIM_SlaveTimer_SetConfig+0x116>
      {
        return HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e03b      	b.n	8009ede <TIM_SlaveTimer_SetConfig+0x18e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6a1b      	ldr	r3, [r3, #32]
 8009e6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	6a1a      	ldr	r2, [r3, #32]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f022 0201 	bic.w	r2, r2, #1
 8009e7c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	699b      	ldr	r3, [r3, #24]
 8009e84:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e86:	68bb      	ldr	r3, [r7, #8]
 8009e88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e8c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	691b      	ldr	r3, [r3, #16]
 8009e92:	011b      	lsls	r3, r3, #4
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	4313      	orrs	r3, r2
 8009e98:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	68fa      	ldr	r2, [r7, #12]
 8009ea8:	621a      	str	r2, [r3, #32]
      break;
 8009eaa:	e017      	b.n	8009edc <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009eb8:	461a      	mov	r2, r3
 8009eba:	f000 f81f 	bl	8009efc <TIM_TI1_ConfigInputStage>
      break;
 8009ebe:	e00d      	b.n	8009edc <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009ecc:	461a      	mov	r2, r3
 8009ece:	f000 f844 	bl	8009f5a <TIM_TI2_ConfigInputStage>
      break;
 8009ed2:	e003      	b.n	8009edc <TIM_SlaveTimer_SetConfig+0x18c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8009ed8:	e000      	b.n	8009edc <TIM_SlaveTimer_SetConfig+0x18c>
      break;
 8009eda:	bf00      	nop
  }

  return status;
 8009edc:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ede:	4618      	mov	r0, r3
 8009ee0:	3718      	adds	r7, #24
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	bd80      	pop	{r7, pc}
 8009ee6:	bf00      	nop
 8009ee8:	00100070 	.word	0x00100070
 8009eec:	00100050 	.word	0x00100050
 8009ef0:	00100040 	.word	0x00100040
 8009ef4:	00100030 	.word	0x00100030
 8009ef8:	00100020 	.word	0x00100020

08009efc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b087      	sub	sp, #28
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	6a1b      	ldr	r3, [r3, #32]
 8009f0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6a1b      	ldr	r3, [r3, #32]
 8009f12:	f023 0201 	bic.w	r2, r3, #1
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	699b      	ldr	r3, [r3, #24]
 8009f1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f20:	693b      	ldr	r3, [r7, #16]
 8009f22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009f26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	693a      	ldr	r2, [r7, #16]
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	f023 030a 	bic.w	r3, r3, #10
 8009f38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009f3a:	697a      	ldr	r2, [r7, #20]
 8009f3c:	68bb      	ldr	r3, [r7, #8]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	693a      	ldr	r2, [r7, #16]
 8009f46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	697a      	ldr	r2, [r7, #20]
 8009f4c:	621a      	str	r2, [r3, #32]
}
 8009f4e:	bf00      	nop
 8009f50:	371c      	adds	r7, #28
 8009f52:	46bd      	mov	sp, r7
 8009f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f58:	4770      	bx	lr

08009f5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f5a:	b480      	push	{r7}
 8009f5c:	b087      	sub	sp, #28
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	60f8      	str	r0, [r7, #12]
 8009f62:	60b9      	str	r1, [r7, #8]
 8009f64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	6a1b      	ldr	r3, [r3, #32]
 8009f6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6a1b      	ldr	r3, [r3, #32]
 8009f70:	f023 0210 	bic.w	r2, r3, #16
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	699b      	ldr	r3, [r3, #24]
 8009f7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009f84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	031b      	lsls	r3, r3, #12
 8009f8a:	693a      	ldr	r2, [r7, #16]
 8009f8c:	4313      	orrs	r3, r2
 8009f8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f90:	697b      	ldr	r3, [r7, #20]
 8009f92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009f96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	011b      	lsls	r3, r3, #4
 8009f9c:	697a      	ldr	r2, [r7, #20]
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	693a      	ldr	r2, [r7, #16]
 8009fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	697a      	ldr	r2, [r7, #20]
 8009fac:	621a      	str	r2, [r3, #32]
}
 8009fae:	bf00      	nop
 8009fb0:	371c      	adds	r7, #28
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr

08009fba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009fba:	b480      	push	{r7}
 8009fbc:	b085      	sub	sp, #20
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	689b      	ldr	r3, [r3, #8]
 8009fc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009fd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009fd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009fd6:	683a      	ldr	r2, [r7, #0]
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	4313      	orrs	r3, r2
 8009fdc:	f043 0307 	orr.w	r3, r3, #7
 8009fe0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	609a      	str	r2, [r3, #8]
}
 8009fe8:	bf00      	nop
 8009fea:	3714      	adds	r7, #20
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	b087      	sub	sp, #28
 8009ff8:	af00      	add	r7, sp, #0
 8009ffa:	60f8      	str	r0, [r7, #12]
 8009ffc:	60b9      	str	r1, [r7, #8]
 8009ffe:	607a      	str	r2, [r7, #4]
 800a000:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	689b      	ldr	r3, [r3, #8]
 800a006:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a00e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	021a      	lsls	r2, r3, #8
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	431a      	orrs	r2, r3
 800a018:	68bb      	ldr	r3, [r7, #8]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	697a      	ldr	r2, [r7, #20]
 800a01e:	4313      	orrs	r3, r2
 800a020:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	697a      	ldr	r2, [r7, #20]
 800a026:	609a      	str	r2, [r3, #8]
}
 800a028:	bf00      	nop
 800a02a:	371c      	adds	r7, #28
 800a02c:	46bd      	mov	sp, r7
 800a02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a032:	4770      	bx	lr

0800a034 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a034:	b480      	push	{r7}
 800a036:	b087      	sub	sp, #28
 800a038:	af00      	add	r7, sp, #0
 800a03a:	60f8      	str	r0, [r7, #12]
 800a03c:	60b9      	str	r1, [r7, #8]
 800a03e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a040:	68bb      	ldr	r3, [r7, #8]
 800a042:	f003 031f 	and.w	r3, r3, #31
 800a046:	2201      	movs	r2, #1
 800a048:	fa02 f303 	lsl.w	r3, r2, r3
 800a04c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	6a1a      	ldr	r2, [r3, #32]
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	43db      	mvns	r3, r3
 800a056:	401a      	ands	r2, r3
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	6a1a      	ldr	r2, [r3, #32]
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	f003 031f 	and.w	r3, r3, #31
 800a066:	6879      	ldr	r1, [r7, #4]
 800a068:	fa01 f303 	lsl.w	r3, r1, r3
 800a06c:	431a      	orrs	r2, r3
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	621a      	str	r2, [r3, #32]
}
 800a072:	bf00      	nop
 800a074:	371c      	adds	r7, #28
 800a076:	46bd      	mov	sp, r7
 800a078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07c:	4770      	bx	lr
	...

0800a080 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
 800a088:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d109      	bne.n	800a0a4 <HAL_TIMEx_PWMN_Start+0x24>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a096:	b2db      	uxtb	r3, r3
 800a098:	2b01      	cmp	r3, #1
 800a09a:	bf14      	ite	ne
 800a09c:	2301      	movne	r3, #1
 800a09e:	2300      	moveq	r3, #0
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	e022      	b.n	800a0ea <HAL_TIMEx_PWMN_Start+0x6a>
 800a0a4:	683b      	ldr	r3, [r7, #0]
 800a0a6:	2b04      	cmp	r3, #4
 800a0a8:	d109      	bne.n	800a0be <HAL_TIMEx_PWMN_Start+0x3e>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	bf14      	ite	ne
 800a0b6:	2301      	movne	r3, #1
 800a0b8:	2300      	moveq	r3, #0
 800a0ba:	b2db      	uxtb	r3, r3
 800a0bc:	e015      	b.n	800a0ea <HAL_TIMEx_PWMN_Start+0x6a>
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	2b08      	cmp	r3, #8
 800a0c2:	d109      	bne.n	800a0d8 <HAL_TIMEx_PWMN_Start+0x58>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a0ca:	b2db      	uxtb	r3, r3
 800a0cc:	2b01      	cmp	r3, #1
 800a0ce:	bf14      	ite	ne
 800a0d0:	2301      	movne	r3, #1
 800a0d2:	2300      	moveq	r3, #0
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	e008      	b.n	800a0ea <HAL_TIMEx_PWMN_Start+0x6a>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	2b01      	cmp	r3, #1
 800a0e2:	bf14      	ite	ne
 800a0e4:	2301      	movne	r3, #1
 800a0e6:	2300      	moveq	r3, #0
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d001      	beq.n	800a0f2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	e073      	b.n	800a1da <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d104      	bne.n	800a102 <HAL_TIMEx_PWMN_Start+0x82>
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2202      	movs	r2, #2
 800a0fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a100:	e013      	b.n	800a12a <HAL_TIMEx_PWMN_Start+0xaa>
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	2b04      	cmp	r3, #4
 800a106:	d104      	bne.n	800a112 <HAL_TIMEx_PWMN_Start+0x92>
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2202      	movs	r2, #2
 800a10c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a110:	e00b      	b.n	800a12a <HAL_TIMEx_PWMN_Start+0xaa>
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	2b08      	cmp	r3, #8
 800a116:	d104      	bne.n	800a122 <HAL_TIMEx_PWMN_Start+0xa2>
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2202      	movs	r2, #2
 800a11c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a120:	e003      	b.n	800a12a <HAL_TIMEx_PWMN_Start+0xaa>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2202      	movs	r2, #2
 800a126:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2204      	movs	r2, #4
 800a130:	6839      	ldr	r1, [r7, #0]
 800a132:	4618      	mov	r0, r3
 800a134:	f000 fa34 	bl	800a5a0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a146:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	4a25      	ldr	r2, [pc, #148]	@ (800a1e4 <HAL_TIMEx_PWMN_Start+0x164>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d022      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a15a:	d01d      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4a21      	ldr	r2, [pc, #132]	@ (800a1e8 <HAL_TIMEx_PWMN_Start+0x168>)
 800a162:	4293      	cmp	r3, r2
 800a164:	d018      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a20      	ldr	r2, [pc, #128]	@ (800a1ec <HAL_TIMEx_PWMN_Start+0x16c>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d013      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	4a1e      	ldr	r2, [pc, #120]	@ (800a1f0 <HAL_TIMEx_PWMN_Start+0x170>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d00e      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	4a1d      	ldr	r2, [pc, #116]	@ (800a1f4 <HAL_TIMEx_PWMN_Start+0x174>)
 800a180:	4293      	cmp	r3, r2
 800a182:	d009      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a1b      	ldr	r2, [pc, #108]	@ (800a1f8 <HAL_TIMEx_PWMN_Start+0x178>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d004      	beq.n	800a198 <HAL_TIMEx_PWMN_Start+0x118>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a1a      	ldr	r2, [pc, #104]	@ (800a1fc <HAL_TIMEx_PWMN_Start+0x17c>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d115      	bne.n	800a1c4 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	689a      	ldr	r2, [r3, #8]
 800a19e:	4b18      	ldr	r3, [pc, #96]	@ (800a200 <HAL_TIMEx_PWMN_Start+0x180>)
 800a1a0:	4013      	ands	r3, r2
 800a1a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	2b06      	cmp	r3, #6
 800a1a8:	d015      	beq.n	800a1d6 <HAL_TIMEx_PWMN_Start+0x156>
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a1b0:	d011      	beq.n	800a1d6 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	681a      	ldr	r2, [r3, #0]
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f042 0201 	orr.w	r2, r2, #1
 800a1c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1c2:	e008      	b.n	800a1d6 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	681a      	ldr	r2, [r3, #0]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f042 0201 	orr.w	r2, r2, #1
 800a1d2:	601a      	str	r2, [r3, #0]
 800a1d4:	e000      	b.n	800a1d8 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a1d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a1d8:	2300      	movs	r3, #0
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	3710      	adds	r7, #16
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	bd80      	pop	{r7, pc}
 800a1e2:	bf00      	nop
 800a1e4:	40012c00 	.word	0x40012c00
 800a1e8:	40000400 	.word	0x40000400
 800a1ec:	40000800 	.word	0x40000800
 800a1f0:	40000c00 	.word	0x40000c00
 800a1f4:	40013400 	.word	0x40013400
 800a1f8:	40014000 	.word	0x40014000
 800a1fc:	40015000 	.word	0x40015000
 800a200:	00010007 	.word	0x00010007

0800a204 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b082      	sub	sp, #8
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
 800a20c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2200      	movs	r2, #0
 800a214:	6839      	ldr	r1, [r7, #0]
 800a216:	4618      	mov	r0, r3
 800a218:	f000 f9c2 	bl	800a5a0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	6a1a      	ldr	r2, [r3, #32]
 800a222:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a226:	4013      	ands	r3, r2
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d10f      	bne.n	800a24c <HAL_TIMEx_PWMN_Stop+0x48>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	6a1a      	ldr	r2, [r3, #32]
 800a232:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a236:	4013      	ands	r3, r2
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d107      	bne.n	800a24c <HAL_TIMEx_PWMN_Stop+0x48>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a24a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	6a1a      	ldr	r2, [r3, #32]
 800a252:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a256:	4013      	ands	r3, r2
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d10f      	bne.n	800a27c <HAL_TIMEx_PWMN_Stop+0x78>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6a1a      	ldr	r2, [r3, #32]
 800a262:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a266:	4013      	ands	r3, r2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d107      	bne.n	800a27c <HAL_TIMEx_PWMN_Stop+0x78>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	681a      	ldr	r2, [r3, #0]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f022 0201 	bic.w	r2, r2, #1
 800a27a:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d104      	bne.n	800a28c <HAL_TIMEx_PWMN_Stop+0x88>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2201      	movs	r2, #1
 800a286:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a28a:	e013      	b.n	800a2b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	2b04      	cmp	r3, #4
 800a290:	d104      	bne.n	800a29c <HAL_TIMEx_PWMN_Stop+0x98>
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2201      	movs	r2, #1
 800a296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a29a:	e00b      	b.n	800a2b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	2b08      	cmp	r3, #8
 800a2a0:	d104      	bne.n	800a2ac <HAL_TIMEx_PWMN_Stop+0xa8>
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2201      	movs	r2, #1
 800a2a6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a2aa:	e003      	b.n	800a2b4 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
	...

0800a2c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	6078      	str	r0, [r7, #4]
 800a2c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2d0:	2b01      	cmp	r3, #1
 800a2d2:	d101      	bne.n	800a2d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a2d4:	2302      	movs	r3, #2
 800a2d6:	e074      	b.n	800a3c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2202      	movs	r2, #2
 800a2e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	685b      	ldr	r3, [r3, #4]
 800a2ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a34      	ldr	r2, [pc, #208]	@ (800a3d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d009      	beq.n	800a316 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	4a33      	ldr	r2, [pc, #204]	@ (800a3d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a308:	4293      	cmp	r3, r2
 800a30a:	d004      	beq.n	800a316 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	4a31      	ldr	r2, [pc, #196]	@ (800a3d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d108      	bne.n	800a328 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a31c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	68fa      	ldr	r2, [r7, #12]
 800a324:	4313      	orrs	r3, r2
 800a326:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a32e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a332:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	68fa      	ldr	r2, [r7, #12]
 800a33a:	4313      	orrs	r3, r2
 800a33c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a21      	ldr	r2, [pc, #132]	@ (800a3d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d022      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a358:	d01d      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4a1f      	ldr	r2, [pc, #124]	@ (800a3dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d018      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a1d      	ldr	r2, [pc, #116]	@ (800a3e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d013      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a1c      	ldr	r2, [pc, #112]	@ (800a3e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d00e      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	4a15      	ldr	r2, [pc, #84]	@ (800a3d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d009      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	4a18      	ldr	r2, [pc, #96]	@ (800a3e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a388:	4293      	cmp	r3, r2
 800a38a:	d004      	beq.n	800a396 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a11      	ldr	r2, [pc, #68]	@ (800a3d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d10c      	bne.n	800a3b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a39c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	689b      	ldr	r3, [r3, #8]
 800a3a2:	68ba      	ldr	r2, [r7, #8]
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	68ba      	ldr	r2, [r7, #8]
 800a3ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2201      	movs	r2, #1
 800a3b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a3c0:	2300      	movs	r3, #0
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3714      	adds	r7, #20
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr
 800a3ce:	bf00      	nop
 800a3d0:	40012c00 	.word	0x40012c00
 800a3d4:	40013400 	.word	0x40013400
 800a3d8:	40015000 	.word	0x40015000
 800a3dc:	40000400 	.word	0x40000400
 800a3e0:	40000800 	.word	0x40000800
 800a3e4:	40000c00 	.word	0x40000c00
 800a3e8:	40014000 	.word	0x40014000

0800a3ec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b085      	sub	sp, #20
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
 800a3f4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a400:	2b01      	cmp	r3, #1
 800a402:	d101      	bne.n	800a408 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a404:	2302      	movs	r3, #2
 800a406:	e078      	b.n	800a4fa <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2201      	movs	r2, #1
 800a40c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	68db      	ldr	r3, [r3, #12]
 800a41a:	4313      	orrs	r3, r2
 800a41c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	689b      	ldr	r3, [r3, #8]
 800a428:	4313      	orrs	r3, r2
 800a42a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	4313      	orrs	r3, r2
 800a438:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	4313      	orrs	r3, r2
 800a446:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	4313      	orrs	r3, r2
 800a454:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a45c:	683b      	ldr	r3, [r7, #0]
 800a45e:	695b      	ldr	r3, [r3, #20]
 800a460:	4313      	orrs	r3, r2
 800a462:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a46e:	4313      	orrs	r3, r2
 800a470:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	699b      	ldr	r3, [r3, #24]
 800a47c:	041b      	lsls	r3, r3, #16
 800a47e:	4313      	orrs	r3, r2
 800a480:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	69db      	ldr	r3, [r3, #28]
 800a48c:	4313      	orrs	r3, r2
 800a48e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a1c      	ldr	r2, [pc, #112]	@ (800a508 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d009      	beq.n	800a4ae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a1b      	ldr	r2, [pc, #108]	@ (800a50c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d004      	beq.n	800a4ae <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a19      	ldr	r2, [pc, #100]	@ (800a510 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d11c      	bne.n	800a4e8 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b8:	051b      	lsls	r3, r3, #20
 800a4ba:	4313      	orrs	r3, r2
 800a4bc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	6a1b      	ldr	r3, [r3, #32]
 800a4c8:	4313      	orrs	r3, r2
 800a4ca:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a4d6:	4313      	orrs	r3, r2
 800a4d8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a4e0:	683b      	ldr	r3, [r7, #0]
 800a4e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e4:	4313      	orrs	r3, r2
 800a4e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	68fa      	ldr	r2, [r7, #12]
 800a4ee:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3714      	adds	r7, #20
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	40012c00 	.word	0x40012c00
 800a50c:	40013400 	.word	0x40013400
 800a510:	40015000 	.word	0x40015000

0800a514 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a514:	b480      	push	{r7}
 800a516:	b083      	sub	sp, #12
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a51c:	bf00      	nop
 800a51e:	370c      	adds	r7, #12
 800a520:	46bd      	mov	sp, r7
 800a522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a526:	4770      	bx	lr

0800a528 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a528:	b480      	push	{r7}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a530:	bf00      	nop
 800a532:	370c      	adds	r7, #12
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr

0800a53c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b083      	sub	sp, #12
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a544:	bf00      	nop
 800a546:	370c      	adds	r7, #12
 800a548:	46bd      	mov	sp, r7
 800a54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54e:	4770      	bx	lr

0800a550 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a550:	b480      	push	{r7}
 800a552:	b083      	sub	sp, #12
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a558:	bf00      	nop
 800a55a:	370c      	adds	r7, #12
 800a55c:	46bd      	mov	sp, r7
 800a55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a562:	4770      	bx	lr

0800a564 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a56c:	bf00      	nop
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a578:	b480      	push	{r7}
 800a57a:	b083      	sub	sp, #12
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a580:	bf00      	nop
 800a582:	370c      	adds	r7, #12
 800a584:	46bd      	mov	sp, r7
 800a586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58a:	4770      	bx	lr

0800a58c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b083      	sub	sp, #12
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b087      	sub	sp, #28
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	60b9      	str	r1, [r7, #8]
 800a5aa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	f003 030f 	and.w	r3, r3, #15
 800a5b2:	2204      	movs	r2, #4
 800a5b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a5b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	6a1a      	ldr	r2, [r3, #32]
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	43db      	mvns	r3, r3
 800a5c2:	401a      	ands	r2, r3
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6a1a      	ldr	r2, [r3, #32]
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	f003 030f 	and.w	r3, r3, #15
 800a5d2:	6879      	ldr	r1, [r7, #4]
 800a5d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a5d8:	431a      	orrs	r2, r3
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	621a      	str	r2, [r3, #32]
}
 800a5de:	bf00      	nop
 800a5e0:	371c      	adds	r7, #28
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr

0800a5ea <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a5ea:	b580      	push	{r7, lr}
 800a5ec:	b082      	sub	sp, #8
 800a5ee:	af00      	add	r7, sp, #0
 800a5f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d101      	bne.n	800a5fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a5f8:	2301      	movs	r3, #1
 800a5fa:	e042      	b.n	800a682 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a602:	2b00      	cmp	r3, #0
 800a604:	d106      	bne.n	800a614 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2200      	movs	r2, #0
 800a60a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f7f9 fba0 	bl	8003d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2224      	movs	r2, #36	@ 0x24
 800a618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	681a      	ldr	r2, [r3, #0]
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f022 0201 	bic.w	r2, r2, #1
 800a62a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a630:	2b00      	cmp	r3, #0
 800a632:	d002      	beq.n	800a63a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f000 fc7b 	bl	800af30 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a63a:	6878      	ldr	r0, [r7, #4]
 800a63c:	f000 f97c 	bl	800a938 <UART_SetConfig>
 800a640:	4603      	mov	r3, r0
 800a642:	2b01      	cmp	r3, #1
 800a644:	d101      	bne.n	800a64a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a646:	2301      	movs	r3, #1
 800a648:	e01b      	b.n	800a682 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	685a      	ldr	r2, [r3, #4]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a658:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	689a      	ldr	r2, [r3, #8]
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a668:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	681a      	ldr	r2, [r3, #0]
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	f042 0201 	orr.w	r2, r2, #1
 800a678:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 fcfa 	bl	800b074 <UART_CheckIdleState>
 800a680:	4603      	mov	r3, r0
}
 800a682:	4618      	mov	r0, r3
 800a684:	3708      	adds	r7, #8
 800a686:	46bd      	mov	sp, r7
 800a688:	bd80      	pop	{r7, pc}

0800a68a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a68a:	b580      	push	{r7, lr}
 800a68c:	b08a      	sub	sp, #40	@ 0x28
 800a68e:	af02      	add	r7, sp, #8
 800a690:	60f8      	str	r0, [r7, #12]
 800a692:	60b9      	str	r1, [r7, #8]
 800a694:	603b      	str	r3, [r7, #0]
 800a696:	4613      	mov	r3, r2
 800a698:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a6a0:	2b20      	cmp	r3, #32
 800a6a2:	d17b      	bne.n	800a79c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a6a4:	68bb      	ldr	r3, [r7, #8]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d002      	beq.n	800a6b0 <HAL_UART_Transmit+0x26>
 800a6aa:	88fb      	ldrh	r3, [r7, #6]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d101      	bne.n	800a6b4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e074      	b.n	800a79e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2221      	movs	r2, #33	@ 0x21
 800a6c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a6c4:	f7f9 fd5c 	bl	8004180 <HAL_GetTick>
 800a6c8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	88fa      	ldrh	r2, [r7, #6]
 800a6ce:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	88fa      	ldrh	r2, [r7, #6]
 800a6d6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a6e2:	d108      	bne.n	800a6f6 <HAL_UART_Transmit+0x6c>
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	691b      	ldr	r3, [r3, #16]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d104      	bne.n	800a6f6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a6f0:	68bb      	ldr	r3, [r7, #8]
 800a6f2:	61bb      	str	r3, [r7, #24]
 800a6f4:	e003      	b.n	800a6fe <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a6fe:	e030      	b.n	800a762 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	9300      	str	r3, [sp, #0]
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	2200      	movs	r2, #0
 800a708:	2180      	movs	r1, #128	@ 0x80
 800a70a:	68f8      	ldr	r0, [r7, #12]
 800a70c:	f000 fd5c 	bl	800b1c8 <UART_WaitOnFlagUntilTimeout>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d005      	beq.n	800a722 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	2220      	movs	r2, #32
 800a71a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a71e:	2303      	movs	r3, #3
 800a720:	e03d      	b.n	800a79e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a722:	69fb      	ldr	r3, [r7, #28]
 800a724:	2b00      	cmp	r3, #0
 800a726:	d10b      	bne.n	800a740 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a728:	69bb      	ldr	r3, [r7, #24]
 800a72a:	881b      	ldrh	r3, [r3, #0]
 800a72c:	461a      	mov	r2, r3
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a736:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a738:	69bb      	ldr	r3, [r7, #24]
 800a73a:	3302      	adds	r3, #2
 800a73c:	61bb      	str	r3, [r7, #24]
 800a73e:	e007      	b.n	800a750 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a740:	69fb      	ldr	r3, [r7, #28]
 800a742:	781a      	ldrb	r2, [r3, #0]
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	3301      	adds	r3, #1
 800a74e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a756:	b29b      	uxth	r3, r3
 800a758:	3b01      	subs	r3, #1
 800a75a:	b29a      	uxth	r2, r3
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a768:	b29b      	uxth	r3, r3
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1c8      	bne.n	800a700 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	9300      	str	r3, [sp, #0]
 800a772:	697b      	ldr	r3, [r7, #20]
 800a774:	2200      	movs	r2, #0
 800a776:	2140      	movs	r1, #64	@ 0x40
 800a778:	68f8      	ldr	r0, [r7, #12]
 800a77a:	f000 fd25 	bl	800b1c8 <UART_WaitOnFlagUntilTimeout>
 800a77e:	4603      	mov	r3, r0
 800a780:	2b00      	cmp	r3, #0
 800a782:	d005      	beq.n	800a790 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	2220      	movs	r2, #32
 800a788:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a78c:	2303      	movs	r3, #3
 800a78e:	e006      	b.n	800a79e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2220      	movs	r2, #32
 800a794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a798:	2300      	movs	r3, #0
 800a79a:	e000      	b.n	800a79e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a79c:	2302      	movs	r3, #2
  }
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3720      	adds	r7, #32
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd80      	pop	{r7, pc}

0800a7a6 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a7a6:	b580      	push	{r7, lr}
 800a7a8:	b08a      	sub	sp, #40	@ 0x28
 800a7aa:	af02      	add	r7, sp, #8
 800a7ac:	60f8      	str	r0, [r7, #12]
 800a7ae:	60b9      	str	r1, [r7, #8]
 800a7b0:	603b      	str	r3, [r7, #0]
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a7bc:	2b20      	cmp	r3, #32
 800a7be:	f040 80b5 	bne.w	800a92c <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7c2:	68bb      	ldr	r3, [r7, #8]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d002      	beq.n	800a7ce <HAL_UART_Receive+0x28>
 800a7c8:	88fb      	ldrh	r3, [r7, #6]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d101      	bne.n	800a7d2 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e0ad      	b.n	800a92e <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2222      	movs	r2, #34	@ 0x22
 800a7de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a7e8:	f7f9 fcca 	bl	8004180 <HAL_GetTick>
 800a7ec:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	88fa      	ldrh	r2, [r7, #6]
 800a7f2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	88fa      	ldrh	r2, [r7, #6]
 800a7fa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	689b      	ldr	r3, [r3, #8]
 800a802:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a806:	d10e      	bne.n	800a826 <HAL_UART_Receive+0x80>
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	691b      	ldr	r3, [r3, #16]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d105      	bne.n	800a81c <HAL_UART_Receive+0x76>
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800a816:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a81a:	e02d      	b.n	800a878 <HAL_UART_Receive+0xd2>
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	22ff      	movs	r2, #255	@ 0xff
 800a820:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a824:	e028      	b.n	800a878 <HAL_UART_Receive+0xd2>
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	689b      	ldr	r3, [r3, #8]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d10d      	bne.n	800a84a <HAL_UART_Receive+0xa4>
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	691b      	ldr	r3, [r3, #16]
 800a832:	2b00      	cmp	r3, #0
 800a834:	d104      	bne.n	800a840 <HAL_UART_Receive+0x9a>
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	22ff      	movs	r2, #255	@ 0xff
 800a83a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a83e:	e01b      	b.n	800a878 <HAL_UART_Receive+0xd2>
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	227f      	movs	r2, #127	@ 0x7f
 800a844:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a848:	e016      	b.n	800a878 <HAL_UART_Receive+0xd2>
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	689b      	ldr	r3, [r3, #8]
 800a84e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a852:	d10d      	bne.n	800a870 <HAL_UART_Receive+0xca>
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	691b      	ldr	r3, [r3, #16]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d104      	bne.n	800a866 <HAL_UART_Receive+0xc0>
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	227f      	movs	r2, #127	@ 0x7f
 800a860:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a864:	e008      	b.n	800a878 <HAL_UART_Receive+0xd2>
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	223f      	movs	r2, #63	@ 0x3f
 800a86a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800a86e:	e003      	b.n	800a878 <HAL_UART_Receive+0xd2>
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	2200      	movs	r2, #0
 800a874:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a87e:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	689b      	ldr	r3, [r3, #8]
 800a884:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a888:	d108      	bne.n	800a89c <HAL_UART_Receive+0xf6>
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	691b      	ldr	r3, [r3, #16]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d104      	bne.n	800a89c <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800a892:	2300      	movs	r3, #0
 800a894:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	61bb      	str	r3, [r7, #24]
 800a89a:	e003      	b.n	800a8a4 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a8a4:	e036      	b.n	800a914 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	2120      	movs	r1, #32
 800a8b0:	68f8      	ldr	r0, [r7, #12]
 800a8b2:	f000 fc89 	bl	800b1c8 <UART_WaitOnFlagUntilTimeout>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d005      	beq.n	800a8c8 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	2220      	movs	r2, #32
 800a8c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800a8c4:	2303      	movs	r3, #3
 800a8c6:	e032      	b.n	800a92e <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d10c      	bne.n	800a8e8 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	8a7b      	ldrh	r3, [r7, #18]
 800a8d8:	4013      	ands	r3, r2
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	69bb      	ldr	r3, [r7, #24]
 800a8de:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	3302      	adds	r3, #2
 800a8e4:	61bb      	str	r3, [r7, #24]
 800a8e6:	e00c      	b.n	800a902 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8ee:	b2da      	uxtb	r2, r3
 800a8f0:	8a7b      	ldrh	r3, [r7, #18]
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	4013      	ands	r3, r2
 800a8f6:	b2da      	uxtb	r2, r3
 800a8f8:	69fb      	ldr	r3, [r7, #28]
 800a8fa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	3301      	adds	r3, #1
 800a900:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a908:	b29b      	uxth	r3, r3
 800a90a:	3b01      	subs	r3, #1
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d1c2      	bne.n	800a8a6 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2220      	movs	r2, #32
 800a924:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800a928:	2300      	movs	r3, #0
 800a92a:	e000      	b.n	800a92e <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800a92c:	2302      	movs	r3, #2
  }
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3720      	adds	r7, #32
 800a932:	46bd      	mov	sp, r7
 800a934:	bd80      	pop	{r7, pc}
	...

0800a938 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a93c:	b08c      	sub	sp, #48	@ 0x30
 800a93e:	af00      	add	r7, sp, #0
 800a940:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a942:	2300      	movs	r3, #0
 800a944:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a948:	697b      	ldr	r3, [r7, #20]
 800a94a:	689a      	ldr	r2, [r3, #8]
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	691b      	ldr	r3, [r3, #16]
 800a950:	431a      	orrs	r2, r3
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	695b      	ldr	r3, [r3, #20]
 800a956:	431a      	orrs	r2, r3
 800a958:	697b      	ldr	r3, [r7, #20]
 800a95a:	69db      	ldr	r3, [r3, #28]
 800a95c:	4313      	orrs	r3, r2
 800a95e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	4baa      	ldr	r3, [pc, #680]	@ (800ac10 <UART_SetConfig+0x2d8>)
 800a968:	4013      	ands	r3, r2
 800a96a:	697a      	ldr	r2, [r7, #20]
 800a96c:	6812      	ldr	r2, [r2, #0]
 800a96e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a970:	430b      	orrs	r3, r1
 800a972:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a974:	697b      	ldr	r3, [r7, #20]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	685b      	ldr	r3, [r3, #4]
 800a97a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a97e:	697b      	ldr	r3, [r7, #20]
 800a980:	68da      	ldr	r2, [r3, #12]
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	430a      	orrs	r2, r1
 800a988:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a98a:	697b      	ldr	r3, [r7, #20]
 800a98c:	699b      	ldr	r3, [r3, #24]
 800a98e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a9f      	ldr	r2, [pc, #636]	@ (800ac14 <UART_SetConfig+0x2dc>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d004      	beq.n	800a9a4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a99a:	697b      	ldr	r3, [r7, #20]
 800a99c:	6a1b      	ldr	r3, [r3, #32]
 800a99e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a9ae:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a9b2:	697a      	ldr	r2, [r7, #20]
 800a9b4:	6812      	ldr	r2, [r2, #0]
 800a9b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a9b8:	430b      	orrs	r3, r1
 800a9ba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c2:	f023 010f 	bic.w	r1, r3, #15
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a9ca:	697b      	ldr	r3, [r7, #20]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	430a      	orrs	r2, r1
 800a9d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	4a90      	ldr	r2, [pc, #576]	@ (800ac18 <UART_SetConfig+0x2e0>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d125      	bne.n	800aa28 <UART_SetConfig+0xf0>
 800a9dc:	4b8f      	ldr	r3, [pc, #572]	@ (800ac1c <UART_SetConfig+0x2e4>)
 800a9de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9e2:	f003 0303 	and.w	r3, r3, #3
 800a9e6:	2b03      	cmp	r3, #3
 800a9e8:	d81a      	bhi.n	800aa20 <UART_SetConfig+0xe8>
 800a9ea:	a201      	add	r2, pc, #4	@ (adr r2, 800a9f0 <UART_SetConfig+0xb8>)
 800a9ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f0:	0800aa01 	.word	0x0800aa01
 800a9f4:	0800aa11 	.word	0x0800aa11
 800a9f8:	0800aa09 	.word	0x0800aa09
 800a9fc:	0800aa19 	.word	0x0800aa19
 800aa00:	2301      	movs	r3, #1
 800aa02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa06:	e116      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa08:	2302      	movs	r3, #2
 800aa0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa0e:	e112      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa10:	2304      	movs	r3, #4
 800aa12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa16:	e10e      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa18:	2308      	movs	r3, #8
 800aa1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa1e:	e10a      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa20:	2310      	movs	r3, #16
 800aa22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa26:	e106      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa28:	697b      	ldr	r3, [r7, #20]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	4a7c      	ldr	r2, [pc, #496]	@ (800ac20 <UART_SetConfig+0x2e8>)
 800aa2e:	4293      	cmp	r3, r2
 800aa30:	d138      	bne.n	800aaa4 <UART_SetConfig+0x16c>
 800aa32:	4b7a      	ldr	r3, [pc, #488]	@ (800ac1c <UART_SetConfig+0x2e4>)
 800aa34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa38:	f003 030c 	and.w	r3, r3, #12
 800aa3c:	2b0c      	cmp	r3, #12
 800aa3e:	d82d      	bhi.n	800aa9c <UART_SetConfig+0x164>
 800aa40:	a201      	add	r2, pc, #4	@ (adr r2, 800aa48 <UART_SetConfig+0x110>)
 800aa42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa46:	bf00      	nop
 800aa48:	0800aa7d 	.word	0x0800aa7d
 800aa4c:	0800aa9d 	.word	0x0800aa9d
 800aa50:	0800aa9d 	.word	0x0800aa9d
 800aa54:	0800aa9d 	.word	0x0800aa9d
 800aa58:	0800aa8d 	.word	0x0800aa8d
 800aa5c:	0800aa9d 	.word	0x0800aa9d
 800aa60:	0800aa9d 	.word	0x0800aa9d
 800aa64:	0800aa9d 	.word	0x0800aa9d
 800aa68:	0800aa85 	.word	0x0800aa85
 800aa6c:	0800aa9d 	.word	0x0800aa9d
 800aa70:	0800aa9d 	.word	0x0800aa9d
 800aa74:	0800aa9d 	.word	0x0800aa9d
 800aa78:	0800aa95 	.word	0x0800aa95
 800aa7c:	2300      	movs	r3, #0
 800aa7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa82:	e0d8      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa84:	2302      	movs	r3, #2
 800aa86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa8a:	e0d4      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa8c:	2304      	movs	r3, #4
 800aa8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa92:	e0d0      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa94:	2308      	movs	r3, #8
 800aa96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aa9a:	e0cc      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aa9c:	2310      	movs	r3, #16
 800aa9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaa2:	e0c8      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a5e      	ldr	r2, [pc, #376]	@ (800ac24 <UART_SetConfig+0x2ec>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d125      	bne.n	800aafa <UART_SetConfig+0x1c2>
 800aaae:	4b5b      	ldr	r3, [pc, #364]	@ (800ac1c <UART_SetConfig+0x2e4>)
 800aab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aab4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800aab8:	2b30      	cmp	r3, #48	@ 0x30
 800aaba:	d016      	beq.n	800aaea <UART_SetConfig+0x1b2>
 800aabc:	2b30      	cmp	r3, #48	@ 0x30
 800aabe:	d818      	bhi.n	800aaf2 <UART_SetConfig+0x1ba>
 800aac0:	2b20      	cmp	r3, #32
 800aac2:	d00a      	beq.n	800aada <UART_SetConfig+0x1a2>
 800aac4:	2b20      	cmp	r3, #32
 800aac6:	d814      	bhi.n	800aaf2 <UART_SetConfig+0x1ba>
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d002      	beq.n	800aad2 <UART_SetConfig+0x19a>
 800aacc:	2b10      	cmp	r3, #16
 800aace:	d008      	beq.n	800aae2 <UART_SetConfig+0x1aa>
 800aad0:	e00f      	b.n	800aaf2 <UART_SetConfig+0x1ba>
 800aad2:	2300      	movs	r3, #0
 800aad4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aad8:	e0ad      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aada:	2302      	movs	r3, #2
 800aadc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aae0:	e0a9      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aae2:	2304      	movs	r3, #4
 800aae4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aae8:	e0a5      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aaea:	2308      	movs	r3, #8
 800aaec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf0:	e0a1      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aaf2:	2310      	movs	r3, #16
 800aaf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aaf8:	e09d      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aafa:	697b      	ldr	r3, [r7, #20]
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	4a4a      	ldr	r2, [pc, #296]	@ (800ac28 <UART_SetConfig+0x2f0>)
 800ab00:	4293      	cmp	r3, r2
 800ab02:	d125      	bne.n	800ab50 <UART_SetConfig+0x218>
 800ab04:	4b45      	ldr	r3, [pc, #276]	@ (800ac1c <UART_SetConfig+0x2e4>)
 800ab06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800ab0e:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab10:	d016      	beq.n	800ab40 <UART_SetConfig+0x208>
 800ab12:	2bc0      	cmp	r3, #192	@ 0xc0
 800ab14:	d818      	bhi.n	800ab48 <UART_SetConfig+0x210>
 800ab16:	2b80      	cmp	r3, #128	@ 0x80
 800ab18:	d00a      	beq.n	800ab30 <UART_SetConfig+0x1f8>
 800ab1a:	2b80      	cmp	r3, #128	@ 0x80
 800ab1c:	d814      	bhi.n	800ab48 <UART_SetConfig+0x210>
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d002      	beq.n	800ab28 <UART_SetConfig+0x1f0>
 800ab22:	2b40      	cmp	r3, #64	@ 0x40
 800ab24:	d008      	beq.n	800ab38 <UART_SetConfig+0x200>
 800ab26:	e00f      	b.n	800ab48 <UART_SetConfig+0x210>
 800ab28:	2300      	movs	r3, #0
 800ab2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab2e:	e082      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab30:	2302      	movs	r3, #2
 800ab32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab36:	e07e      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab38:	2304      	movs	r3, #4
 800ab3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab3e:	e07a      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab40:	2308      	movs	r3, #8
 800ab42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab46:	e076      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab48:	2310      	movs	r3, #16
 800ab4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab4e:	e072      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab50:	697b      	ldr	r3, [r7, #20]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a35      	ldr	r2, [pc, #212]	@ (800ac2c <UART_SetConfig+0x2f4>)
 800ab56:	4293      	cmp	r3, r2
 800ab58:	d12a      	bne.n	800abb0 <UART_SetConfig+0x278>
 800ab5a:	4b30      	ldr	r3, [pc, #192]	@ (800ac1c <UART_SetConfig+0x2e4>)
 800ab5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab68:	d01a      	beq.n	800aba0 <UART_SetConfig+0x268>
 800ab6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab6e:	d81b      	bhi.n	800aba8 <UART_SetConfig+0x270>
 800ab70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab74:	d00c      	beq.n	800ab90 <UART_SetConfig+0x258>
 800ab76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab7a:	d815      	bhi.n	800aba8 <UART_SetConfig+0x270>
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d003      	beq.n	800ab88 <UART_SetConfig+0x250>
 800ab80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab84:	d008      	beq.n	800ab98 <UART_SetConfig+0x260>
 800ab86:	e00f      	b.n	800aba8 <UART_SetConfig+0x270>
 800ab88:	2300      	movs	r3, #0
 800ab8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab8e:	e052      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab90:	2302      	movs	r3, #2
 800ab92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab96:	e04e      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ab98:	2304      	movs	r3, #4
 800ab9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ab9e:	e04a      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aba0:	2308      	movs	r3, #8
 800aba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aba6:	e046      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800aba8:	2310      	movs	r3, #16
 800abaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abae:	e042      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4a17      	ldr	r2, [pc, #92]	@ (800ac14 <UART_SetConfig+0x2dc>)
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d13a      	bne.n	800ac30 <UART_SetConfig+0x2f8>
 800abba:	4b18      	ldr	r3, [pc, #96]	@ (800ac1c <UART_SetConfig+0x2e4>)
 800abbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abc0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800abc4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800abc8:	d01a      	beq.n	800ac00 <UART_SetConfig+0x2c8>
 800abca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800abce:	d81b      	bhi.n	800ac08 <UART_SetConfig+0x2d0>
 800abd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abd4:	d00c      	beq.n	800abf0 <UART_SetConfig+0x2b8>
 800abd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800abda:	d815      	bhi.n	800ac08 <UART_SetConfig+0x2d0>
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d003      	beq.n	800abe8 <UART_SetConfig+0x2b0>
 800abe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800abe4:	d008      	beq.n	800abf8 <UART_SetConfig+0x2c0>
 800abe6:	e00f      	b.n	800ac08 <UART_SetConfig+0x2d0>
 800abe8:	2300      	movs	r3, #0
 800abea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abee:	e022      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800abf0:	2302      	movs	r3, #2
 800abf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abf6:	e01e      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800abf8:	2304      	movs	r3, #4
 800abfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800abfe:	e01a      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ac00:	2308      	movs	r3, #8
 800ac02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac06:	e016      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ac08:	2310      	movs	r3, #16
 800ac0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ac0e:	e012      	b.n	800ac36 <UART_SetConfig+0x2fe>
 800ac10:	cfff69f3 	.word	0xcfff69f3
 800ac14:	40008000 	.word	0x40008000
 800ac18:	40013800 	.word	0x40013800
 800ac1c:	40021000 	.word	0x40021000
 800ac20:	40004400 	.word	0x40004400
 800ac24:	40004800 	.word	0x40004800
 800ac28:	40004c00 	.word	0x40004c00
 800ac2c:	40005000 	.word	0x40005000
 800ac30:	2310      	movs	r3, #16
 800ac32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	4aae      	ldr	r2, [pc, #696]	@ (800aef4 <UART_SetConfig+0x5bc>)
 800ac3c:	4293      	cmp	r3, r2
 800ac3e:	f040 8097 	bne.w	800ad70 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ac42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ac46:	2b08      	cmp	r3, #8
 800ac48:	d823      	bhi.n	800ac92 <UART_SetConfig+0x35a>
 800ac4a:	a201      	add	r2, pc, #4	@ (adr r2, 800ac50 <UART_SetConfig+0x318>)
 800ac4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac50:	0800ac75 	.word	0x0800ac75
 800ac54:	0800ac93 	.word	0x0800ac93
 800ac58:	0800ac7d 	.word	0x0800ac7d
 800ac5c:	0800ac93 	.word	0x0800ac93
 800ac60:	0800ac83 	.word	0x0800ac83
 800ac64:	0800ac93 	.word	0x0800ac93
 800ac68:	0800ac93 	.word	0x0800ac93
 800ac6c:	0800ac93 	.word	0x0800ac93
 800ac70:	0800ac8b 	.word	0x0800ac8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ac74:	f7fd fb14 	bl	80082a0 <HAL_RCC_GetPCLK1Freq>
 800ac78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac7a:	e010      	b.n	800ac9e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ac7c:	4b9e      	ldr	r3, [pc, #632]	@ (800aef8 <UART_SetConfig+0x5c0>)
 800ac7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac80:	e00d      	b.n	800ac9e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ac82:	f7fd fa9f 	bl	80081c4 <HAL_RCC_GetSysClockFreq>
 800ac86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ac88:	e009      	b.n	800ac9e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ac8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ac90:	e005      	b.n	800ac9e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800ac92:	2300      	movs	r3, #0
 800ac94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ac96:	2301      	movs	r3, #1
 800ac98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ac9c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ac9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	f000 8130 	beq.w	800af06 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acaa:	4a94      	ldr	r2, [pc, #592]	@ (800aefc <UART_SetConfig+0x5c4>)
 800acac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acb0:	461a      	mov	r2, r3
 800acb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb4:	fbb3 f3f2 	udiv	r3, r3, r2
 800acb8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	685a      	ldr	r2, [r3, #4]
 800acbe:	4613      	mov	r3, r2
 800acc0:	005b      	lsls	r3, r3, #1
 800acc2:	4413      	add	r3, r2
 800acc4:	69ba      	ldr	r2, [r7, #24]
 800acc6:	429a      	cmp	r2, r3
 800acc8:	d305      	bcc.n	800acd6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800acd0:	69ba      	ldr	r2, [r7, #24]
 800acd2:	429a      	cmp	r2, r3
 800acd4:	d903      	bls.n	800acde <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800acd6:	2301      	movs	r3, #1
 800acd8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800acdc:	e113      	b.n	800af06 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800acde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ace0:	2200      	movs	r2, #0
 800ace2:	60bb      	str	r3, [r7, #8]
 800ace4:	60fa      	str	r2, [r7, #12]
 800ace6:	697b      	ldr	r3, [r7, #20]
 800ace8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acea:	4a84      	ldr	r2, [pc, #528]	@ (800aefc <UART_SetConfig+0x5c4>)
 800acec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800acf0:	b29b      	uxth	r3, r3
 800acf2:	2200      	movs	r2, #0
 800acf4:	603b      	str	r3, [r7, #0]
 800acf6:	607a      	str	r2, [r7, #4]
 800acf8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800acfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ad00:	f7f5 ffea 	bl	8000cd8 <__aeabi_uldivmod>
 800ad04:	4602      	mov	r2, r0
 800ad06:	460b      	mov	r3, r1
 800ad08:	4610      	mov	r0, r2
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	f04f 0200 	mov.w	r2, #0
 800ad10:	f04f 0300 	mov.w	r3, #0
 800ad14:	020b      	lsls	r3, r1, #8
 800ad16:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ad1a:	0202      	lsls	r2, r0, #8
 800ad1c:	6979      	ldr	r1, [r7, #20]
 800ad1e:	6849      	ldr	r1, [r1, #4]
 800ad20:	0849      	lsrs	r1, r1, #1
 800ad22:	2000      	movs	r0, #0
 800ad24:	460c      	mov	r4, r1
 800ad26:	4605      	mov	r5, r0
 800ad28:	eb12 0804 	adds.w	r8, r2, r4
 800ad2c:	eb43 0905 	adc.w	r9, r3, r5
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	2200      	movs	r2, #0
 800ad36:	469a      	mov	sl, r3
 800ad38:	4693      	mov	fp, r2
 800ad3a:	4652      	mov	r2, sl
 800ad3c:	465b      	mov	r3, fp
 800ad3e:	4640      	mov	r0, r8
 800ad40:	4649      	mov	r1, r9
 800ad42:	f7f5 ffc9 	bl	8000cd8 <__aeabi_uldivmod>
 800ad46:	4602      	mov	r2, r0
 800ad48:	460b      	mov	r3, r1
 800ad4a:	4613      	mov	r3, r2
 800ad4c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ad4e:	6a3b      	ldr	r3, [r7, #32]
 800ad50:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ad54:	d308      	bcc.n	800ad68 <UART_SetConfig+0x430>
 800ad56:	6a3b      	ldr	r3, [r7, #32]
 800ad58:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ad5c:	d204      	bcs.n	800ad68 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	6a3a      	ldr	r2, [r7, #32]
 800ad64:	60da      	str	r2, [r3, #12]
 800ad66:	e0ce      	b.n	800af06 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ad6e:	e0ca      	b.n	800af06 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	69db      	ldr	r3, [r3, #28]
 800ad74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad78:	d166      	bne.n	800ae48 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800ad7a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ad7e:	2b08      	cmp	r3, #8
 800ad80:	d827      	bhi.n	800add2 <UART_SetConfig+0x49a>
 800ad82:	a201      	add	r2, pc, #4	@ (adr r2, 800ad88 <UART_SetConfig+0x450>)
 800ad84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad88:	0800adad 	.word	0x0800adad
 800ad8c:	0800adb5 	.word	0x0800adb5
 800ad90:	0800adbd 	.word	0x0800adbd
 800ad94:	0800add3 	.word	0x0800add3
 800ad98:	0800adc3 	.word	0x0800adc3
 800ad9c:	0800add3 	.word	0x0800add3
 800ada0:	0800add3 	.word	0x0800add3
 800ada4:	0800add3 	.word	0x0800add3
 800ada8:	0800adcb 	.word	0x0800adcb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800adac:	f7fd fa78 	bl	80082a0 <HAL_RCC_GetPCLK1Freq>
 800adb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800adb2:	e014      	b.n	800adde <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800adb4:	f7fd fa8a 	bl	80082cc <HAL_RCC_GetPCLK2Freq>
 800adb8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800adba:	e010      	b.n	800adde <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800adbc:	4b4e      	ldr	r3, [pc, #312]	@ (800aef8 <UART_SetConfig+0x5c0>)
 800adbe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800adc0:	e00d      	b.n	800adde <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800adc2:	f7fd f9ff 	bl	80081c4 <HAL_RCC_GetSysClockFreq>
 800adc6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800adc8:	e009      	b.n	800adde <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800adca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800adce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800add0:	e005      	b.n	800adde <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800add2:	2300      	movs	r3, #0
 800add4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800add6:	2301      	movs	r3, #1
 800add8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800addc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800adde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	f000 8090 	beq.w	800af06 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ade6:	697b      	ldr	r3, [r7, #20]
 800ade8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adea:	4a44      	ldr	r2, [pc, #272]	@ (800aefc <UART_SetConfig+0x5c4>)
 800adec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adf0:	461a      	mov	r2, r3
 800adf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adf4:	fbb3 f3f2 	udiv	r3, r3, r2
 800adf8:	005a      	lsls	r2, r3, #1
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	685b      	ldr	r3, [r3, #4]
 800adfe:	085b      	lsrs	r3, r3, #1
 800ae00:	441a      	add	r2, r3
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	685b      	ldr	r3, [r3, #4]
 800ae06:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ae0c:	6a3b      	ldr	r3, [r7, #32]
 800ae0e:	2b0f      	cmp	r3, #15
 800ae10:	d916      	bls.n	800ae40 <UART_SetConfig+0x508>
 800ae12:	6a3b      	ldr	r3, [r7, #32]
 800ae14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae18:	d212      	bcs.n	800ae40 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ae1a:	6a3b      	ldr	r3, [r7, #32]
 800ae1c:	b29b      	uxth	r3, r3
 800ae1e:	f023 030f 	bic.w	r3, r3, #15
 800ae22:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ae24:	6a3b      	ldr	r3, [r7, #32]
 800ae26:	085b      	lsrs	r3, r3, #1
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	f003 0307 	and.w	r3, r3, #7
 800ae2e:	b29a      	uxth	r2, r3
 800ae30:	8bfb      	ldrh	r3, [r7, #30]
 800ae32:	4313      	orrs	r3, r2
 800ae34:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	8bfa      	ldrh	r2, [r7, #30]
 800ae3c:	60da      	str	r2, [r3, #12]
 800ae3e:	e062      	b.n	800af06 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800ae40:	2301      	movs	r3, #1
 800ae42:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ae46:	e05e      	b.n	800af06 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ae48:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ae4c:	2b08      	cmp	r3, #8
 800ae4e:	d828      	bhi.n	800aea2 <UART_SetConfig+0x56a>
 800ae50:	a201      	add	r2, pc, #4	@ (adr r2, 800ae58 <UART_SetConfig+0x520>)
 800ae52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae56:	bf00      	nop
 800ae58:	0800ae7d 	.word	0x0800ae7d
 800ae5c:	0800ae85 	.word	0x0800ae85
 800ae60:	0800ae8d 	.word	0x0800ae8d
 800ae64:	0800aea3 	.word	0x0800aea3
 800ae68:	0800ae93 	.word	0x0800ae93
 800ae6c:	0800aea3 	.word	0x0800aea3
 800ae70:	0800aea3 	.word	0x0800aea3
 800ae74:	0800aea3 	.word	0x0800aea3
 800ae78:	0800ae9b 	.word	0x0800ae9b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae7c:	f7fd fa10 	bl	80082a0 <HAL_RCC_GetPCLK1Freq>
 800ae80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae82:	e014      	b.n	800aeae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae84:	f7fd fa22 	bl	80082cc <HAL_RCC_GetPCLK2Freq>
 800ae88:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae8a:	e010      	b.n	800aeae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae8c:	4b1a      	ldr	r3, [pc, #104]	@ (800aef8 <UART_SetConfig+0x5c0>)
 800ae8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ae90:	e00d      	b.n	800aeae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae92:	f7fd f997 	bl	80081c4 <HAL_RCC_GetSysClockFreq>
 800ae96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ae98:	e009      	b.n	800aeae <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ae9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800aea0:	e005      	b.n	800aeae <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800aea2:	2300      	movs	r3, #0
 800aea4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800aea6:	2301      	movs	r3, #1
 800aea8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800aeac:	bf00      	nop
    }

    if (pclk != 0U)
 800aeae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d028      	beq.n	800af06 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800aeb4:	697b      	ldr	r3, [r7, #20]
 800aeb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aeb8:	4a10      	ldr	r2, [pc, #64]	@ (800aefc <UART_SetConfig+0x5c4>)
 800aeba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800aebe:	461a      	mov	r2, r3
 800aec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec2:	fbb3 f2f2 	udiv	r2, r3, r2
 800aec6:	697b      	ldr	r3, [r7, #20]
 800aec8:	685b      	ldr	r3, [r3, #4]
 800aeca:	085b      	lsrs	r3, r3, #1
 800aecc:	441a      	add	r2, r3
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	685b      	ldr	r3, [r3, #4]
 800aed2:	fbb2 f3f3 	udiv	r3, r2, r3
 800aed6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aed8:	6a3b      	ldr	r3, [r7, #32]
 800aeda:	2b0f      	cmp	r3, #15
 800aedc:	d910      	bls.n	800af00 <UART_SetConfig+0x5c8>
 800aede:	6a3b      	ldr	r3, [r7, #32]
 800aee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800aee4:	d20c      	bcs.n	800af00 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800aee6:	6a3b      	ldr	r3, [r7, #32]
 800aee8:	b29a      	uxth	r2, r3
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	60da      	str	r2, [r3, #12]
 800aef0:	e009      	b.n	800af06 <UART_SetConfig+0x5ce>
 800aef2:	bf00      	nop
 800aef4:	40008000 	.word	0x40008000
 800aef8:	00f42400 	.word	0x00f42400
 800aefc:	080114b0 	.word	0x080114b0
      }
      else
      {
        ret = HAL_ERROR;
 800af00:	2301      	movs	r3, #1
 800af02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	2201      	movs	r2, #1
 800af0a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	2201      	movs	r2, #1
 800af12:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	2200      	movs	r2, #0
 800af1a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	2200      	movs	r2, #0
 800af20:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800af22:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800af26:	4618      	mov	r0, r3
 800af28:	3730      	adds	r7, #48	@ 0x30
 800af2a:	46bd      	mov	sp, r7
 800af2c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800af30 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800af30:	b480      	push	{r7}
 800af32:	b083      	sub	sp, #12
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af3c:	f003 0308 	and.w	r3, r3, #8
 800af40:	2b00      	cmp	r3, #0
 800af42:	d00a      	beq.n	800af5a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	430a      	orrs	r2, r1
 800af58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af5e:	f003 0301 	and.w	r3, r3, #1
 800af62:	2b00      	cmp	r3, #0
 800af64:	d00a      	beq.n	800af7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	685b      	ldr	r3, [r3, #4]
 800af6c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	430a      	orrs	r2, r1
 800af7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af80:	f003 0302 	and.w	r3, r3, #2
 800af84:	2b00      	cmp	r3, #0
 800af86:	d00a      	beq.n	800af9e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	430a      	orrs	r2, r1
 800af9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afa2:	f003 0304 	and.w	r3, r3, #4
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d00a      	beq.n	800afc0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	685b      	ldr	r3, [r3, #4]
 800afb0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	430a      	orrs	r2, r1
 800afbe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc4:	f003 0310 	and.w	r3, r3, #16
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d00a      	beq.n	800afe2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	689b      	ldr	r3, [r3, #8]
 800afd2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	430a      	orrs	r2, r1
 800afe0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afe6:	f003 0320 	and.w	r3, r3, #32
 800afea:	2b00      	cmp	r3, #0
 800afec:	d00a      	beq.n	800b004 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	689b      	ldr	r3, [r3, #8]
 800aff4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	430a      	orrs	r2, r1
 800b002:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d01a      	beq.n	800b046 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	685b      	ldr	r3, [r3, #4]
 800b016:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	430a      	orrs	r2, r1
 800b024:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b02a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b02e:	d10a      	bne.n	800b046 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	430a      	orrs	r2, r1
 800b044:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b04a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d00a      	beq.n	800b068 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	430a      	orrs	r2, r1
 800b066:	605a      	str	r2, [r3, #4]
  }
}
 800b068:	bf00      	nop
 800b06a:	370c      	adds	r7, #12
 800b06c:	46bd      	mov	sp, r7
 800b06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b072:	4770      	bx	lr

0800b074 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b098      	sub	sp, #96	@ 0x60
 800b078:	af02      	add	r7, sp, #8
 800b07a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b084:	f7f9 f87c 	bl	8004180 <HAL_GetTick>
 800b088:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f003 0308 	and.w	r3, r3, #8
 800b094:	2b08      	cmp	r3, #8
 800b096:	d12f      	bne.n	800b0f8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b098:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b09c:	9300      	str	r3, [sp, #0]
 800b09e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 f88e 	bl	800b1c8 <UART_WaitOnFlagUntilTimeout>
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d022      	beq.n	800b0f8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ba:	e853 3f00 	ldrex	r3, [r3]
 800b0be:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b0c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b0c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0c6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b0d0:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0d2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b0d6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b0d8:	e841 2300 	strex	r3, r2, [r1]
 800b0dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b0de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d1e6      	bne.n	800b0b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2220      	movs	r2, #32
 800b0e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b0f4:	2303      	movs	r3, #3
 800b0f6:	e063      	b.n	800b1c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	f003 0304 	and.w	r3, r3, #4
 800b102:	2b04      	cmp	r3, #4
 800b104:	d149      	bne.n	800b19a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b106:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b10a:	9300      	str	r3, [sp, #0]
 800b10c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b10e:	2200      	movs	r2, #0
 800b110:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f000 f857 	bl	800b1c8 <UART_WaitOnFlagUntilTimeout>
 800b11a:	4603      	mov	r3, r0
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d03c      	beq.n	800b19a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b128:	e853 3f00 	ldrex	r3, [r3]
 800b12c:	623b      	str	r3, [r7, #32]
   return(result);
 800b12e:	6a3b      	ldr	r3, [r7, #32]
 800b130:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b134:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	461a      	mov	r2, r3
 800b13c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b13e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b140:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b142:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b144:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b146:	e841 2300 	strex	r3, r2, [r1]
 800b14a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b14c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d1e6      	bne.n	800b120 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	3308      	adds	r3, #8
 800b158:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	e853 3f00 	ldrex	r3, [r3]
 800b160:	60fb      	str	r3, [r7, #12]
   return(result);
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	f023 0301 	bic.w	r3, r3, #1
 800b168:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	3308      	adds	r3, #8
 800b170:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b172:	61fa      	str	r2, [r7, #28]
 800b174:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b176:	69b9      	ldr	r1, [r7, #24]
 800b178:	69fa      	ldr	r2, [r7, #28]
 800b17a:	e841 2300 	strex	r3, r2, [r1]
 800b17e:	617b      	str	r3, [r7, #20]
   return(result);
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	2b00      	cmp	r3, #0
 800b184:	d1e5      	bne.n	800b152 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2220      	movs	r2, #32
 800b18a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	2200      	movs	r2, #0
 800b192:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b196:	2303      	movs	r3, #3
 800b198:	e012      	b.n	800b1c0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	2220      	movs	r2, #32
 800b19e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	2220      	movs	r2, #32
 800b1a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2200      	movs	r2, #0
 800b1ae:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1be:	2300      	movs	r3, #0
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3758      	adds	r7, #88	@ 0x58
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bd80      	pop	{r7, pc}

0800b1c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b084      	sub	sp, #16
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	603b      	str	r3, [r7, #0]
 800b1d4:	4613      	mov	r3, r2
 800b1d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b1d8:	e04f      	b.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1da:	69bb      	ldr	r3, [r7, #24]
 800b1dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1e0:	d04b      	beq.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1e2:	f7f8 ffcd 	bl	8004180 <HAL_GetTick>
 800b1e6:	4602      	mov	r2, r0
 800b1e8:	683b      	ldr	r3, [r7, #0]
 800b1ea:	1ad3      	subs	r3, r2, r3
 800b1ec:	69ba      	ldr	r2, [r7, #24]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d302      	bcc.n	800b1f8 <UART_WaitOnFlagUntilTimeout+0x30>
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d101      	bne.n	800b1fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	e04e      	b.n	800b29a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	f003 0304 	and.w	r3, r3, #4
 800b206:	2b00      	cmp	r3, #0
 800b208:	d037      	beq.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	2b80      	cmp	r3, #128	@ 0x80
 800b20e:	d034      	beq.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb2>
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	2b40      	cmp	r3, #64	@ 0x40
 800b214:	d031      	beq.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	69db      	ldr	r3, [r3, #28]
 800b21c:	f003 0308 	and.w	r3, r3, #8
 800b220:	2b08      	cmp	r3, #8
 800b222:	d110      	bne.n	800b246 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	2208      	movs	r2, #8
 800b22a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b22c:	68f8      	ldr	r0, [r7, #12]
 800b22e:	f000 f838 	bl	800b2a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2208      	movs	r2, #8
 800b236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	2200      	movs	r2, #0
 800b23e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b242:	2301      	movs	r3, #1
 800b244:	e029      	b.n	800b29a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	69db      	ldr	r3, [r3, #28]
 800b24c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b250:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b254:	d111      	bne.n	800b27a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b25e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b260:	68f8      	ldr	r0, [r7, #12]
 800b262:	f000 f81e 	bl	800b2a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	2220      	movs	r2, #32
 800b26a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	2200      	movs	r2, #0
 800b272:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b276:	2303      	movs	r3, #3
 800b278:	e00f      	b.n	800b29a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	69da      	ldr	r2, [r3, #28]
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	4013      	ands	r3, r2
 800b284:	68ba      	ldr	r2, [r7, #8]
 800b286:	429a      	cmp	r2, r3
 800b288:	bf0c      	ite	eq
 800b28a:	2301      	moveq	r3, #1
 800b28c:	2300      	movne	r3, #0
 800b28e:	b2db      	uxtb	r3, r3
 800b290:	461a      	mov	r2, r3
 800b292:	79fb      	ldrb	r3, [r7, #7]
 800b294:	429a      	cmp	r2, r3
 800b296:	d0a0      	beq.n	800b1da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b298:	2300      	movs	r3, #0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2a2:	b480      	push	{r7}
 800b2a4:	b095      	sub	sp, #84	@ 0x54
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2b2:	e853 3f00 	ldrex	r3, [r3]
 800b2b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b2b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b2be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	461a      	mov	r2, r3
 800b2c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b2c8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b2ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b2ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b2d0:	e841 2300 	strex	r3, r2, [r1]
 800b2d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b2d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d1e6      	bne.n	800b2aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	3308      	adds	r3, #8
 800b2e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2e4:	6a3b      	ldr	r3, [r7, #32]
 800b2e6:	e853 3f00 	ldrex	r3, [r3]
 800b2ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800b2ec:	69fb      	ldr	r3, [r7, #28]
 800b2ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2f2:	f023 0301 	bic.w	r3, r3, #1
 800b2f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	3308      	adds	r3, #8
 800b2fe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b300:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b302:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b304:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b306:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b308:	e841 2300 	strex	r3, r2, [r1]
 800b30c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b310:	2b00      	cmp	r3, #0
 800b312:	d1e3      	bne.n	800b2dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b318:	2b01      	cmp	r3, #1
 800b31a:	d118      	bne.n	800b34e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	e853 3f00 	ldrex	r3, [r3]
 800b328:	60bb      	str	r3, [r7, #8]
   return(result);
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	f023 0310 	bic.w	r3, r3, #16
 800b330:	647b      	str	r3, [r7, #68]	@ 0x44
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	461a      	mov	r2, r3
 800b338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b33a:	61bb      	str	r3, [r7, #24]
 800b33c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b33e:	6979      	ldr	r1, [r7, #20]
 800b340:	69ba      	ldr	r2, [r7, #24]
 800b342:	e841 2300 	strex	r3, r2, [r1]
 800b346:	613b      	str	r3, [r7, #16]
   return(result);
 800b348:	693b      	ldr	r3, [r7, #16]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d1e6      	bne.n	800b31c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	2220      	movs	r2, #32
 800b352:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2200      	movs	r2, #0
 800b35a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b362:	bf00      	nop
 800b364:	3754      	adds	r7, #84	@ 0x54
 800b366:	46bd      	mov	sp, r7
 800b368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36c:	4770      	bx	lr

0800b36e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b36e:	b480      	push	{r7}
 800b370:	b085      	sub	sp, #20
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b37c:	2b01      	cmp	r3, #1
 800b37e:	d101      	bne.n	800b384 <HAL_UARTEx_DisableFifoMode+0x16>
 800b380:	2302      	movs	r3, #2
 800b382:	e027      	b.n	800b3d4 <HAL_UARTEx_DisableFifoMode+0x66>
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2224      	movs	r2, #36	@ 0x24
 800b390:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f022 0201 	bic.w	r2, r2, #1
 800b3aa:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b3b2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	68fa      	ldr	r2, [r7, #12]
 800b3c0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	2220      	movs	r2, #32
 800b3c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	2200      	movs	r2, #0
 800b3ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b3d2:	2300      	movs	r3, #0
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3714      	adds	r7, #20
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr

0800b3e0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b084      	sub	sp, #16
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
 800b3e8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d101      	bne.n	800b3f8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	e02d      	b.n	800b454 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2224      	movs	r2, #36	@ 0x24
 800b404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f022 0201 	bic.w	r2, r2, #1
 800b41e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	689b      	ldr	r3, [r3, #8]
 800b426:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	683a      	ldr	r2, [r7, #0]
 800b430:	430a      	orrs	r2, r1
 800b432:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f000 f84f 	bl	800b4d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	68fa      	ldr	r2, [r7, #12]
 800b440:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	2220      	movs	r2, #32
 800b446:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b452:	2300      	movs	r3, #0
}
 800b454:	4618      	mov	r0, r3
 800b456:	3710      	adds	r7, #16
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b084      	sub	sp, #16
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
 800b464:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b46c:	2b01      	cmp	r3, #1
 800b46e:	d101      	bne.n	800b474 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b470:	2302      	movs	r3, #2
 800b472:	e02d      	b.n	800b4d0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2224      	movs	r2, #36	@ 0x24
 800b480:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	681a      	ldr	r2, [r3, #0]
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	f022 0201 	bic.w	r2, r2, #1
 800b49a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	683a      	ldr	r2, [r7, #0]
 800b4ac:	430a      	orrs	r2, r1
 800b4ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b4b0:	6878      	ldr	r0, [r7, #4]
 800b4b2:	f000 f811 	bl	800b4d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	68fa      	ldr	r2, [r7, #12]
 800b4bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2220      	movs	r2, #32
 800b4c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	2200      	movs	r2, #0
 800b4ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b4ce:	2300      	movs	r3, #0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3710      	adds	r7, #16
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b085      	sub	sp, #20
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d108      	bne.n	800b4fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2201      	movs	r2, #1
 800b4ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b4f8:	e031      	b.n	800b55e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b4fa:	2308      	movs	r3, #8
 800b4fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b4fe:	2308      	movs	r3, #8
 800b500:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	689b      	ldr	r3, [r3, #8]
 800b508:	0e5b      	lsrs	r3, r3, #25
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	f003 0307 	and.w	r3, r3, #7
 800b510:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	689b      	ldr	r3, [r3, #8]
 800b518:	0f5b      	lsrs	r3, r3, #29
 800b51a:	b2db      	uxtb	r3, r3
 800b51c:	f003 0307 	and.w	r3, r3, #7
 800b520:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b522:	7bbb      	ldrb	r3, [r7, #14]
 800b524:	7b3a      	ldrb	r2, [r7, #12]
 800b526:	4911      	ldr	r1, [pc, #68]	@ (800b56c <UARTEx_SetNbDataToProcess+0x94>)
 800b528:	5c8a      	ldrb	r2, [r1, r2]
 800b52a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b52e:	7b3a      	ldrb	r2, [r7, #12]
 800b530:	490f      	ldr	r1, [pc, #60]	@ (800b570 <UARTEx_SetNbDataToProcess+0x98>)
 800b532:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b534:	fb93 f3f2 	sdiv	r3, r3, r2
 800b538:	b29a      	uxth	r2, r3
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b540:	7bfb      	ldrb	r3, [r7, #15]
 800b542:	7b7a      	ldrb	r2, [r7, #13]
 800b544:	4909      	ldr	r1, [pc, #36]	@ (800b56c <UARTEx_SetNbDataToProcess+0x94>)
 800b546:	5c8a      	ldrb	r2, [r1, r2]
 800b548:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b54c:	7b7a      	ldrb	r2, [r7, #13]
 800b54e:	4908      	ldr	r1, [pc, #32]	@ (800b570 <UARTEx_SetNbDataToProcess+0x98>)
 800b550:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b552:	fb93 f3f2 	sdiv	r3, r3, r2
 800b556:	b29a      	uxth	r2, r3
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b55e:	bf00      	nop
 800b560:	3714      	adds	r7, #20
 800b562:	46bd      	mov	sp, r7
 800b564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b568:	4770      	bx	lr
 800b56a:	bf00      	nop
 800b56c:	080114c8 	.word	0x080114c8
 800b570:	080114d0 	.word	0x080114d0

0800b574 <__cvt>:
 800b574:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b578:	ec57 6b10 	vmov	r6, r7, d0
 800b57c:	2f00      	cmp	r7, #0
 800b57e:	460c      	mov	r4, r1
 800b580:	4619      	mov	r1, r3
 800b582:	463b      	mov	r3, r7
 800b584:	bfbb      	ittet	lt
 800b586:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b58a:	461f      	movlt	r7, r3
 800b58c:	2300      	movge	r3, #0
 800b58e:	232d      	movlt	r3, #45	@ 0x2d
 800b590:	700b      	strb	r3, [r1, #0]
 800b592:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b594:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b598:	4691      	mov	r9, r2
 800b59a:	f023 0820 	bic.w	r8, r3, #32
 800b59e:	bfbc      	itt	lt
 800b5a0:	4632      	movlt	r2, r6
 800b5a2:	4616      	movlt	r6, r2
 800b5a4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b5a8:	d005      	beq.n	800b5b6 <__cvt+0x42>
 800b5aa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b5ae:	d100      	bne.n	800b5b2 <__cvt+0x3e>
 800b5b0:	3401      	adds	r4, #1
 800b5b2:	2102      	movs	r1, #2
 800b5b4:	e000      	b.n	800b5b8 <__cvt+0x44>
 800b5b6:	2103      	movs	r1, #3
 800b5b8:	ab03      	add	r3, sp, #12
 800b5ba:	9301      	str	r3, [sp, #4]
 800b5bc:	ab02      	add	r3, sp, #8
 800b5be:	9300      	str	r3, [sp, #0]
 800b5c0:	ec47 6b10 	vmov	d0, r6, r7
 800b5c4:	4653      	mov	r3, sl
 800b5c6:	4622      	mov	r2, r4
 800b5c8:	f001 f86e 	bl	800c6a8 <_dtoa_r>
 800b5cc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	d119      	bne.n	800b608 <__cvt+0x94>
 800b5d4:	f019 0f01 	tst.w	r9, #1
 800b5d8:	d00e      	beq.n	800b5f8 <__cvt+0x84>
 800b5da:	eb00 0904 	add.w	r9, r0, r4
 800b5de:	2200      	movs	r2, #0
 800b5e0:	2300      	movs	r3, #0
 800b5e2:	4630      	mov	r0, r6
 800b5e4:	4639      	mov	r1, r7
 800b5e6:	f7f5 fa97 	bl	8000b18 <__aeabi_dcmpeq>
 800b5ea:	b108      	cbz	r0, 800b5f0 <__cvt+0x7c>
 800b5ec:	f8cd 900c 	str.w	r9, [sp, #12]
 800b5f0:	2230      	movs	r2, #48	@ 0x30
 800b5f2:	9b03      	ldr	r3, [sp, #12]
 800b5f4:	454b      	cmp	r3, r9
 800b5f6:	d31e      	bcc.n	800b636 <__cvt+0xc2>
 800b5f8:	9b03      	ldr	r3, [sp, #12]
 800b5fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5fc:	1b5b      	subs	r3, r3, r5
 800b5fe:	4628      	mov	r0, r5
 800b600:	6013      	str	r3, [r2, #0]
 800b602:	b004      	add	sp, #16
 800b604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b608:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b60c:	eb00 0904 	add.w	r9, r0, r4
 800b610:	d1e5      	bne.n	800b5de <__cvt+0x6a>
 800b612:	7803      	ldrb	r3, [r0, #0]
 800b614:	2b30      	cmp	r3, #48	@ 0x30
 800b616:	d10a      	bne.n	800b62e <__cvt+0xba>
 800b618:	2200      	movs	r2, #0
 800b61a:	2300      	movs	r3, #0
 800b61c:	4630      	mov	r0, r6
 800b61e:	4639      	mov	r1, r7
 800b620:	f7f5 fa7a 	bl	8000b18 <__aeabi_dcmpeq>
 800b624:	b918      	cbnz	r0, 800b62e <__cvt+0xba>
 800b626:	f1c4 0401 	rsb	r4, r4, #1
 800b62a:	f8ca 4000 	str.w	r4, [sl]
 800b62e:	f8da 3000 	ldr.w	r3, [sl]
 800b632:	4499      	add	r9, r3
 800b634:	e7d3      	b.n	800b5de <__cvt+0x6a>
 800b636:	1c59      	adds	r1, r3, #1
 800b638:	9103      	str	r1, [sp, #12]
 800b63a:	701a      	strb	r2, [r3, #0]
 800b63c:	e7d9      	b.n	800b5f2 <__cvt+0x7e>

0800b63e <__exponent>:
 800b63e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b640:	2900      	cmp	r1, #0
 800b642:	bfba      	itte	lt
 800b644:	4249      	neglt	r1, r1
 800b646:	232d      	movlt	r3, #45	@ 0x2d
 800b648:	232b      	movge	r3, #43	@ 0x2b
 800b64a:	2909      	cmp	r1, #9
 800b64c:	7002      	strb	r2, [r0, #0]
 800b64e:	7043      	strb	r3, [r0, #1]
 800b650:	dd29      	ble.n	800b6a6 <__exponent+0x68>
 800b652:	f10d 0307 	add.w	r3, sp, #7
 800b656:	461d      	mov	r5, r3
 800b658:	270a      	movs	r7, #10
 800b65a:	461a      	mov	r2, r3
 800b65c:	fbb1 f6f7 	udiv	r6, r1, r7
 800b660:	fb07 1416 	mls	r4, r7, r6, r1
 800b664:	3430      	adds	r4, #48	@ 0x30
 800b666:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b66a:	460c      	mov	r4, r1
 800b66c:	2c63      	cmp	r4, #99	@ 0x63
 800b66e:	f103 33ff 	add.w	r3, r3, #4294967295
 800b672:	4631      	mov	r1, r6
 800b674:	dcf1      	bgt.n	800b65a <__exponent+0x1c>
 800b676:	3130      	adds	r1, #48	@ 0x30
 800b678:	1e94      	subs	r4, r2, #2
 800b67a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b67e:	1c41      	adds	r1, r0, #1
 800b680:	4623      	mov	r3, r4
 800b682:	42ab      	cmp	r3, r5
 800b684:	d30a      	bcc.n	800b69c <__exponent+0x5e>
 800b686:	f10d 0309 	add.w	r3, sp, #9
 800b68a:	1a9b      	subs	r3, r3, r2
 800b68c:	42ac      	cmp	r4, r5
 800b68e:	bf88      	it	hi
 800b690:	2300      	movhi	r3, #0
 800b692:	3302      	adds	r3, #2
 800b694:	4403      	add	r3, r0
 800b696:	1a18      	subs	r0, r3, r0
 800b698:	b003      	add	sp, #12
 800b69a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b69c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b6a0:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b6a4:	e7ed      	b.n	800b682 <__exponent+0x44>
 800b6a6:	2330      	movs	r3, #48	@ 0x30
 800b6a8:	3130      	adds	r1, #48	@ 0x30
 800b6aa:	7083      	strb	r3, [r0, #2]
 800b6ac:	70c1      	strb	r1, [r0, #3]
 800b6ae:	1d03      	adds	r3, r0, #4
 800b6b0:	e7f1      	b.n	800b696 <__exponent+0x58>
	...

0800b6b4 <_printf_float>:
 800b6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b8:	b08d      	sub	sp, #52	@ 0x34
 800b6ba:	460c      	mov	r4, r1
 800b6bc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b6c0:	4616      	mov	r6, r2
 800b6c2:	461f      	mov	r7, r3
 800b6c4:	4605      	mov	r5, r0
 800b6c6:	f000 fee9 	bl	800c49c <_localeconv_r>
 800b6ca:	6803      	ldr	r3, [r0, #0]
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	f7f4 fdf6 	bl	80002c0 <strlen>
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6d8:	f8d8 3000 	ldr.w	r3, [r8]
 800b6dc:	9005      	str	r0, [sp, #20]
 800b6de:	3307      	adds	r3, #7
 800b6e0:	f023 0307 	bic.w	r3, r3, #7
 800b6e4:	f103 0208 	add.w	r2, r3, #8
 800b6e8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b6ec:	f8d4 b000 	ldr.w	fp, [r4]
 800b6f0:	f8c8 2000 	str.w	r2, [r8]
 800b6f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b6f8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b6fc:	9307      	str	r3, [sp, #28]
 800b6fe:	f8cd 8018 	str.w	r8, [sp, #24]
 800b702:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b706:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b70a:	4b9c      	ldr	r3, [pc, #624]	@ (800b97c <_printf_float+0x2c8>)
 800b70c:	f04f 32ff 	mov.w	r2, #4294967295
 800b710:	f7f5 fa34 	bl	8000b7c <__aeabi_dcmpun>
 800b714:	bb70      	cbnz	r0, 800b774 <_printf_float+0xc0>
 800b716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b71a:	4b98      	ldr	r3, [pc, #608]	@ (800b97c <_printf_float+0x2c8>)
 800b71c:	f04f 32ff 	mov.w	r2, #4294967295
 800b720:	f7f5 fa0e 	bl	8000b40 <__aeabi_dcmple>
 800b724:	bb30      	cbnz	r0, 800b774 <_printf_float+0xc0>
 800b726:	2200      	movs	r2, #0
 800b728:	2300      	movs	r3, #0
 800b72a:	4640      	mov	r0, r8
 800b72c:	4649      	mov	r1, r9
 800b72e:	f7f5 f9fd 	bl	8000b2c <__aeabi_dcmplt>
 800b732:	b110      	cbz	r0, 800b73a <_printf_float+0x86>
 800b734:	232d      	movs	r3, #45	@ 0x2d
 800b736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b73a:	4a91      	ldr	r2, [pc, #580]	@ (800b980 <_printf_float+0x2cc>)
 800b73c:	4b91      	ldr	r3, [pc, #580]	@ (800b984 <_printf_float+0x2d0>)
 800b73e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b742:	bf8c      	ite	hi
 800b744:	4690      	movhi	r8, r2
 800b746:	4698      	movls	r8, r3
 800b748:	2303      	movs	r3, #3
 800b74a:	6123      	str	r3, [r4, #16]
 800b74c:	f02b 0304 	bic.w	r3, fp, #4
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	f04f 0900 	mov.w	r9, #0
 800b756:	9700      	str	r7, [sp, #0]
 800b758:	4633      	mov	r3, r6
 800b75a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b75c:	4621      	mov	r1, r4
 800b75e:	4628      	mov	r0, r5
 800b760:	f000 f9d2 	bl	800bb08 <_printf_common>
 800b764:	3001      	adds	r0, #1
 800b766:	f040 808d 	bne.w	800b884 <_printf_float+0x1d0>
 800b76a:	f04f 30ff 	mov.w	r0, #4294967295
 800b76e:	b00d      	add	sp, #52	@ 0x34
 800b770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b774:	4642      	mov	r2, r8
 800b776:	464b      	mov	r3, r9
 800b778:	4640      	mov	r0, r8
 800b77a:	4649      	mov	r1, r9
 800b77c:	f7f5 f9fe 	bl	8000b7c <__aeabi_dcmpun>
 800b780:	b140      	cbz	r0, 800b794 <_printf_float+0xe0>
 800b782:	464b      	mov	r3, r9
 800b784:	2b00      	cmp	r3, #0
 800b786:	bfbc      	itt	lt
 800b788:	232d      	movlt	r3, #45	@ 0x2d
 800b78a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b78e:	4a7e      	ldr	r2, [pc, #504]	@ (800b988 <_printf_float+0x2d4>)
 800b790:	4b7e      	ldr	r3, [pc, #504]	@ (800b98c <_printf_float+0x2d8>)
 800b792:	e7d4      	b.n	800b73e <_printf_float+0x8a>
 800b794:	6863      	ldr	r3, [r4, #4]
 800b796:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b79a:	9206      	str	r2, [sp, #24]
 800b79c:	1c5a      	adds	r2, r3, #1
 800b79e:	d13b      	bne.n	800b818 <_printf_float+0x164>
 800b7a0:	2306      	movs	r3, #6
 800b7a2:	6063      	str	r3, [r4, #4]
 800b7a4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	6022      	str	r2, [r4, #0]
 800b7ac:	9303      	str	r3, [sp, #12]
 800b7ae:	ab0a      	add	r3, sp, #40	@ 0x28
 800b7b0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b7b4:	ab09      	add	r3, sp, #36	@ 0x24
 800b7b6:	9300      	str	r3, [sp, #0]
 800b7b8:	6861      	ldr	r1, [r4, #4]
 800b7ba:	ec49 8b10 	vmov	d0, r8, r9
 800b7be:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b7c2:	4628      	mov	r0, r5
 800b7c4:	f7ff fed6 	bl	800b574 <__cvt>
 800b7c8:	9b06      	ldr	r3, [sp, #24]
 800b7ca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b7cc:	2b47      	cmp	r3, #71	@ 0x47
 800b7ce:	4680      	mov	r8, r0
 800b7d0:	d129      	bne.n	800b826 <_printf_float+0x172>
 800b7d2:	1cc8      	adds	r0, r1, #3
 800b7d4:	db02      	blt.n	800b7dc <_printf_float+0x128>
 800b7d6:	6863      	ldr	r3, [r4, #4]
 800b7d8:	4299      	cmp	r1, r3
 800b7da:	dd41      	ble.n	800b860 <_printf_float+0x1ac>
 800b7dc:	f1aa 0a02 	sub.w	sl, sl, #2
 800b7e0:	fa5f fa8a 	uxtb.w	sl, sl
 800b7e4:	3901      	subs	r1, #1
 800b7e6:	4652      	mov	r2, sl
 800b7e8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b7ec:	9109      	str	r1, [sp, #36]	@ 0x24
 800b7ee:	f7ff ff26 	bl	800b63e <__exponent>
 800b7f2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7f4:	1813      	adds	r3, r2, r0
 800b7f6:	2a01      	cmp	r2, #1
 800b7f8:	4681      	mov	r9, r0
 800b7fa:	6123      	str	r3, [r4, #16]
 800b7fc:	dc02      	bgt.n	800b804 <_printf_float+0x150>
 800b7fe:	6822      	ldr	r2, [r4, #0]
 800b800:	07d2      	lsls	r2, r2, #31
 800b802:	d501      	bpl.n	800b808 <_printf_float+0x154>
 800b804:	3301      	adds	r3, #1
 800b806:	6123      	str	r3, [r4, #16]
 800b808:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d0a2      	beq.n	800b756 <_printf_float+0xa2>
 800b810:	232d      	movs	r3, #45	@ 0x2d
 800b812:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b816:	e79e      	b.n	800b756 <_printf_float+0xa2>
 800b818:	9a06      	ldr	r2, [sp, #24]
 800b81a:	2a47      	cmp	r2, #71	@ 0x47
 800b81c:	d1c2      	bne.n	800b7a4 <_printf_float+0xf0>
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d1c0      	bne.n	800b7a4 <_printf_float+0xf0>
 800b822:	2301      	movs	r3, #1
 800b824:	e7bd      	b.n	800b7a2 <_printf_float+0xee>
 800b826:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b82a:	d9db      	bls.n	800b7e4 <_printf_float+0x130>
 800b82c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b830:	d118      	bne.n	800b864 <_printf_float+0x1b0>
 800b832:	2900      	cmp	r1, #0
 800b834:	6863      	ldr	r3, [r4, #4]
 800b836:	dd0b      	ble.n	800b850 <_printf_float+0x19c>
 800b838:	6121      	str	r1, [r4, #16]
 800b83a:	b913      	cbnz	r3, 800b842 <_printf_float+0x18e>
 800b83c:	6822      	ldr	r2, [r4, #0]
 800b83e:	07d0      	lsls	r0, r2, #31
 800b840:	d502      	bpl.n	800b848 <_printf_float+0x194>
 800b842:	3301      	adds	r3, #1
 800b844:	440b      	add	r3, r1
 800b846:	6123      	str	r3, [r4, #16]
 800b848:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b84a:	f04f 0900 	mov.w	r9, #0
 800b84e:	e7db      	b.n	800b808 <_printf_float+0x154>
 800b850:	b913      	cbnz	r3, 800b858 <_printf_float+0x1a4>
 800b852:	6822      	ldr	r2, [r4, #0]
 800b854:	07d2      	lsls	r2, r2, #31
 800b856:	d501      	bpl.n	800b85c <_printf_float+0x1a8>
 800b858:	3302      	adds	r3, #2
 800b85a:	e7f4      	b.n	800b846 <_printf_float+0x192>
 800b85c:	2301      	movs	r3, #1
 800b85e:	e7f2      	b.n	800b846 <_printf_float+0x192>
 800b860:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b864:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b866:	4299      	cmp	r1, r3
 800b868:	db05      	blt.n	800b876 <_printf_float+0x1c2>
 800b86a:	6823      	ldr	r3, [r4, #0]
 800b86c:	6121      	str	r1, [r4, #16]
 800b86e:	07d8      	lsls	r0, r3, #31
 800b870:	d5ea      	bpl.n	800b848 <_printf_float+0x194>
 800b872:	1c4b      	adds	r3, r1, #1
 800b874:	e7e7      	b.n	800b846 <_printf_float+0x192>
 800b876:	2900      	cmp	r1, #0
 800b878:	bfd4      	ite	le
 800b87a:	f1c1 0202 	rsble	r2, r1, #2
 800b87e:	2201      	movgt	r2, #1
 800b880:	4413      	add	r3, r2
 800b882:	e7e0      	b.n	800b846 <_printf_float+0x192>
 800b884:	6823      	ldr	r3, [r4, #0]
 800b886:	055a      	lsls	r2, r3, #21
 800b888:	d407      	bmi.n	800b89a <_printf_float+0x1e6>
 800b88a:	6923      	ldr	r3, [r4, #16]
 800b88c:	4642      	mov	r2, r8
 800b88e:	4631      	mov	r1, r6
 800b890:	4628      	mov	r0, r5
 800b892:	47b8      	blx	r7
 800b894:	3001      	adds	r0, #1
 800b896:	d12b      	bne.n	800b8f0 <_printf_float+0x23c>
 800b898:	e767      	b.n	800b76a <_printf_float+0xb6>
 800b89a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b89e:	f240 80dd 	bls.w	800ba5c <_printf_float+0x3a8>
 800b8a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b8a6:	2200      	movs	r2, #0
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	f7f5 f935 	bl	8000b18 <__aeabi_dcmpeq>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	d033      	beq.n	800b91a <_printf_float+0x266>
 800b8b2:	4a37      	ldr	r2, [pc, #220]	@ (800b990 <_printf_float+0x2dc>)
 800b8b4:	2301      	movs	r3, #1
 800b8b6:	4631      	mov	r1, r6
 800b8b8:	4628      	mov	r0, r5
 800b8ba:	47b8      	blx	r7
 800b8bc:	3001      	adds	r0, #1
 800b8be:	f43f af54 	beq.w	800b76a <_printf_float+0xb6>
 800b8c2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b8c6:	4543      	cmp	r3, r8
 800b8c8:	db02      	blt.n	800b8d0 <_printf_float+0x21c>
 800b8ca:	6823      	ldr	r3, [r4, #0]
 800b8cc:	07d8      	lsls	r0, r3, #31
 800b8ce:	d50f      	bpl.n	800b8f0 <_printf_float+0x23c>
 800b8d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8d4:	4631      	mov	r1, r6
 800b8d6:	4628      	mov	r0, r5
 800b8d8:	47b8      	blx	r7
 800b8da:	3001      	adds	r0, #1
 800b8dc:	f43f af45 	beq.w	800b76a <_printf_float+0xb6>
 800b8e0:	f04f 0900 	mov.w	r9, #0
 800b8e4:	f108 38ff 	add.w	r8, r8, #4294967295
 800b8e8:	f104 0a1a 	add.w	sl, r4, #26
 800b8ec:	45c8      	cmp	r8, r9
 800b8ee:	dc09      	bgt.n	800b904 <_printf_float+0x250>
 800b8f0:	6823      	ldr	r3, [r4, #0]
 800b8f2:	079b      	lsls	r3, r3, #30
 800b8f4:	f100 8103 	bmi.w	800bafe <_printf_float+0x44a>
 800b8f8:	68e0      	ldr	r0, [r4, #12]
 800b8fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8fc:	4298      	cmp	r0, r3
 800b8fe:	bfb8      	it	lt
 800b900:	4618      	movlt	r0, r3
 800b902:	e734      	b.n	800b76e <_printf_float+0xba>
 800b904:	2301      	movs	r3, #1
 800b906:	4652      	mov	r2, sl
 800b908:	4631      	mov	r1, r6
 800b90a:	4628      	mov	r0, r5
 800b90c:	47b8      	blx	r7
 800b90e:	3001      	adds	r0, #1
 800b910:	f43f af2b 	beq.w	800b76a <_printf_float+0xb6>
 800b914:	f109 0901 	add.w	r9, r9, #1
 800b918:	e7e8      	b.n	800b8ec <_printf_float+0x238>
 800b91a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	dc39      	bgt.n	800b994 <_printf_float+0x2e0>
 800b920:	4a1b      	ldr	r2, [pc, #108]	@ (800b990 <_printf_float+0x2dc>)
 800b922:	2301      	movs	r3, #1
 800b924:	4631      	mov	r1, r6
 800b926:	4628      	mov	r0, r5
 800b928:	47b8      	blx	r7
 800b92a:	3001      	adds	r0, #1
 800b92c:	f43f af1d 	beq.w	800b76a <_printf_float+0xb6>
 800b930:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b934:	ea59 0303 	orrs.w	r3, r9, r3
 800b938:	d102      	bne.n	800b940 <_printf_float+0x28c>
 800b93a:	6823      	ldr	r3, [r4, #0]
 800b93c:	07d9      	lsls	r1, r3, #31
 800b93e:	d5d7      	bpl.n	800b8f0 <_printf_float+0x23c>
 800b940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b944:	4631      	mov	r1, r6
 800b946:	4628      	mov	r0, r5
 800b948:	47b8      	blx	r7
 800b94a:	3001      	adds	r0, #1
 800b94c:	f43f af0d 	beq.w	800b76a <_printf_float+0xb6>
 800b950:	f04f 0a00 	mov.w	sl, #0
 800b954:	f104 0b1a 	add.w	fp, r4, #26
 800b958:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b95a:	425b      	negs	r3, r3
 800b95c:	4553      	cmp	r3, sl
 800b95e:	dc01      	bgt.n	800b964 <_printf_float+0x2b0>
 800b960:	464b      	mov	r3, r9
 800b962:	e793      	b.n	800b88c <_printf_float+0x1d8>
 800b964:	2301      	movs	r3, #1
 800b966:	465a      	mov	r2, fp
 800b968:	4631      	mov	r1, r6
 800b96a:	4628      	mov	r0, r5
 800b96c:	47b8      	blx	r7
 800b96e:	3001      	adds	r0, #1
 800b970:	f43f aefb 	beq.w	800b76a <_printf_float+0xb6>
 800b974:	f10a 0a01 	add.w	sl, sl, #1
 800b978:	e7ee      	b.n	800b958 <_printf_float+0x2a4>
 800b97a:	bf00      	nop
 800b97c:	7fefffff 	.word	0x7fefffff
 800b980:	080114dc 	.word	0x080114dc
 800b984:	080114d8 	.word	0x080114d8
 800b988:	080114e4 	.word	0x080114e4
 800b98c:	080114e0 	.word	0x080114e0
 800b990:	080114e8 	.word	0x080114e8
 800b994:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b996:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b99a:	4553      	cmp	r3, sl
 800b99c:	bfa8      	it	ge
 800b99e:	4653      	movge	r3, sl
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	4699      	mov	r9, r3
 800b9a4:	dc36      	bgt.n	800ba14 <_printf_float+0x360>
 800b9a6:	f04f 0b00 	mov.w	fp, #0
 800b9aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9ae:	f104 021a 	add.w	r2, r4, #26
 800b9b2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b9b4:	9306      	str	r3, [sp, #24]
 800b9b6:	eba3 0309 	sub.w	r3, r3, r9
 800b9ba:	455b      	cmp	r3, fp
 800b9bc:	dc31      	bgt.n	800ba22 <_printf_float+0x36e>
 800b9be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c0:	459a      	cmp	sl, r3
 800b9c2:	dc3a      	bgt.n	800ba3a <_printf_float+0x386>
 800b9c4:	6823      	ldr	r3, [r4, #0]
 800b9c6:	07da      	lsls	r2, r3, #31
 800b9c8:	d437      	bmi.n	800ba3a <_printf_float+0x386>
 800b9ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9cc:	ebaa 0903 	sub.w	r9, sl, r3
 800b9d0:	9b06      	ldr	r3, [sp, #24]
 800b9d2:	ebaa 0303 	sub.w	r3, sl, r3
 800b9d6:	4599      	cmp	r9, r3
 800b9d8:	bfa8      	it	ge
 800b9da:	4699      	movge	r9, r3
 800b9dc:	f1b9 0f00 	cmp.w	r9, #0
 800b9e0:	dc33      	bgt.n	800ba4a <_printf_float+0x396>
 800b9e2:	f04f 0800 	mov.w	r8, #0
 800b9e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9ea:	f104 0b1a 	add.w	fp, r4, #26
 800b9ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9f0:	ebaa 0303 	sub.w	r3, sl, r3
 800b9f4:	eba3 0309 	sub.w	r3, r3, r9
 800b9f8:	4543      	cmp	r3, r8
 800b9fa:	f77f af79 	ble.w	800b8f0 <_printf_float+0x23c>
 800b9fe:	2301      	movs	r3, #1
 800ba00:	465a      	mov	r2, fp
 800ba02:	4631      	mov	r1, r6
 800ba04:	4628      	mov	r0, r5
 800ba06:	47b8      	blx	r7
 800ba08:	3001      	adds	r0, #1
 800ba0a:	f43f aeae 	beq.w	800b76a <_printf_float+0xb6>
 800ba0e:	f108 0801 	add.w	r8, r8, #1
 800ba12:	e7ec      	b.n	800b9ee <_printf_float+0x33a>
 800ba14:	4642      	mov	r2, r8
 800ba16:	4631      	mov	r1, r6
 800ba18:	4628      	mov	r0, r5
 800ba1a:	47b8      	blx	r7
 800ba1c:	3001      	adds	r0, #1
 800ba1e:	d1c2      	bne.n	800b9a6 <_printf_float+0x2f2>
 800ba20:	e6a3      	b.n	800b76a <_printf_float+0xb6>
 800ba22:	2301      	movs	r3, #1
 800ba24:	4631      	mov	r1, r6
 800ba26:	4628      	mov	r0, r5
 800ba28:	9206      	str	r2, [sp, #24]
 800ba2a:	47b8      	blx	r7
 800ba2c:	3001      	adds	r0, #1
 800ba2e:	f43f ae9c 	beq.w	800b76a <_printf_float+0xb6>
 800ba32:	9a06      	ldr	r2, [sp, #24]
 800ba34:	f10b 0b01 	add.w	fp, fp, #1
 800ba38:	e7bb      	b.n	800b9b2 <_printf_float+0x2fe>
 800ba3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba3e:	4631      	mov	r1, r6
 800ba40:	4628      	mov	r0, r5
 800ba42:	47b8      	blx	r7
 800ba44:	3001      	adds	r0, #1
 800ba46:	d1c0      	bne.n	800b9ca <_printf_float+0x316>
 800ba48:	e68f      	b.n	800b76a <_printf_float+0xb6>
 800ba4a:	9a06      	ldr	r2, [sp, #24]
 800ba4c:	464b      	mov	r3, r9
 800ba4e:	4442      	add	r2, r8
 800ba50:	4631      	mov	r1, r6
 800ba52:	4628      	mov	r0, r5
 800ba54:	47b8      	blx	r7
 800ba56:	3001      	adds	r0, #1
 800ba58:	d1c3      	bne.n	800b9e2 <_printf_float+0x32e>
 800ba5a:	e686      	b.n	800b76a <_printf_float+0xb6>
 800ba5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba60:	f1ba 0f01 	cmp.w	sl, #1
 800ba64:	dc01      	bgt.n	800ba6a <_printf_float+0x3b6>
 800ba66:	07db      	lsls	r3, r3, #31
 800ba68:	d536      	bpl.n	800bad8 <_printf_float+0x424>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	4642      	mov	r2, r8
 800ba6e:	4631      	mov	r1, r6
 800ba70:	4628      	mov	r0, r5
 800ba72:	47b8      	blx	r7
 800ba74:	3001      	adds	r0, #1
 800ba76:	f43f ae78 	beq.w	800b76a <_printf_float+0xb6>
 800ba7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba7e:	4631      	mov	r1, r6
 800ba80:	4628      	mov	r0, r5
 800ba82:	47b8      	blx	r7
 800ba84:	3001      	adds	r0, #1
 800ba86:	f43f ae70 	beq.w	800b76a <_printf_float+0xb6>
 800ba8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba8e:	2200      	movs	r2, #0
 800ba90:	2300      	movs	r3, #0
 800ba92:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba96:	f7f5 f83f 	bl	8000b18 <__aeabi_dcmpeq>
 800ba9a:	b9c0      	cbnz	r0, 800bace <_printf_float+0x41a>
 800ba9c:	4653      	mov	r3, sl
 800ba9e:	f108 0201 	add.w	r2, r8, #1
 800baa2:	4631      	mov	r1, r6
 800baa4:	4628      	mov	r0, r5
 800baa6:	47b8      	blx	r7
 800baa8:	3001      	adds	r0, #1
 800baaa:	d10c      	bne.n	800bac6 <_printf_float+0x412>
 800baac:	e65d      	b.n	800b76a <_printf_float+0xb6>
 800baae:	2301      	movs	r3, #1
 800bab0:	465a      	mov	r2, fp
 800bab2:	4631      	mov	r1, r6
 800bab4:	4628      	mov	r0, r5
 800bab6:	47b8      	blx	r7
 800bab8:	3001      	adds	r0, #1
 800baba:	f43f ae56 	beq.w	800b76a <_printf_float+0xb6>
 800babe:	f108 0801 	add.w	r8, r8, #1
 800bac2:	45d0      	cmp	r8, sl
 800bac4:	dbf3      	blt.n	800baae <_printf_float+0x3fa>
 800bac6:	464b      	mov	r3, r9
 800bac8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bacc:	e6df      	b.n	800b88e <_printf_float+0x1da>
 800bace:	f04f 0800 	mov.w	r8, #0
 800bad2:	f104 0b1a 	add.w	fp, r4, #26
 800bad6:	e7f4      	b.n	800bac2 <_printf_float+0x40e>
 800bad8:	2301      	movs	r3, #1
 800bada:	4642      	mov	r2, r8
 800badc:	e7e1      	b.n	800baa2 <_printf_float+0x3ee>
 800bade:	2301      	movs	r3, #1
 800bae0:	464a      	mov	r2, r9
 800bae2:	4631      	mov	r1, r6
 800bae4:	4628      	mov	r0, r5
 800bae6:	47b8      	blx	r7
 800bae8:	3001      	adds	r0, #1
 800baea:	f43f ae3e 	beq.w	800b76a <_printf_float+0xb6>
 800baee:	f108 0801 	add.w	r8, r8, #1
 800baf2:	68e3      	ldr	r3, [r4, #12]
 800baf4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800baf6:	1a5b      	subs	r3, r3, r1
 800baf8:	4543      	cmp	r3, r8
 800bafa:	dcf0      	bgt.n	800bade <_printf_float+0x42a>
 800bafc:	e6fc      	b.n	800b8f8 <_printf_float+0x244>
 800bafe:	f04f 0800 	mov.w	r8, #0
 800bb02:	f104 0919 	add.w	r9, r4, #25
 800bb06:	e7f4      	b.n	800baf2 <_printf_float+0x43e>

0800bb08 <_printf_common>:
 800bb08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb0c:	4616      	mov	r6, r2
 800bb0e:	4698      	mov	r8, r3
 800bb10:	688a      	ldr	r2, [r1, #8]
 800bb12:	690b      	ldr	r3, [r1, #16]
 800bb14:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	bfb8      	it	lt
 800bb1c:	4613      	movlt	r3, r2
 800bb1e:	6033      	str	r3, [r6, #0]
 800bb20:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb24:	4607      	mov	r7, r0
 800bb26:	460c      	mov	r4, r1
 800bb28:	b10a      	cbz	r2, 800bb2e <_printf_common+0x26>
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	6033      	str	r3, [r6, #0]
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	0699      	lsls	r1, r3, #26
 800bb32:	bf42      	ittt	mi
 800bb34:	6833      	ldrmi	r3, [r6, #0]
 800bb36:	3302      	addmi	r3, #2
 800bb38:	6033      	strmi	r3, [r6, #0]
 800bb3a:	6825      	ldr	r5, [r4, #0]
 800bb3c:	f015 0506 	ands.w	r5, r5, #6
 800bb40:	d106      	bne.n	800bb50 <_printf_common+0x48>
 800bb42:	f104 0a19 	add.w	sl, r4, #25
 800bb46:	68e3      	ldr	r3, [r4, #12]
 800bb48:	6832      	ldr	r2, [r6, #0]
 800bb4a:	1a9b      	subs	r3, r3, r2
 800bb4c:	42ab      	cmp	r3, r5
 800bb4e:	dc26      	bgt.n	800bb9e <_printf_common+0x96>
 800bb50:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb54:	6822      	ldr	r2, [r4, #0]
 800bb56:	3b00      	subs	r3, #0
 800bb58:	bf18      	it	ne
 800bb5a:	2301      	movne	r3, #1
 800bb5c:	0692      	lsls	r2, r2, #26
 800bb5e:	d42b      	bmi.n	800bbb8 <_printf_common+0xb0>
 800bb60:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb64:	4641      	mov	r1, r8
 800bb66:	4638      	mov	r0, r7
 800bb68:	47c8      	blx	r9
 800bb6a:	3001      	adds	r0, #1
 800bb6c:	d01e      	beq.n	800bbac <_printf_common+0xa4>
 800bb6e:	6823      	ldr	r3, [r4, #0]
 800bb70:	6922      	ldr	r2, [r4, #16]
 800bb72:	f003 0306 	and.w	r3, r3, #6
 800bb76:	2b04      	cmp	r3, #4
 800bb78:	bf02      	ittt	eq
 800bb7a:	68e5      	ldreq	r5, [r4, #12]
 800bb7c:	6833      	ldreq	r3, [r6, #0]
 800bb7e:	1aed      	subeq	r5, r5, r3
 800bb80:	68a3      	ldr	r3, [r4, #8]
 800bb82:	bf0c      	ite	eq
 800bb84:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb88:	2500      	movne	r5, #0
 800bb8a:	4293      	cmp	r3, r2
 800bb8c:	bfc4      	itt	gt
 800bb8e:	1a9b      	subgt	r3, r3, r2
 800bb90:	18ed      	addgt	r5, r5, r3
 800bb92:	2600      	movs	r6, #0
 800bb94:	341a      	adds	r4, #26
 800bb96:	42b5      	cmp	r5, r6
 800bb98:	d11a      	bne.n	800bbd0 <_printf_common+0xc8>
 800bb9a:	2000      	movs	r0, #0
 800bb9c:	e008      	b.n	800bbb0 <_printf_common+0xa8>
 800bb9e:	2301      	movs	r3, #1
 800bba0:	4652      	mov	r2, sl
 800bba2:	4641      	mov	r1, r8
 800bba4:	4638      	mov	r0, r7
 800bba6:	47c8      	blx	r9
 800bba8:	3001      	adds	r0, #1
 800bbaa:	d103      	bne.n	800bbb4 <_printf_common+0xac>
 800bbac:	f04f 30ff 	mov.w	r0, #4294967295
 800bbb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbb4:	3501      	adds	r5, #1
 800bbb6:	e7c6      	b.n	800bb46 <_printf_common+0x3e>
 800bbb8:	18e1      	adds	r1, r4, r3
 800bbba:	1c5a      	adds	r2, r3, #1
 800bbbc:	2030      	movs	r0, #48	@ 0x30
 800bbbe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bbc2:	4422      	add	r2, r4
 800bbc4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bbc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bbcc:	3302      	adds	r3, #2
 800bbce:	e7c7      	b.n	800bb60 <_printf_common+0x58>
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	4622      	mov	r2, r4
 800bbd4:	4641      	mov	r1, r8
 800bbd6:	4638      	mov	r0, r7
 800bbd8:	47c8      	blx	r9
 800bbda:	3001      	adds	r0, #1
 800bbdc:	d0e6      	beq.n	800bbac <_printf_common+0xa4>
 800bbde:	3601      	adds	r6, #1
 800bbe0:	e7d9      	b.n	800bb96 <_printf_common+0x8e>
	...

0800bbe4 <_printf_i>:
 800bbe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbe8:	7e0f      	ldrb	r7, [r1, #24]
 800bbea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbec:	2f78      	cmp	r7, #120	@ 0x78
 800bbee:	4691      	mov	r9, r2
 800bbf0:	4680      	mov	r8, r0
 800bbf2:	460c      	mov	r4, r1
 800bbf4:	469a      	mov	sl, r3
 800bbf6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbfa:	d807      	bhi.n	800bc0c <_printf_i+0x28>
 800bbfc:	2f62      	cmp	r7, #98	@ 0x62
 800bbfe:	d80a      	bhi.n	800bc16 <_printf_i+0x32>
 800bc00:	2f00      	cmp	r7, #0
 800bc02:	f000 80d1 	beq.w	800bda8 <_printf_i+0x1c4>
 800bc06:	2f58      	cmp	r7, #88	@ 0x58
 800bc08:	f000 80b8 	beq.w	800bd7c <_printf_i+0x198>
 800bc0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc14:	e03a      	b.n	800bc8c <_printf_i+0xa8>
 800bc16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc1a:	2b15      	cmp	r3, #21
 800bc1c:	d8f6      	bhi.n	800bc0c <_printf_i+0x28>
 800bc1e:	a101      	add	r1, pc, #4	@ (adr r1, 800bc24 <_printf_i+0x40>)
 800bc20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc24:	0800bc7d 	.word	0x0800bc7d
 800bc28:	0800bc91 	.word	0x0800bc91
 800bc2c:	0800bc0d 	.word	0x0800bc0d
 800bc30:	0800bc0d 	.word	0x0800bc0d
 800bc34:	0800bc0d 	.word	0x0800bc0d
 800bc38:	0800bc0d 	.word	0x0800bc0d
 800bc3c:	0800bc91 	.word	0x0800bc91
 800bc40:	0800bc0d 	.word	0x0800bc0d
 800bc44:	0800bc0d 	.word	0x0800bc0d
 800bc48:	0800bc0d 	.word	0x0800bc0d
 800bc4c:	0800bc0d 	.word	0x0800bc0d
 800bc50:	0800bd8f 	.word	0x0800bd8f
 800bc54:	0800bcbb 	.word	0x0800bcbb
 800bc58:	0800bd49 	.word	0x0800bd49
 800bc5c:	0800bc0d 	.word	0x0800bc0d
 800bc60:	0800bc0d 	.word	0x0800bc0d
 800bc64:	0800bdb1 	.word	0x0800bdb1
 800bc68:	0800bc0d 	.word	0x0800bc0d
 800bc6c:	0800bcbb 	.word	0x0800bcbb
 800bc70:	0800bc0d 	.word	0x0800bc0d
 800bc74:	0800bc0d 	.word	0x0800bc0d
 800bc78:	0800bd51 	.word	0x0800bd51
 800bc7c:	6833      	ldr	r3, [r6, #0]
 800bc7e:	1d1a      	adds	r2, r3, #4
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	6032      	str	r2, [r6, #0]
 800bc84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	e09c      	b.n	800bdca <_printf_i+0x1e6>
 800bc90:	6833      	ldr	r3, [r6, #0]
 800bc92:	6820      	ldr	r0, [r4, #0]
 800bc94:	1d19      	adds	r1, r3, #4
 800bc96:	6031      	str	r1, [r6, #0]
 800bc98:	0606      	lsls	r6, r0, #24
 800bc9a:	d501      	bpl.n	800bca0 <_printf_i+0xbc>
 800bc9c:	681d      	ldr	r5, [r3, #0]
 800bc9e:	e003      	b.n	800bca8 <_printf_i+0xc4>
 800bca0:	0645      	lsls	r5, r0, #25
 800bca2:	d5fb      	bpl.n	800bc9c <_printf_i+0xb8>
 800bca4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bca8:	2d00      	cmp	r5, #0
 800bcaa:	da03      	bge.n	800bcb4 <_printf_i+0xd0>
 800bcac:	232d      	movs	r3, #45	@ 0x2d
 800bcae:	426d      	negs	r5, r5
 800bcb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcb4:	4858      	ldr	r0, [pc, #352]	@ (800be18 <_printf_i+0x234>)
 800bcb6:	230a      	movs	r3, #10
 800bcb8:	e011      	b.n	800bcde <_printf_i+0xfa>
 800bcba:	6821      	ldr	r1, [r4, #0]
 800bcbc:	6833      	ldr	r3, [r6, #0]
 800bcbe:	0608      	lsls	r0, r1, #24
 800bcc0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bcc4:	d402      	bmi.n	800bccc <_printf_i+0xe8>
 800bcc6:	0649      	lsls	r1, r1, #25
 800bcc8:	bf48      	it	mi
 800bcca:	b2ad      	uxthmi	r5, r5
 800bccc:	2f6f      	cmp	r7, #111	@ 0x6f
 800bcce:	4852      	ldr	r0, [pc, #328]	@ (800be18 <_printf_i+0x234>)
 800bcd0:	6033      	str	r3, [r6, #0]
 800bcd2:	bf14      	ite	ne
 800bcd4:	230a      	movne	r3, #10
 800bcd6:	2308      	moveq	r3, #8
 800bcd8:	2100      	movs	r1, #0
 800bcda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bcde:	6866      	ldr	r6, [r4, #4]
 800bce0:	60a6      	str	r6, [r4, #8]
 800bce2:	2e00      	cmp	r6, #0
 800bce4:	db05      	blt.n	800bcf2 <_printf_i+0x10e>
 800bce6:	6821      	ldr	r1, [r4, #0]
 800bce8:	432e      	orrs	r6, r5
 800bcea:	f021 0104 	bic.w	r1, r1, #4
 800bcee:	6021      	str	r1, [r4, #0]
 800bcf0:	d04b      	beq.n	800bd8a <_printf_i+0x1a6>
 800bcf2:	4616      	mov	r6, r2
 800bcf4:	fbb5 f1f3 	udiv	r1, r5, r3
 800bcf8:	fb03 5711 	mls	r7, r3, r1, r5
 800bcfc:	5dc7      	ldrb	r7, [r0, r7]
 800bcfe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bd02:	462f      	mov	r7, r5
 800bd04:	42bb      	cmp	r3, r7
 800bd06:	460d      	mov	r5, r1
 800bd08:	d9f4      	bls.n	800bcf4 <_printf_i+0x110>
 800bd0a:	2b08      	cmp	r3, #8
 800bd0c:	d10b      	bne.n	800bd26 <_printf_i+0x142>
 800bd0e:	6823      	ldr	r3, [r4, #0]
 800bd10:	07df      	lsls	r7, r3, #31
 800bd12:	d508      	bpl.n	800bd26 <_printf_i+0x142>
 800bd14:	6923      	ldr	r3, [r4, #16]
 800bd16:	6861      	ldr	r1, [r4, #4]
 800bd18:	4299      	cmp	r1, r3
 800bd1a:	bfde      	ittt	le
 800bd1c:	2330      	movle	r3, #48	@ 0x30
 800bd1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd22:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bd26:	1b92      	subs	r2, r2, r6
 800bd28:	6122      	str	r2, [r4, #16]
 800bd2a:	f8cd a000 	str.w	sl, [sp]
 800bd2e:	464b      	mov	r3, r9
 800bd30:	aa03      	add	r2, sp, #12
 800bd32:	4621      	mov	r1, r4
 800bd34:	4640      	mov	r0, r8
 800bd36:	f7ff fee7 	bl	800bb08 <_printf_common>
 800bd3a:	3001      	adds	r0, #1
 800bd3c:	d14a      	bne.n	800bdd4 <_printf_i+0x1f0>
 800bd3e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd42:	b004      	add	sp, #16
 800bd44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd48:	6823      	ldr	r3, [r4, #0]
 800bd4a:	f043 0320 	orr.w	r3, r3, #32
 800bd4e:	6023      	str	r3, [r4, #0]
 800bd50:	4832      	ldr	r0, [pc, #200]	@ (800be1c <_printf_i+0x238>)
 800bd52:	2778      	movs	r7, #120	@ 0x78
 800bd54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd58:	6823      	ldr	r3, [r4, #0]
 800bd5a:	6831      	ldr	r1, [r6, #0]
 800bd5c:	061f      	lsls	r7, r3, #24
 800bd5e:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd62:	d402      	bmi.n	800bd6a <_printf_i+0x186>
 800bd64:	065f      	lsls	r7, r3, #25
 800bd66:	bf48      	it	mi
 800bd68:	b2ad      	uxthmi	r5, r5
 800bd6a:	6031      	str	r1, [r6, #0]
 800bd6c:	07d9      	lsls	r1, r3, #31
 800bd6e:	bf44      	itt	mi
 800bd70:	f043 0320 	orrmi.w	r3, r3, #32
 800bd74:	6023      	strmi	r3, [r4, #0]
 800bd76:	b11d      	cbz	r5, 800bd80 <_printf_i+0x19c>
 800bd78:	2310      	movs	r3, #16
 800bd7a:	e7ad      	b.n	800bcd8 <_printf_i+0xf4>
 800bd7c:	4826      	ldr	r0, [pc, #152]	@ (800be18 <_printf_i+0x234>)
 800bd7e:	e7e9      	b.n	800bd54 <_printf_i+0x170>
 800bd80:	6823      	ldr	r3, [r4, #0]
 800bd82:	f023 0320 	bic.w	r3, r3, #32
 800bd86:	6023      	str	r3, [r4, #0]
 800bd88:	e7f6      	b.n	800bd78 <_printf_i+0x194>
 800bd8a:	4616      	mov	r6, r2
 800bd8c:	e7bd      	b.n	800bd0a <_printf_i+0x126>
 800bd8e:	6833      	ldr	r3, [r6, #0]
 800bd90:	6825      	ldr	r5, [r4, #0]
 800bd92:	6961      	ldr	r1, [r4, #20]
 800bd94:	1d18      	adds	r0, r3, #4
 800bd96:	6030      	str	r0, [r6, #0]
 800bd98:	062e      	lsls	r6, r5, #24
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	d501      	bpl.n	800bda2 <_printf_i+0x1be>
 800bd9e:	6019      	str	r1, [r3, #0]
 800bda0:	e002      	b.n	800bda8 <_printf_i+0x1c4>
 800bda2:	0668      	lsls	r0, r5, #25
 800bda4:	d5fb      	bpl.n	800bd9e <_printf_i+0x1ba>
 800bda6:	8019      	strh	r1, [r3, #0]
 800bda8:	2300      	movs	r3, #0
 800bdaa:	6123      	str	r3, [r4, #16]
 800bdac:	4616      	mov	r6, r2
 800bdae:	e7bc      	b.n	800bd2a <_printf_i+0x146>
 800bdb0:	6833      	ldr	r3, [r6, #0]
 800bdb2:	1d1a      	adds	r2, r3, #4
 800bdb4:	6032      	str	r2, [r6, #0]
 800bdb6:	681e      	ldr	r6, [r3, #0]
 800bdb8:	6862      	ldr	r2, [r4, #4]
 800bdba:	2100      	movs	r1, #0
 800bdbc:	4630      	mov	r0, r6
 800bdbe:	f7f4 fa2f 	bl	8000220 <memchr>
 800bdc2:	b108      	cbz	r0, 800bdc8 <_printf_i+0x1e4>
 800bdc4:	1b80      	subs	r0, r0, r6
 800bdc6:	6060      	str	r0, [r4, #4]
 800bdc8:	6863      	ldr	r3, [r4, #4]
 800bdca:	6123      	str	r3, [r4, #16]
 800bdcc:	2300      	movs	r3, #0
 800bdce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdd2:	e7aa      	b.n	800bd2a <_printf_i+0x146>
 800bdd4:	6923      	ldr	r3, [r4, #16]
 800bdd6:	4632      	mov	r2, r6
 800bdd8:	4649      	mov	r1, r9
 800bdda:	4640      	mov	r0, r8
 800bddc:	47d0      	blx	sl
 800bdde:	3001      	adds	r0, #1
 800bde0:	d0ad      	beq.n	800bd3e <_printf_i+0x15a>
 800bde2:	6823      	ldr	r3, [r4, #0]
 800bde4:	079b      	lsls	r3, r3, #30
 800bde6:	d413      	bmi.n	800be10 <_printf_i+0x22c>
 800bde8:	68e0      	ldr	r0, [r4, #12]
 800bdea:	9b03      	ldr	r3, [sp, #12]
 800bdec:	4298      	cmp	r0, r3
 800bdee:	bfb8      	it	lt
 800bdf0:	4618      	movlt	r0, r3
 800bdf2:	e7a6      	b.n	800bd42 <_printf_i+0x15e>
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	4632      	mov	r2, r6
 800bdf8:	4649      	mov	r1, r9
 800bdfa:	4640      	mov	r0, r8
 800bdfc:	47d0      	blx	sl
 800bdfe:	3001      	adds	r0, #1
 800be00:	d09d      	beq.n	800bd3e <_printf_i+0x15a>
 800be02:	3501      	adds	r5, #1
 800be04:	68e3      	ldr	r3, [r4, #12]
 800be06:	9903      	ldr	r1, [sp, #12]
 800be08:	1a5b      	subs	r3, r3, r1
 800be0a:	42ab      	cmp	r3, r5
 800be0c:	dcf2      	bgt.n	800bdf4 <_printf_i+0x210>
 800be0e:	e7eb      	b.n	800bde8 <_printf_i+0x204>
 800be10:	2500      	movs	r5, #0
 800be12:	f104 0619 	add.w	r6, r4, #25
 800be16:	e7f5      	b.n	800be04 <_printf_i+0x220>
 800be18:	080114ea 	.word	0x080114ea
 800be1c:	080114fb 	.word	0x080114fb

0800be20 <_scanf_float>:
 800be20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be24:	b087      	sub	sp, #28
 800be26:	4691      	mov	r9, r2
 800be28:	9303      	str	r3, [sp, #12]
 800be2a:	688b      	ldr	r3, [r1, #8]
 800be2c:	1e5a      	subs	r2, r3, #1
 800be2e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800be32:	bf81      	itttt	hi
 800be34:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800be38:	eb03 0b05 	addhi.w	fp, r3, r5
 800be3c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800be40:	608b      	strhi	r3, [r1, #8]
 800be42:	680b      	ldr	r3, [r1, #0]
 800be44:	460a      	mov	r2, r1
 800be46:	f04f 0500 	mov.w	r5, #0
 800be4a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800be4e:	f842 3b1c 	str.w	r3, [r2], #28
 800be52:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800be56:	4680      	mov	r8, r0
 800be58:	460c      	mov	r4, r1
 800be5a:	bf98      	it	ls
 800be5c:	f04f 0b00 	movls.w	fp, #0
 800be60:	9201      	str	r2, [sp, #4]
 800be62:	4616      	mov	r6, r2
 800be64:	46aa      	mov	sl, r5
 800be66:	462f      	mov	r7, r5
 800be68:	9502      	str	r5, [sp, #8]
 800be6a:	68a2      	ldr	r2, [r4, #8]
 800be6c:	b15a      	cbz	r2, 800be86 <_scanf_float+0x66>
 800be6e:	f8d9 3000 	ldr.w	r3, [r9]
 800be72:	781b      	ldrb	r3, [r3, #0]
 800be74:	2b4e      	cmp	r3, #78	@ 0x4e
 800be76:	d863      	bhi.n	800bf40 <_scanf_float+0x120>
 800be78:	2b40      	cmp	r3, #64	@ 0x40
 800be7a:	d83b      	bhi.n	800bef4 <_scanf_float+0xd4>
 800be7c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800be80:	b2c8      	uxtb	r0, r1
 800be82:	280e      	cmp	r0, #14
 800be84:	d939      	bls.n	800befa <_scanf_float+0xda>
 800be86:	b11f      	cbz	r7, 800be90 <_scanf_float+0x70>
 800be88:	6823      	ldr	r3, [r4, #0]
 800be8a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800be8e:	6023      	str	r3, [r4, #0]
 800be90:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be94:	f1ba 0f01 	cmp.w	sl, #1
 800be98:	f200 8114 	bhi.w	800c0c4 <_scanf_float+0x2a4>
 800be9c:	9b01      	ldr	r3, [sp, #4]
 800be9e:	429e      	cmp	r6, r3
 800bea0:	f200 8105 	bhi.w	800c0ae <_scanf_float+0x28e>
 800bea4:	2001      	movs	r0, #1
 800bea6:	b007      	add	sp, #28
 800bea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beac:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800beb0:	2a0d      	cmp	r2, #13
 800beb2:	d8e8      	bhi.n	800be86 <_scanf_float+0x66>
 800beb4:	a101      	add	r1, pc, #4	@ (adr r1, 800bebc <_scanf_float+0x9c>)
 800beb6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800beba:	bf00      	nop
 800bebc:	0800c005 	.word	0x0800c005
 800bec0:	0800be87 	.word	0x0800be87
 800bec4:	0800be87 	.word	0x0800be87
 800bec8:	0800be87 	.word	0x0800be87
 800becc:	0800c061 	.word	0x0800c061
 800bed0:	0800c03b 	.word	0x0800c03b
 800bed4:	0800be87 	.word	0x0800be87
 800bed8:	0800be87 	.word	0x0800be87
 800bedc:	0800c013 	.word	0x0800c013
 800bee0:	0800be87 	.word	0x0800be87
 800bee4:	0800be87 	.word	0x0800be87
 800bee8:	0800be87 	.word	0x0800be87
 800beec:	0800be87 	.word	0x0800be87
 800bef0:	0800bfcf 	.word	0x0800bfcf
 800bef4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800bef8:	e7da      	b.n	800beb0 <_scanf_float+0x90>
 800befa:	290e      	cmp	r1, #14
 800befc:	d8c3      	bhi.n	800be86 <_scanf_float+0x66>
 800befe:	a001      	add	r0, pc, #4	@ (adr r0, 800bf04 <_scanf_float+0xe4>)
 800bf00:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800bf04:	0800bfbf 	.word	0x0800bfbf
 800bf08:	0800be87 	.word	0x0800be87
 800bf0c:	0800bfbf 	.word	0x0800bfbf
 800bf10:	0800c04f 	.word	0x0800c04f
 800bf14:	0800be87 	.word	0x0800be87
 800bf18:	0800bf61 	.word	0x0800bf61
 800bf1c:	0800bfa5 	.word	0x0800bfa5
 800bf20:	0800bfa5 	.word	0x0800bfa5
 800bf24:	0800bfa5 	.word	0x0800bfa5
 800bf28:	0800bfa5 	.word	0x0800bfa5
 800bf2c:	0800bfa5 	.word	0x0800bfa5
 800bf30:	0800bfa5 	.word	0x0800bfa5
 800bf34:	0800bfa5 	.word	0x0800bfa5
 800bf38:	0800bfa5 	.word	0x0800bfa5
 800bf3c:	0800bfa5 	.word	0x0800bfa5
 800bf40:	2b6e      	cmp	r3, #110	@ 0x6e
 800bf42:	d809      	bhi.n	800bf58 <_scanf_float+0x138>
 800bf44:	2b60      	cmp	r3, #96	@ 0x60
 800bf46:	d8b1      	bhi.n	800beac <_scanf_float+0x8c>
 800bf48:	2b54      	cmp	r3, #84	@ 0x54
 800bf4a:	d07b      	beq.n	800c044 <_scanf_float+0x224>
 800bf4c:	2b59      	cmp	r3, #89	@ 0x59
 800bf4e:	d19a      	bne.n	800be86 <_scanf_float+0x66>
 800bf50:	2d07      	cmp	r5, #7
 800bf52:	d198      	bne.n	800be86 <_scanf_float+0x66>
 800bf54:	2508      	movs	r5, #8
 800bf56:	e02f      	b.n	800bfb8 <_scanf_float+0x198>
 800bf58:	2b74      	cmp	r3, #116	@ 0x74
 800bf5a:	d073      	beq.n	800c044 <_scanf_float+0x224>
 800bf5c:	2b79      	cmp	r3, #121	@ 0x79
 800bf5e:	e7f6      	b.n	800bf4e <_scanf_float+0x12e>
 800bf60:	6821      	ldr	r1, [r4, #0]
 800bf62:	05c8      	lsls	r0, r1, #23
 800bf64:	d51e      	bpl.n	800bfa4 <_scanf_float+0x184>
 800bf66:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800bf6a:	6021      	str	r1, [r4, #0]
 800bf6c:	3701      	adds	r7, #1
 800bf6e:	f1bb 0f00 	cmp.w	fp, #0
 800bf72:	d003      	beq.n	800bf7c <_scanf_float+0x15c>
 800bf74:	3201      	adds	r2, #1
 800bf76:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bf7a:	60a2      	str	r2, [r4, #8]
 800bf7c:	68a3      	ldr	r3, [r4, #8]
 800bf7e:	3b01      	subs	r3, #1
 800bf80:	60a3      	str	r3, [r4, #8]
 800bf82:	6923      	ldr	r3, [r4, #16]
 800bf84:	3301      	adds	r3, #1
 800bf86:	6123      	str	r3, [r4, #16]
 800bf88:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bf8c:	3b01      	subs	r3, #1
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f8c9 3004 	str.w	r3, [r9, #4]
 800bf94:	f340 8082 	ble.w	800c09c <_scanf_float+0x27c>
 800bf98:	f8d9 3000 	ldr.w	r3, [r9]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	f8c9 3000 	str.w	r3, [r9]
 800bfa2:	e762      	b.n	800be6a <_scanf_float+0x4a>
 800bfa4:	eb1a 0105 	adds.w	r1, sl, r5
 800bfa8:	f47f af6d 	bne.w	800be86 <_scanf_float+0x66>
 800bfac:	6822      	ldr	r2, [r4, #0]
 800bfae:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800bfb2:	6022      	str	r2, [r4, #0]
 800bfb4:	460d      	mov	r5, r1
 800bfb6:	468a      	mov	sl, r1
 800bfb8:	f806 3b01 	strb.w	r3, [r6], #1
 800bfbc:	e7de      	b.n	800bf7c <_scanf_float+0x15c>
 800bfbe:	6822      	ldr	r2, [r4, #0]
 800bfc0:	0610      	lsls	r0, r2, #24
 800bfc2:	f57f af60 	bpl.w	800be86 <_scanf_float+0x66>
 800bfc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bfca:	6022      	str	r2, [r4, #0]
 800bfcc:	e7f4      	b.n	800bfb8 <_scanf_float+0x198>
 800bfce:	f1ba 0f00 	cmp.w	sl, #0
 800bfd2:	d10c      	bne.n	800bfee <_scanf_float+0x1ce>
 800bfd4:	b977      	cbnz	r7, 800bff4 <_scanf_float+0x1d4>
 800bfd6:	6822      	ldr	r2, [r4, #0]
 800bfd8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800bfdc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800bfe0:	d108      	bne.n	800bff4 <_scanf_float+0x1d4>
 800bfe2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800bfe6:	6022      	str	r2, [r4, #0]
 800bfe8:	f04f 0a01 	mov.w	sl, #1
 800bfec:	e7e4      	b.n	800bfb8 <_scanf_float+0x198>
 800bfee:	f1ba 0f02 	cmp.w	sl, #2
 800bff2:	d050      	beq.n	800c096 <_scanf_float+0x276>
 800bff4:	2d01      	cmp	r5, #1
 800bff6:	d002      	beq.n	800bffe <_scanf_float+0x1de>
 800bff8:	2d04      	cmp	r5, #4
 800bffa:	f47f af44 	bne.w	800be86 <_scanf_float+0x66>
 800bffe:	3501      	adds	r5, #1
 800c000:	b2ed      	uxtb	r5, r5
 800c002:	e7d9      	b.n	800bfb8 <_scanf_float+0x198>
 800c004:	f1ba 0f01 	cmp.w	sl, #1
 800c008:	f47f af3d 	bne.w	800be86 <_scanf_float+0x66>
 800c00c:	f04f 0a02 	mov.w	sl, #2
 800c010:	e7d2      	b.n	800bfb8 <_scanf_float+0x198>
 800c012:	b975      	cbnz	r5, 800c032 <_scanf_float+0x212>
 800c014:	2f00      	cmp	r7, #0
 800c016:	f47f af37 	bne.w	800be88 <_scanf_float+0x68>
 800c01a:	6822      	ldr	r2, [r4, #0]
 800c01c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c020:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c024:	f040 8103 	bne.w	800c22e <_scanf_float+0x40e>
 800c028:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c02c:	6022      	str	r2, [r4, #0]
 800c02e:	2501      	movs	r5, #1
 800c030:	e7c2      	b.n	800bfb8 <_scanf_float+0x198>
 800c032:	2d03      	cmp	r5, #3
 800c034:	d0e3      	beq.n	800bffe <_scanf_float+0x1de>
 800c036:	2d05      	cmp	r5, #5
 800c038:	e7df      	b.n	800bffa <_scanf_float+0x1da>
 800c03a:	2d02      	cmp	r5, #2
 800c03c:	f47f af23 	bne.w	800be86 <_scanf_float+0x66>
 800c040:	2503      	movs	r5, #3
 800c042:	e7b9      	b.n	800bfb8 <_scanf_float+0x198>
 800c044:	2d06      	cmp	r5, #6
 800c046:	f47f af1e 	bne.w	800be86 <_scanf_float+0x66>
 800c04a:	2507      	movs	r5, #7
 800c04c:	e7b4      	b.n	800bfb8 <_scanf_float+0x198>
 800c04e:	6822      	ldr	r2, [r4, #0]
 800c050:	0591      	lsls	r1, r2, #22
 800c052:	f57f af18 	bpl.w	800be86 <_scanf_float+0x66>
 800c056:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c05a:	6022      	str	r2, [r4, #0]
 800c05c:	9702      	str	r7, [sp, #8]
 800c05e:	e7ab      	b.n	800bfb8 <_scanf_float+0x198>
 800c060:	6822      	ldr	r2, [r4, #0]
 800c062:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c066:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c06a:	d005      	beq.n	800c078 <_scanf_float+0x258>
 800c06c:	0550      	lsls	r0, r2, #21
 800c06e:	f57f af0a 	bpl.w	800be86 <_scanf_float+0x66>
 800c072:	2f00      	cmp	r7, #0
 800c074:	f000 80db 	beq.w	800c22e <_scanf_float+0x40e>
 800c078:	0591      	lsls	r1, r2, #22
 800c07a:	bf58      	it	pl
 800c07c:	9902      	ldrpl	r1, [sp, #8]
 800c07e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c082:	bf58      	it	pl
 800c084:	1a79      	subpl	r1, r7, r1
 800c086:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c08a:	bf58      	it	pl
 800c08c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c090:	6022      	str	r2, [r4, #0]
 800c092:	2700      	movs	r7, #0
 800c094:	e790      	b.n	800bfb8 <_scanf_float+0x198>
 800c096:	f04f 0a03 	mov.w	sl, #3
 800c09a:	e78d      	b.n	800bfb8 <_scanf_float+0x198>
 800c09c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c0a0:	4649      	mov	r1, r9
 800c0a2:	4640      	mov	r0, r8
 800c0a4:	4798      	blx	r3
 800c0a6:	2800      	cmp	r0, #0
 800c0a8:	f43f aedf 	beq.w	800be6a <_scanf_float+0x4a>
 800c0ac:	e6eb      	b.n	800be86 <_scanf_float+0x66>
 800c0ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c0b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c0b6:	464a      	mov	r2, r9
 800c0b8:	4640      	mov	r0, r8
 800c0ba:	4798      	blx	r3
 800c0bc:	6923      	ldr	r3, [r4, #16]
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	6123      	str	r3, [r4, #16]
 800c0c2:	e6eb      	b.n	800be9c <_scanf_float+0x7c>
 800c0c4:	1e6b      	subs	r3, r5, #1
 800c0c6:	2b06      	cmp	r3, #6
 800c0c8:	d824      	bhi.n	800c114 <_scanf_float+0x2f4>
 800c0ca:	2d02      	cmp	r5, #2
 800c0cc:	d836      	bhi.n	800c13c <_scanf_float+0x31c>
 800c0ce:	9b01      	ldr	r3, [sp, #4]
 800c0d0:	429e      	cmp	r6, r3
 800c0d2:	f67f aee7 	bls.w	800bea4 <_scanf_float+0x84>
 800c0d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c0da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c0de:	464a      	mov	r2, r9
 800c0e0:	4640      	mov	r0, r8
 800c0e2:	4798      	blx	r3
 800c0e4:	6923      	ldr	r3, [r4, #16]
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	6123      	str	r3, [r4, #16]
 800c0ea:	e7f0      	b.n	800c0ce <_scanf_float+0x2ae>
 800c0ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c0f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c0f4:	464a      	mov	r2, r9
 800c0f6:	4640      	mov	r0, r8
 800c0f8:	4798      	blx	r3
 800c0fa:	6923      	ldr	r3, [r4, #16]
 800c0fc:	3b01      	subs	r3, #1
 800c0fe:	6123      	str	r3, [r4, #16]
 800c100:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c104:	fa5f fa8a 	uxtb.w	sl, sl
 800c108:	f1ba 0f02 	cmp.w	sl, #2
 800c10c:	d1ee      	bne.n	800c0ec <_scanf_float+0x2cc>
 800c10e:	3d03      	subs	r5, #3
 800c110:	b2ed      	uxtb	r5, r5
 800c112:	1b76      	subs	r6, r6, r5
 800c114:	6823      	ldr	r3, [r4, #0]
 800c116:	05da      	lsls	r2, r3, #23
 800c118:	d530      	bpl.n	800c17c <_scanf_float+0x35c>
 800c11a:	055b      	lsls	r3, r3, #21
 800c11c:	d511      	bpl.n	800c142 <_scanf_float+0x322>
 800c11e:	9b01      	ldr	r3, [sp, #4]
 800c120:	429e      	cmp	r6, r3
 800c122:	f67f aebf 	bls.w	800bea4 <_scanf_float+0x84>
 800c126:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c12a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c12e:	464a      	mov	r2, r9
 800c130:	4640      	mov	r0, r8
 800c132:	4798      	blx	r3
 800c134:	6923      	ldr	r3, [r4, #16]
 800c136:	3b01      	subs	r3, #1
 800c138:	6123      	str	r3, [r4, #16]
 800c13a:	e7f0      	b.n	800c11e <_scanf_float+0x2fe>
 800c13c:	46aa      	mov	sl, r5
 800c13e:	46b3      	mov	fp, r6
 800c140:	e7de      	b.n	800c100 <_scanf_float+0x2e0>
 800c142:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c146:	6923      	ldr	r3, [r4, #16]
 800c148:	2965      	cmp	r1, #101	@ 0x65
 800c14a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c14e:	f106 35ff 	add.w	r5, r6, #4294967295
 800c152:	6123      	str	r3, [r4, #16]
 800c154:	d00c      	beq.n	800c170 <_scanf_float+0x350>
 800c156:	2945      	cmp	r1, #69	@ 0x45
 800c158:	d00a      	beq.n	800c170 <_scanf_float+0x350>
 800c15a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c15e:	464a      	mov	r2, r9
 800c160:	4640      	mov	r0, r8
 800c162:	4798      	blx	r3
 800c164:	6923      	ldr	r3, [r4, #16]
 800c166:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c16a:	3b01      	subs	r3, #1
 800c16c:	1eb5      	subs	r5, r6, #2
 800c16e:	6123      	str	r3, [r4, #16]
 800c170:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c174:	464a      	mov	r2, r9
 800c176:	4640      	mov	r0, r8
 800c178:	4798      	blx	r3
 800c17a:	462e      	mov	r6, r5
 800c17c:	6822      	ldr	r2, [r4, #0]
 800c17e:	f012 0210 	ands.w	r2, r2, #16
 800c182:	d001      	beq.n	800c188 <_scanf_float+0x368>
 800c184:	2000      	movs	r0, #0
 800c186:	e68e      	b.n	800bea6 <_scanf_float+0x86>
 800c188:	7032      	strb	r2, [r6, #0]
 800c18a:	6823      	ldr	r3, [r4, #0]
 800c18c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c190:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c194:	d125      	bne.n	800c1e2 <_scanf_float+0x3c2>
 800c196:	9b02      	ldr	r3, [sp, #8]
 800c198:	429f      	cmp	r7, r3
 800c19a:	d00a      	beq.n	800c1b2 <_scanf_float+0x392>
 800c19c:	1bda      	subs	r2, r3, r7
 800c19e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c1a2:	429e      	cmp	r6, r3
 800c1a4:	bf28      	it	cs
 800c1a6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c1aa:	4922      	ldr	r1, [pc, #136]	@ (800c234 <_scanf_float+0x414>)
 800c1ac:	4630      	mov	r0, r6
 800c1ae:	f000 f907 	bl	800c3c0 <siprintf>
 800c1b2:	9901      	ldr	r1, [sp, #4]
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	4640      	mov	r0, r8
 800c1b8:	f002 fbf2 	bl	800e9a0 <_strtod_r>
 800c1bc:	9b03      	ldr	r3, [sp, #12]
 800c1be:	6821      	ldr	r1, [r4, #0]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f011 0f02 	tst.w	r1, #2
 800c1c6:	ec57 6b10 	vmov	r6, r7, d0
 800c1ca:	f103 0204 	add.w	r2, r3, #4
 800c1ce:	d015      	beq.n	800c1fc <_scanf_float+0x3dc>
 800c1d0:	9903      	ldr	r1, [sp, #12]
 800c1d2:	600a      	str	r2, [r1, #0]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	e9c3 6700 	strd	r6, r7, [r3]
 800c1da:	68e3      	ldr	r3, [r4, #12]
 800c1dc:	3301      	adds	r3, #1
 800c1de:	60e3      	str	r3, [r4, #12]
 800c1e0:	e7d0      	b.n	800c184 <_scanf_float+0x364>
 800c1e2:	9b04      	ldr	r3, [sp, #16]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d0e4      	beq.n	800c1b2 <_scanf_float+0x392>
 800c1e8:	9905      	ldr	r1, [sp, #20]
 800c1ea:	230a      	movs	r3, #10
 800c1ec:	3101      	adds	r1, #1
 800c1ee:	4640      	mov	r0, r8
 800c1f0:	f002 fc56 	bl	800eaa0 <_strtol_r>
 800c1f4:	9b04      	ldr	r3, [sp, #16]
 800c1f6:	9e05      	ldr	r6, [sp, #20]
 800c1f8:	1ac2      	subs	r2, r0, r3
 800c1fa:	e7d0      	b.n	800c19e <_scanf_float+0x37e>
 800c1fc:	f011 0f04 	tst.w	r1, #4
 800c200:	9903      	ldr	r1, [sp, #12]
 800c202:	600a      	str	r2, [r1, #0]
 800c204:	d1e6      	bne.n	800c1d4 <_scanf_float+0x3b4>
 800c206:	681d      	ldr	r5, [r3, #0]
 800c208:	4632      	mov	r2, r6
 800c20a:	463b      	mov	r3, r7
 800c20c:	4630      	mov	r0, r6
 800c20e:	4639      	mov	r1, r7
 800c210:	f7f4 fcb4 	bl	8000b7c <__aeabi_dcmpun>
 800c214:	b128      	cbz	r0, 800c222 <_scanf_float+0x402>
 800c216:	4808      	ldr	r0, [pc, #32]	@ (800c238 <_scanf_float+0x418>)
 800c218:	f000 f9b8 	bl	800c58c <nanf>
 800c21c:	ed85 0a00 	vstr	s0, [r5]
 800c220:	e7db      	b.n	800c1da <_scanf_float+0x3ba>
 800c222:	4630      	mov	r0, r6
 800c224:	4639      	mov	r1, r7
 800c226:	f7f4 fd07 	bl	8000c38 <__aeabi_d2f>
 800c22a:	6028      	str	r0, [r5, #0]
 800c22c:	e7d5      	b.n	800c1da <_scanf_float+0x3ba>
 800c22e:	2700      	movs	r7, #0
 800c230:	e62e      	b.n	800be90 <_scanf_float+0x70>
 800c232:	bf00      	nop
 800c234:	0801150c 	.word	0x0801150c
 800c238:	0801164d 	.word	0x0801164d

0800c23c <std>:
 800c23c:	2300      	movs	r3, #0
 800c23e:	b510      	push	{r4, lr}
 800c240:	4604      	mov	r4, r0
 800c242:	e9c0 3300 	strd	r3, r3, [r0]
 800c246:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c24a:	6083      	str	r3, [r0, #8]
 800c24c:	8181      	strh	r1, [r0, #12]
 800c24e:	6643      	str	r3, [r0, #100]	@ 0x64
 800c250:	81c2      	strh	r2, [r0, #14]
 800c252:	6183      	str	r3, [r0, #24]
 800c254:	4619      	mov	r1, r3
 800c256:	2208      	movs	r2, #8
 800c258:	305c      	adds	r0, #92	@ 0x5c
 800c25a:	f000 f916 	bl	800c48a <memset>
 800c25e:	4b0d      	ldr	r3, [pc, #52]	@ (800c294 <std+0x58>)
 800c260:	6263      	str	r3, [r4, #36]	@ 0x24
 800c262:	4b0d      	ldr	r3, [pc, #52]	@ (800c298 <std+0x5c>)
 800c264:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c266:	4b0d      	ldr	r3, [pc, #52]	@ (800c29c <std+0x60>)
 800c268:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c26a:	4b0d      	ldr	r3, [pc, #52]	@ (800c2a0 <std+0x64>)
 800c26c:	6323      	str	r3, [r4, #48]	@ 0x30
 800c26e:	4b0d      	ldr	r3, [pc, #52]	@ (800c2a4 <std+0x68>)
 800c270:	6224      	str	r4, [r4, #32]
 800c272:	429c      	cmp	r4, r3
 800c274:	d006      	beq.n	800c284 <std+0x48>
 800c276:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c27a:	4294      	cmp	r4, r2
 800c27c:	d002      	beq.n	800c284 <std+0x48>
 800c27e:	33d0      	adds	r3, #208	@ 0xd0
 800c280:	429c      	cmp	r4, r3
 800c282:	d105      	bne.n	800c290 <std+0x54>
 800c284:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c28c:	f000 b97a 	b.w	800c584 <__retarget_lock_init_recursive>
 800c290:	bd10      	pop	{r4, pc}
 800c292:	bf00      	nop
 800c294:	0800c405 	.word	0x0800c405
 800c298:	0800c427 	.word	0x0800c427
 800c29c:	0800c45f 	.word	0x0800c45f
 800c2a0:	0800c483 	.word	0x0800c483
 800c2a4:	2000675c 	.word	0x2000675c

0800c2a8 <stdio_exit_handler>:
 800c2a8:	4a02      	ldr	r2, [pc, #8]	@ (800c2b4 <stdio_exit_handler+0xc>)
 800c2aa:	4903      	ldr	r1, [pc, #12]	@ (800c2b8 <stdio_exit_handler+0x10>)
 800c2ac:	4803      	ldr	r0, [pc, #12]	@ (800c2bc <stdio_exit_handler+0x14>)
 800c2ae:	f000 b869 	b.w	800c384 <_fwalk_sglue>
 800c2b2:	bf00      	nop
 800c2b4:	20000234 	.word	0x20000234
 800c2b8:	0800ee5d 	.word	0x0800ee5d
 800c2bc:	20000244 	.word	0x20000244

0800c2c0 <cleanup_stdio>:
 800c2c0:	6841      	ldr	r1, [r0, #4]
 800c2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800c2f4 <cleanup_stdio+0x34>)
 800c2c4:	4299      	cmp	r1, r3
 800c2c6:	b510      	push	{r4, lr}
 800c2c8:	4604      	mov	r4, r0
 800c2ca:	d001      	beq.n	800c2d0 <cleanup_stdio+0x10>
 800c2cc:	f002 fdc6 	bl	800ee5c <_fflush_r>
 800c2d0:	68a1      	ldr	r1, [r4, #8]
 800c2d2:	4b09      	ldr	r3, [pc, #36]	@ (800c2f8 <cleanup_stdio+0x38>)
 800c2d4:	4299      	cmp	r1, r3
 800c2d6:	d002      	beq.n	800c2de <cleanup_stdio+0x1e>
 800c2d8:	4620      	mov	r0, r4
 800c2da:	f002 fdbf 	bl	800ee5c <_fflush_r>
 800c2de:	68e1      	ldr	r1, [r4, #12]
 800c2e0:	4b06      	ldr	r3, [pc, #24]	@ (800c2fc <cleanup_stdio+0x3c>)
 800c2e2:	4299      	cmp	r1, r3
 800c2e4:	d004      	beq.n	800c2f0 <cleanup_stdio+0x30>
 800c2e6:	4620      	mov	r0, r4
 800c2e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2ec:	f002 bdb6 	b.w	800ee5c <_fflush_r>
 800c2f0:	bd10      	pop	{r4, pc}
 800c2f2:	bf00      	nop
 800c2f4:	2000675c 	.word	0x2000675c
 800c2f8:	200067c4 	.word	0x200067c4
 800c2fc:	2000682c 	.word	0x2000682c

0800c300 <global_stdio_init.part.0>:
 800c300:	b510      	push	{r4, lr}
 800c302:	4b0b      	ldr	r3, [pc, #44]	@ (800c330 <global_stdio_init.part.0+0x30>)
 800c304:	4c0b      	ldr	r4, [pc, #44]	@ (800c334 <global_stdio_init.part.0+0x34>)
 800c306:	4a0c      	ldr	r2, [pc, #48]	@ (800c338 <global_stdio_init.part.0+0x38>)
 800c308:	601a      	str	r2, [r3, #0]
 800c30a:	4620      	mov	r0, r4
 800c30c:	2200      	movs	r2, #0
 800c30e:	2104      	movs	r1, #4
 800c310:	f7ff ff94 	bl	800c23c <std>
 800c314:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c318:	2201      	movs	r2, #1
 800c31a:	2109      	movs	r1, #9
 800c31c:	f7ff ff8e 	bl	800c23c <std>
 800c320:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c324:	2202      	movs	r2, #2
 800c326:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c32a:	2112      	movs	r1, #18
 800c32c:	f7ff bf86 	b.w	800c23c <std>
 800c330:	20006894 	.word	0x20006894
 800c334:	2000675c 	.word	0x2000675c
 800c338:	0800c2a9 	.word	0x0800c2a9

0800c33c <__sfp_lock_acquire>:
 800c33c:	4801      	ldr	r0, [pc, #4]	@ (800c344 <__sfp_lock_acquire+0x8>)
 800c33e:	f000 b922 	b.w	800c586 <__retarget_lock_acquire_recursive>
 800c342:	bf00      	nop
 800c344:	2000689d 	.word	0x2000689d

0800c348 <__sfp_lock_release>:
 800c348:	4801      	ldr	r0, [pc, #4]	@ (800c350 <__sfp_lock_release+0x8>)
 800c34a:	f000 b91d 	b.w	800c588 <__retarget_lock_release_recursive>
 800c34e:	bf00      	nop
 800c350:	2000689d 	.word	0x2000689d

0800c354 <__sinit>:
 800c354:	b510      	push	{r4, lr}
 800c356:	4604      	mov	r4, r0
 800c358:	f7ff fff0 	bl	800c33c <__sfp_lock_acquire>
 800c35c:	6a23      	ldr	r3, [r4, #32]
 800c35e:	b11b      	cbz	r3, 800c368 <__sinit+0x14>
 800c360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c364:	f7ff bff0 	b.w	800c348 <__sfp_lock_release>
 800c368:	4b04      	ldr	r3, [pc, #16]	@ (800c37c <__sinit+0x28>)
 800c36a:	6223      	str	r3, [r4, #32]
 800c36c:	4b04      	ldr	r3, [pc, #16]	@ (800c380 <__sinit+0x2c>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d1f5      	bne.n	800c360 <__sinit+0xc>
 800c374:	f7ff ffc4 	bl	800c300 <global_stdio_init.part.0>
 800c378:	e7f2      	b.n	800c360 <__sinit+0xc>
 800c37a:	bf00      	nop
 800c37c:	0800c2c1 	.word	0x0800c2c1
 800c380:	20006894 	.word	0x20006894

0800c384 <_fwalk_sglue>:
 800c384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c388:	4607      	mov	r7, r0
 800c38a:	4688      	mov	r8, r1
 800c38c:	4614      	mov	r4, r2
 800c38e:	2600      	movs	r6, #0
 800c390:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c394:	f1b9 0901 	subs.w	r9, r9, #1
 800c398:	d505      	bpl.n	800c3a6 <_fwalk_sglue+0x22>
 800c39a:	6824      	ldr	r4, [r4, #0]
 800c39c:	2c00      	cmp	r4, #0
 800c39e:	d1f7      	bne.n	800c390 <_fwalk_sglue+0xc>
 800c3a0:	4630      	mov	r0, r6
 800c3a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c3a6:	89ab      	ldrh	r3, [r5, #12]
 800c3a8:	2b01      	cmp	r3, #1
 800c3aa:	d907      	bls.n	800c3bc <_fwalk_sglue+0x38>
 800c3ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	d003      	beq.n	800c3bc <_fwalk_sglue+0x38>
 800c3b4:	4629      	mov	r1, r5
 800c3b6:	4638      	mov	r0, r7
 800c3b8:	47c0      	blx	r8
 800c3ba:	4306      	orrs	r6, r0
 800c3bc:	3568      	adds	r5, #104	@ 0x68
 800c3be:	e7e9      	b.n	800c394 <_fwalk_sglue+0x10>

0800c3c0 <siprintf>:
 800c3c0:	b40e      	push	{r1, r2, r3}
 800c3c2:	b510      	push	{r4, lr}
 800c3c4:	b09d      	sub	sp, #116	@ 0x74
 800c3c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c3c8:	9002      	str	r0, [sp, #8]
 800c3ca:	9006      	str	r0, [sp, #24]
 800c3cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c3d0:	480a      	ldr	r0, [pc, #40]	@ (800c3fc <siprintf+0x3c>)
 800c3d2:	9107      	str	r1, [sp, #28]
 800c3d4:	9104      	str	r1, [sp, #16]
 800c3d6:	490a      	ldr	r1, [pc, #40]	@ (800c400 <siprintf+0x40>)
 800c3d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3dc:	9105      	str	r1, [sp, #20]
 800c3de:	2400      	movs	r4, #0
 800c3e0:	a902      	add	r1, sp, #8
 800c3e2:	6800      	ldr	r0, [r0, #0]
 800c3e4:	9301      	str	r3, [sp, #4]
 800c3e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c3e8:	f002 fbb8 	bl	800eb5c <_svfiprintf_r>
 800c3ec:	9b02      	ldr	r3, [sp, #8]
 800c3ee:	701c      	strb	r4, [r3, #0]
 800c3f0:	b01d      	add	sp, #116	@ 0x74
 800c3f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c3f6:	b003      	add	sp, #12
 800c3f8:	4770      	bx	lr
 800c3fa:	bf00      	nop
 800c3fc:	20000240 	.word	0x20000240
 800c400:	ffff0208 	.word	0xffff0208

0800c404 <__sread>:
 800c404:	b510      	push	{r4, lr}
 800c406:	460c      	mov	r4, r1
 800c408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c40c:	f000 f86c 	bl	800c4e8 <_read_r>
 800c410:	2800      	cmp	r0, #0
 800c412:	bfab      	itete	ge
 800c414:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c416:	89a3      	ldrhlt	r3, [r4, #12]
 800c418:	181b      	addge	r3, r3, r0
 800c41a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c41e:	bfac      	ite	ge
 800c420:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c422:	81a3      	strhlt	r3, [r4, #12]
 800c424:	bd10      	pop	{r4, pc}

0800c426 <__swrite>:
 800c426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c42a:	461f      	mov	r7, r3
 800c42c:	898b      	ldrh	r3, [r1, #12]
 800c42e:	05db      	lsls	r3, r3, #23
 800c430:	4605      	mov	r5, r0
 800c432:	460c      	mov	r4, r1
 800c434:	4616      	mov	r6, r2
 800c436:	d505      	bpl.n	800c444 <__swrite+0x1e>
 800c438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c43c:	2302      	movs	r3, #2
 800c43e:	2200      	movs	r2, #0
 800c440:	f000 f840 	bl	800c4c4 <_lseek_r>
 800c444:	89a3      	ldrh	r3, [r4, #12]
 800c446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c44a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c44e:	81a3      	strh	r3, [r4, #12]
 800c450:	4632      	mov	r2, r6
 800c452:	463b      	mov	r3, r7
 800c454:	4628      	mov	r0, r5
 800c456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c45a:	f000 b857 	b.w	800c50c <_write_r>

0800c45e <__sseek>:
 800c45e:	b510      	push	{r4, lr}
 800c460:	460c      	mov	r4, r1
 800c462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c466:	f000 f82d 	bl	800c4c4 <_lseek_r>
 800c46a:	1c43      	adds	r3, r0, #1
 800c46c:	89a3      	ldrh	r3, [r4, #12]
 800c46e:	bf15      	itete	ne
 800c470:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c472:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c476:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c47a:	81a3      	strheq	r3, [r4, #12]
 800c47c:	bf18      	it	ne
 800c47e:	81a3      	strhne	r3, [r4, #12]
 800c480:	bd10      	pop	{r4, pc}

0800c482 <__sclose>:
 800c482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c486:	f000 b80d 	b.w	800c4a4 <_close_r>

0800c48a <memset>:
 800c48a:	4402      	add	r2, r0
 800c48c:	4603      	mov	r3, r0
 800c48e:	4293      	cmp	r3, r2
 800c490:	d100      	bne.n	800c494 <memset+0xa>
 800c492:	4770      	bx	lr
 800c494:	f803 1b01 	strb.w	r1, [r3], #1
 800c498:	e7f9      	b.n	800c48e <memset+0x4>
	...

0800c49c <_localeconv_r>:
 800c49c:	4800      	ldr	r0, [pc, #0]	@ (800c4a0 <_localeconv_r+0x4>)
 800c49e:	4770      	bx	lr
 800c4a0:	20000380 	.word	0x20000380

0800c4a4 <_close_r>:
 800c4a4:	b538      	push	{r3, r4, r5, lr}
 800c4a6:	4d06      	ldr	r5, [pc, #24]	@ (800c4c0 <_close_r+0x1c>)
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	4604      	mov	r4, r0
 800c4ac:	4608      	mov	r0, r1
 800c4ae:	602b      	str	r3, [r5, #0]
 800c4b0:	f7f7 fd5c 	bl	8003f6c <_close>
 800c4b4:	1c43      	adds	r3, r0, #1
 800c4b6:	d102      	bne.n	800c4be <_close_r+0x1a>
 800c4b8:	682b      	ldr	r3, [r5, #0]
 800c4ba:	b103      	cbz	r3, 800c4be <_close_r+0x1a>
 800c4bc:	6023      	str	r3, [r4, #0]
 800c4be:	bd38      	pop	{r3, r4, r5, pc}
 800c4c0:	20006898 	.word	0x20006898

0800c4c4 <_lseek_r>:
 800c4c4:	b538      	push	{r3, r4, r5, lr}
 800c4c6:	4d07      	ldr	r5, [pc, #28]	@ (800c4e4 <_lseek_r+0x20>)
 800c4c8:	4604      	mov	r4, r0
 800c4ca:	4608      	mov	r0, r1
 800c4cc:	4611      	mov	r1, r2
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	602a      	str	r2, [r5, #0]
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	f7f7 fd71 	bl	8003fba <_lseek>
 800c4d8:	1c43      	adds	r3, r0, #1
 800c4da:	d102      	bne.n	800c4e2 <_lseek_r+0x1e>
 800c4dc:	682b      	ldr	r3, [r5, #0]
 800c4de:	b103      	cbz	r3, 800c4e2 <_lseek_r+0x1e>
 800c4e0:	6023      	str	r3, [r4, #0]
 800c4e2:	bd38      	pop	{r3, r4, r5, pc}
 800c4e4:	20006898 	.word	0x20006898

0800c4e8 <_read_r>:
 800c4e8:	b538      	push	{r3, r4, r5, lr}
 800c4ea:	4d07      	ldr	r5, [pc, #28]	@ (800c508 <_read_r+0x20>)
 800c4ec:	4604      	mov	r4, r0
 800c4ee:	4608      	mov	r0, r1
 800c4f0:	4611      	mov	r1, r2
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	602a      	str	r2, [r5, #0]
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	f7f7 fcff 	bl	8003efa <_read>
 800c4fc:	1c43      	adds	r3, r0, #1
 800c4fe:	d102      	bne.n	800c506 <_read_r+0x1e>
 800c500:	682b      	ldr	r3, [r5, #0]
 800c502:	b103      	cbz	r3, 800c506 <_read_r+0x1e>
 800c504:	6023      	str	r3, [r4, #0]
 800c506:	bd38      	pop	{r3, r4, r5, pc}
 800c508:	20006898 	.word	0x20006898

0800c50c <_write_r>:
 800c50c:	b538      	push	{r3, r4, r5, lr}
 800c50e:	4d07      	ldr	r5, [pc, #28]	@ (800c52c <_write_r+0x20>)
 800c510:	4604      	mov	r4, r0
 800c512:	4608      	mov	r0, r1
 800c514:	4611      	mov	r1, r2
 800c516:	2200      	movs	r2, #0
 800c518:	602a      	str	r2, [r5, #0]
 800c51a:	461a      	mov	r2, r3
 800c51c:	f7f7 fd0a 	bl	8003f34 <_write>
 800c520:	1c43      	adds	r3, r0, #1
 800c522:	d102      	bne.n	800c52a <_write_r+0x1e>
 800c524:	682b      	ldr	r3, [r5, #0]
 800c526:	b103      	cbz	r3, 800c52a <_write_r+0x1e>
 800c528:	6023      	str	r3, [r4, #0]
 800c52a:	bd38      	pop	{r3, r4, r5, pc}
 800c52c:	20006898 	.word	0x20006898

0800c530 <__errno>:
 800c530:	4b01      	ldr	r3, [pc, #4]	@ (800c538 <__errno+0x8>)
 800c532:	6818      	ldr	r0, [r3, #0]
 800c534:	4770      	bx	lr
 800c536:	bf00      	nop
 800c538:	20000240 	.word	0x20000240

0800c53c <__libc_init_array>:
 800c53c:	b570      	push	{r4, r5, r6, lr}
 800c53e:	4d0d      	ldr	r5, [pc, #52]	@ (800c574 <__libc_init_array+0x38>)
 800c540:	4c0d      	ldr	r4, [pc, #52]	@ (800c578 <__libc_init_array+0x3c>)
 800c542:	1b64      	subs	r4, r4, r5
 800c544:	10a4      	asrs	r4, r4, #2
 800c546:	2600      	movs	r6, #0
 800c548:	42a6      	cmp	r6, r4
 800c54a:	d109      	bne.n	800c560 <__libc_init_array+0x24>
 800c54c:	4d0b      	ldr	r5, [pc, #44]	@ (800c57c <__libc_init_array+0x40>)
 800c54e:	4c0c      	ldr	r4, [pc, #48]	@ (800c580 <__libc_init_array+0x44>)
 800c550:	f004 ff86 	bl	8011460 <_init>
 800c554:	1b64      	subs	r4, r4, r5
 800c556:	10a4      	asrs	r4, r4, #2
 800c558:	2600      	movs	r6, #0
 800c55a:	42a6      	cmp	r6, r4
 800c55c:	d105      	bne.n	800c56a <__libc_init_array+0x2e>
 800c55e:	bd70      	pop	{r4, r5, r6, pc}
 800c560:	f855 3b04 	ldr.w	r3, [r5], #4
 800c564:	4798      	blx	r3
 800c566:	3601      	adds	r6, #1
 800c568:	e7ee      	b.n	800c548 <__libc_init_array+0xc>
 800c56a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c56e:	4798      	blx	r3
 800c570:	3601      	adds	r6, #1
 800c572:	e7f2      	b.n	800c55a <__libc_init_array+0x1e>
 800c574:	08011b68 	.word	0x08011b68
 800c578:	08011b68 	.word	0x08011b68
 800c57c:	08011b68 	.word	0x08011b68
 800c580:	08011b6c 	.word	0x08011b6c

0800c584 <__retarget_lock_init_recursive>:
 800c584:	4770      	bx	lr

0800c586 <__retarget_lock_acquire_recursive>:
 800c586:	4770      	bx	lr

0800c588 <__retarget_lock_release_recursive>:
 800c588:	4770      	bx	lr
	...

0800c58c <nanf>:
 800c58c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c594 <nanf+0x8>
 800c590:	4770      	bx	lr
 800c592:	bf00      	nop
 800c594:	7fc00000 	.word	0x7fc00000

0800c598 <quorem>:
 800c598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c59c:	6903      	ldr	r3, [r0, #16]
 800c59e:	690c      	ldr	r4, [r1, #16]
 800c5a0:	42a3      	cmp	r3, r4
 800c5a2:	4607      	mov	r7, r0
 800c5a4:	db7e      	blt.n	800c6a4 <quorem+0x10c>
 800c5a6:	3c01      	subs	r4, #1
 800c5a8:	f101 0814 	add.w	r8, r1, #20
 800c5ac:	00a3      	lsls	r3, r4, #2
 800c5ae:	f100 0514 	add.w	r5, r0, #20
 800c5b2:	9300      	str	r3, [sp, #0]
 800c5b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c5b8:	9301      	str	r3, [sp, #4]
 800c5ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c5be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c5c2:	3301      	adds	r3, #1
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c5ca:	fbb2 f6f3 	udiv	r6, r2, r3
 800c5ce:	d32e      	bcc.n	800c62e <quorem+0x96>
 800c5d0:	f04f 0a00 	mov.w	sl, #0
 800c5d4:	46c4      	mov	ip, r8
 800c5d6:	46ae      	mov	lr, r5
 800c5d8:	46d3      	mov	fp, sl
 800c5da:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c5de:	b298      	uxth	r0, r3
 800c5e0:	fb06 a000 	mla	r0, r6, r0, sl
 800c5e4:	0c02      	lsrs	r2, r0, #16
 800c5e6:	0c1b      	lsrs	r3, r3, #16
 800c5e8:	fb06 2303 	mla	r3, r6, r3, r2
 800c5ec:	f8de 2000 	ldr.w	r2, [lr]
 800c5f0:	b280      	uxth	r0, r0
 800c5f2:	b292      	uxth	r2, r2
 800c5f4:	1a12      	subs	r2, r2, r0
 800c5f6:	445a      	add	r2, fp
 800c5f8:	f8de 0000 	ldr.w	r0, [lr]
 800c5fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c600:	b29b      	uxth	r3, r3
 800c602:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c606:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c60a:	b292      	uxth	r2, r2
 800c60c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c610:	45e1      	cmp	r9, ip
 800c612:	f84e 2b04 	str.w	r2, [lr], #4
 800c616:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c61a:	d2de      	bcs.n	800c5da <quorem+0x42>
 800c61c:	9b00      	ldr	r3, [sp, #0]
 800c61e:	58eb      	ldr	r3, [r5, r3]
 800c620:	b92b      	cbnz	r3, 800c62e <quorem+0x96>
 800c622:	9b01      	ldr	r3, [sp, #4]
 800c624:	3b04      	subs	r3, #4
 800c626:	429d      	cmp	r5, r3
 800c628:	461a      	mov	r2, r3
 800c62a:	d32f      	bcc.n	800c68c <quorem+0xf4>
 800c62c:	613c      	str	r4, [r7, #16]
 800c62e:	4638      	mov	r0, r7
 800c630:	f001 f9c6 	bl	800d9c0 <__mcmp>
 800c634:	2800      	cmp	r0, #0
 800c636:	db25      	blt.n	800c684 <quorem+0xec>
 800c638:	4629      	mov	r1, r5
 800c63a:	2000      	movs	r0, #0
 800c63c:	f858 2b04 	ldr.w	r2, [r8], #4
 800c640:	f8d1 c000 	ldr.w	ip, [r1]
 800c644:	fa1f fe82 	uxth.w	lr, r2
 800c648:	fa1f f38c 	uxth.w	r3, ip
 800c64c:	eba3 030e 	sub.w	r3, r3, lr
 800c650:	4403      	add	r3, r0
 800c652:	0c12      	lsrs	r2, r2, #16
 800c654:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c658:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c65c:	b29b      	uxth	r3, r3
 800c65e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c662:	45c1      	cmp	r9, r8
 800c664:	f841 3b04 	str.w	r3, [r1], #4
 800c668:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c66c:	d2e6      	bcs.n	800c63c <quorem+0xa4>
 800c66e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c672:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c676:	b922      	cbnz	r2, 800c682 <quorem+0xea>
 800c678:	3b04      	subs	r3, #4
 800c67a:	429d      	cmp	r5, r3
 800c67c:	461a      	mov	r2, r3
 800c67e:	d30b      	bcc.n	800c698 <quorem+0x100>
 800c680:	613c      	str	r4, [r7, #16]
 800c682:	3601      	adds	r6, #1
 800c684:	4630      	mov	r0, r6
 800c686:	b003      	add	sp, #12
 800c688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c68c:	6812      	ldr	r2, [r2, #0]
 800c68e:	3b04      	subs	r3, #4
 800c690:	2a00      	cmp	r2, #0
 800c692:	d1cb      	bne.n	800c62c <quorem+0x94>
 800c694:	3c01      	subs	r4, #1
 800c696:	e7c6      	b.n	800c626 <quorem+0x8e>
 800c698:	6812      	ldr	r2, [r2, #0]
 800c69a:	3b04      	subs	r3, #4
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	d1ef      	bne.n	800c680 <quorem+0xe8>
 800c6a0:	3c01      	subs	r4, #1
 800c6a2:	e7ea      	b.n	800c67a <quorem+0xe2>
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	e7ee      	b.n	800c686 <quorem+0xee>

0800c6a8 <_dtoa_r>:
 800c6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ac:	69c7      	ldr	r7, [r0, #28]
 800c6ae:	b097      	sub	sp, #92	@ 0x5c
 800c6b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c6b4:	ec55 4b10 	vmov	r4, r5, d0
 800c6b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c6ba:	9107      	str	r1, [sp, #28]
 800c6bc:	4681      	mov	r9, r0
 800c6be:	920c      	str	r2, [sp, #48]	@ 0x30
 800c6c0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c6c2:	b97f      	cbnz	r7, 800c6e4 <_dtoa_r+0x3c>
 800c6c4:	2010      	movs	r0, #16
 800c6c6:	f000 fe09 	bl	800d2dc <malloc>
 800c6ca:	4602      	mov	r2, r0
 800c6cc:	f8c9 001c 	str.w	r0, [r9, #28]
 800c6d0:	b920      	cbnz	r0, 800c6dc <_dtoa_r+0x34>
 800c6d2:	4ba9      	ldr	r3, [pc, #676]	@ (800c978 <_dtoa_r+0x2d0>)
 800c6d4:	21ef      	movs	r1, #239	@ 0xef
 800c6d6:	48a9      	ldr	r0, [pc, #676]	@ (800c97c <_dtoa_r+0x2d4>)
 800c6d8:	f002 fc3a 	bl	800ef50 <__assert_func>
 800c6dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c6e0:	6007      	str	r7, [r0, #0]
 800c6e2:	60c7      	str	r7, [r0, #12]
 800c6e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c6e8:	6819      	ldr	r1, [r3, #0]
 800c6ea:	b159      	cbz	r1, 800c704 <_dtoa_r+0x5c>
 800c6ec:	685a      	ldr	r2, [r3, #4]
 800c6ee:	604a      	str	r2, [r1, #4]
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	4093      	lsls	r3, r2
 800c6f4:	608b      	str	r3, [r1, #8]
 800c6f6:	4648      	mov	r0, r9
 800c6f8:	f000 fee6 	bl	800d4c8 <_Bfree>
 800c6fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c700:	2200      	movs	r2, #0
 800c702:	601a      	str	r2, [r3, #0]
 800c704:	1e2b      	subs	r3, r5, #0
 800c706:	bfb9      	ittee	lt
 800c708:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c70c:	9305      	strlt	r3, [sp, #20]
 800c70e:	2300      	movge	r3, #0
 800c710:	6033      	strge	r3, [r6, #0]
 800c712:	9f05      	ldr	r7, [sp, #20]
 800c714:	4b9a      	ldr	r3, [pc, #616]	@ (800c980 <_dtoa_r+0x2d8>)
 800c716:	bfbc      	itt	lt
 800c718:	2201      	movlt	r2, #1
 800c71a:	6032      	strlt	r2, [r6, #0]
 800c71c:	43bb      	bics	r3, r7
 800c71e:	d112      	bne.n	800c746 <_dtoa_r+0x9e>
 800c720:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c722:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c726:	6013      	str	r3, [r2, #0]
 800c728:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c72c:	4323      	orrs	r3, r4
 800c72e:	f000 855a 	beq.w	800d1e6 <_dtoa_r+0xb3e>
 800c732:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c734:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c994 <_dtoa_r+0x2ec>
 800c738:	2b00      	cmp	r3, #0
 800c73a:	f000 855c 	beq.w	800d1f6 <_dtoa_r+0xb4e>
 800c73e:	f10a 0303 	add.w	r3, sl, #3
 800c742:	f000 bd56 	b.w	800d1f2 <_dtoa_r+0xb4a>
 800c746:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c74a:	2200      	movs	r2, #0
 800c74c:	ec51 0b17 	vmov	r0, r1, d7
 800c750:	2300      	movs	r3, #0
 800c752:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c756:	f7f4 f9df 	bl	8000b18 <__aeabi_dcmpeq>
 800c75a:	4680      	mov	r8, r0
 800c75c:	b158      	cbz	r0, 800c776 <_dtoa_r+0xce>
 800c75e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c760:	2301      	movs	r3, #1
 800c762:	6013      	str	r3, [r2, #0]
 800c764:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c766:	b113      	cbz	r3, 800c76e <_dtoa_r+0xc6>
 800c768:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c76a:	4b86      	ldr	r3, [pc, #536]	@ (800c984 <_dtoa_r+0x2dc>)
 800c76c:	6013      	str	r3, [r2, #0]
 800c76e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c998 <_dtoa_r+0x2f0>
 800c772:	f000 bd40 	b.w	800d1f6 <_dtoa_r+0xb4e>
 800c776:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c77a:	aa14      	add	r2, sp, #80	@ 0x50
 800c77c:	a915      	add	r1, sp, #84	@ 0x54
 800c77e:	4648      	mov	r0, r9
 800c780:	f001 fa3e 	bl	800dc00 <__d2b>
 800c784:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c788:	9002      	str	r0, [sp, #8]
 800c78a:	2e00      	cmp	r6, #0
 800c78c:	d078      	beq.n	800c880 <_dtoa_r+0x1d8>
 800c78e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c790:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c798:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c79c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c7a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c7a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c7a8:	4619      	mov	r1, r3
 800c7aa:	2200      	movs	r2, #0
 800c7ac:	4b76      	ldr	r3, [pc, #472]	@ (800c988 <_dtoa_r+0x2e0>)
 800c7ae:	f7f3 fd93 	bl	80002d8 <__aeabi_dsub>
 800c7b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800c960 <_dtoa_r+0x2b8>)
 800c7b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7b8:	f7f3 ff46 	bl	8000648 <__aeabi_dmul>
 800c7bc:	a36a      	add	r3, pc, #424	@ (adr r3, 800c968 <_dtoa_r+0x2c0>)
 800c7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7c2:	f7f3 fd8b 	bl	80002dc <__adddf3>
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	4630      	mov	r0, r6
 800c7ca:	460d      	mov	r5, r1
 800c7cc:	f7f3 fed2 	bl	8000574 <__aeabi_i2d>
 800c7d0:	a367      	add	r3, pc, #412	@ (adr r3, 800c970 <_dtoa_r+0x2c8>)
 800c7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d6:	f7f3 ff37 	bl	8000648 <__aeabi_dmul>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	4620      	mov	r0, r4
 800c7e0:	4629      	mov	r1, r5
 800c7e2:	f7f3 fd7b 	bl	80002dc <__adddf3>
 800c7e6:	4604      	mov	r4, r0
 800c7e8:	460d      	mov	r5, r1
 800c7ea:	f7f4 f9dd 	bl	8000ba8 <__aeabi_d2iz>
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	4607      	mov	r7, r0
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	4620      	mov	r0, r4
 800c7f6:	4629      	mov	r1, r5
 800c7f8:	f7f4 f998 	bl	8000b2c <__aeabi_dcmplt>
 800c7fc:	b140      	cbz	r0, 800c810 <_dtoa_r+0x168>
 800c7fe:	4638      	mov	r0, r7
 800c800:	f7f3 feb8 	bl	8000574 <__aeabi_i2d>
 800c804:	4622      	mov	r2, r4
 800c806:	462b      	mov	r3, r5
 800c808:	f7f4 f986 	bl	8000b18 <__aeabi_dcmpeq>
 800c80c:	b900      	cbnz	r0, 800c810 <_dtoa_r+0x168>
 800c80e:	3f01      	subs	r7, #1
 800c810:	2f16      	cmp	r7, #22
 800c812:	d852      	bhi.n	800c8ba <_dtoa_r+0x212>
 800c814:	4b5d      	ldr	r3, [pc, #372]	@ (800c98c <_dtoa_r+0x2e4>)
 800c816:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c81a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c81e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c822:	f7f4 f983 	bl	8000b2c <__aeabi_dcmplt>
 800c826:	2800      	cmp	r0, #0
 800c828:	d049      	beq.n	800c8be <_dtoa_r+0x216>
 800c82a:	3f01      	subs	r7, #1
 800c82c:	2300      	movs	r3, #0
 800c82e:	9310      	str	r3, [sp, #64]	@ 0x40
 800c830:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c832:	1b9b      	subs	r3, r3, r6
 800c834:	1e5a      	subs	r2, r3, #1
 800c836:	bf45      	ittet	mi
 800c838:	f1c3 0301 	rsbmi	r3, r3, #1
 800c83c:	9300      	strmi	r3, [sp, #0]
 800c83e:	2300      	movpl	r3, #0
 800c840:	2300      	movmi	r3, #0
 800c842:	9206      	str	r2, [sp, #24]
 800c844:	bf54      	ite	pl
 800c846:	9300      	strpl	r3, [sp, #0]
 800c848:	9306      	strmi	r3, [sp, #24]
 800c84a:	2f00      	cmp	r7, #0
 800c84c:	db39      	blt.n	800c8c2 <_dtoa_r+0x21a>
 800c84e:	9b06      	ldr	r3, [sp, #24]
 800c850:	970d      	str	r7, [sp, #52]	@ 0x34
 800c852:	443b      	add	r3, r7
 800c854:	9306      	str	r3, [sp, #24]
 800c856:	2300      	movs	r3, #0
 800c858:	9308      	str	r3, [sp, #32]
 800c85a:	9b07      	ldr	r3, [sp, #28]
 800c85c:	2b09      	cmp	r3, #9
 800c85e:	d863      	bhi.n	800c928 <_dtoa_r+0x280>
 800c860:	2b05      	cmp	r3, #5
 800c862:	bfc4      	itt	gt
 800c864:	3b04      	subgt	r3, #4
 800c866:	9307      	strgt	r3, [sp, #28]
 800c868:	9b07      	ldr	r3, [sp, #28]
 800c86a:	f1a3 0302 	sub.w	r3, r3, #2
 800c86e:	bfcc      	ite	gt
 800c870:	2400      	movgt	r4, #0
 800c872:	2401      	movle	r4, #1
 800c874:	2b03      	cmp	r3, #3
 800c876:	d863      	bhi.n	800c940 <_dtoa_r+0x298>
 800c878:	e8df f003 	tbb	[pc, r3]
 800c87c:	2b375452 	.word	0x2b375452
 800c880:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c884:	441e      	add	r6, r3
 800c886:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c88a:	2b20      	cmp	r3, #32
 800c88c:	bfc1      	itttt	gt
 800c88e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c892:	409f      	lslgt	r7, r3
 800c894:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c898:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c89c:	bfd6      	itet	le
 800c89e:	f1c3 0320 	rsble	r3, r3, #32
 800c8a2:	ea47 0003 	orrgt.w	r0, r7, r3
 800c8a6:	fa04 f003 	lslle.w	r0, r4, r3
 800c8aa:	f7f3 fe53 	bl	8000554 <__aeabi_ui2d>
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c8b4:	3e01      	subs	r6, #1
 800c8b6:	9212      	str	r2, [sp, #72]	@ 0x48
 800c8b8:	e776      	b.n	800c7a8 <_dtoa_r+0x100>
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	e7b7      	b.n	800c82e <_dtoa_r+0x186>
 800c8be:	9010      	str	r0, [sp, #64]	@ 0x40
 800c8c0:	e7b6      	b.n	800c830 <_dtoa_r+0x188>
 800c8c2:	9b00      	ldr	r3, [sp, #0]
 800c8c4:	1bdb      	subs	r3, r3, r7
 800c8c6:	9300      	str	r3, [sp, #0]
 800c8c8:	427b      	negs	r3, r7
 800c8ca:	9308      	str	r3, [sp, #32]
 800c8cc:	2300      	movs	r3, #0
 800c8ce:	930d      	str	r3, [sp, #52]	@ 0x34
 800c8d0:	e7c3      	b.n	800c85a <_dtoa_r+0x1b2>
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8d8:	eb07 0b03 	add.w	fp, r7, r3
 800c8dc:	f10b 0301 	add.w	r3, fp, #1
 800c8e0:	2b01      	cmp	r3, #1
 800c8e2:	9303      	str	r3, [sp, #12]
 800c8e4:	bfb8      	it	lt
 800c8e6:	2301      	movlt	r3, #1
 800c8e8:	e006      	b.n	800c8f8 <_dtoa_r+0x250>
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	dd28      	ble.n	800c946 <_dtoa_r+0x29e>
 800c8f4:	469b      	mov	fp, r3
 800c8f6:	9303      	str	r3, [sp, #12]
 800c8f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c8fc:	2100      	movs	r1, #0
 800c8fe:	2204      	movs	r2, #4
 800c900:	f102 0514 	add.w	r5, r2, #20
 800c904:	429d      	cmp	r5, r3
 800c906:	d926      	bls.n	800c956 <_dtoa_r+0x2ae>
 800c908:	6041      	str	r1, [r0, #4]
 800c90a:	4648      	mov	r0, r9
 800c90c:	f000 fd9c 	bl	800d448 <_Balloc>
 800c910:	4682      	mov	sl, r0
 800c912:	2800      	cmp	r0, #0
 800c914:	d142      	bne.n	800c99c <_dtoa_r+0x2f4>
 800c916:	4b1e      	ldr	r3, [pc, #120]	@ (800c990 <_dtoa_r+0x2e8>)
 800c918:	4602      	mov	r2, r0
 800c91a:	f240 11af 	movw	r1, #431	@ 0x1af
 800c91e:	e6da      	b.n	800c6d6 <_dtoa_r+0x2e>
 800c920:	2300      	movs	r3, #0
 800c922:	e7e3      	b.n	800c8ec <_dtoa_r+0x244>
 800c924:	2300      	movs	r3, #0
 800c926:	e7d5      	b.n	800c8d4 <_dtoa_r+0x22c>
 800c928:	2401      	movs	r4, #1
 800c92a:	2300      	movs	r3, #0
 800c92c:	9307      	str	r3, [sp, #28]
 800c92e:	9409      	str	r4, [sp, #36]	@ 0x24
 800c930:	f04f 3bff 	mov.w	fp, #4294967295
 800c934:	2200      	movs	r2, #0
 800c936:	f8cd b00c 	str.w	fp, [sp, #12]
 800c93a:	2312      	movs	r3, #18
 800c93c:	920c      	str	r2, [sp, #48]	@ 0x30
 800c93e:	e7db      	b.n	800c8f8 <_dtoa_r+0x250>
 800c940:	2301      	movs	r3, #1
 800c942:	9309      	str	r3, [sp, #36]	@ 0x24
 800c944:	e7f4      	b.n	800c930 <_dtoa_r+0x288>
 800c946:	f04f 0b01 	mov.w	fp, #1
 800c94a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c94e:	465b      	mov	r3, fp
 800c950:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c954:	e7d0      	b.n	800c8f8 <_dtoa_r+0x250>
 800c956:	3101      	adds	r1, #1
 800c958:	0052      	lsls	r2, r2, #1
 800c95a:	e7d1      	b.n	800c900 <_dtoa_r+0x258>
 800c95c:	f3af 8000 	nop.w
 800c960:	636f4361 	.word	0x636f4361
 800c964:	3fd287a7 	.word	0x3fd287a7
 800c968:	8b60c8b3 	.word	0x8b60c8b3
 800c96c:	3fc68a28 	.word	0x3fc68a28
 800c970:	509f79fb 	.word	0x509f79fb
 800c974:	3fd34413 	.word	0x3fd34413
 800c978:	0801151e 	.word	0x0801151e
 800c97c:	08011535 	.word	0x08011535
 800c980:	7ff00000 	.word	0x7ff00000
 800c984:	080114e9 	.word	0x080114e9
 800c988:	3ff80000 	.word	0x3ff80000
 800c98c:	080116e8 	.word	0x080116e8
 800c990:	0801158d 	.word	0x0801158d
 800c994:	0801151a 	.word	0x0801151a
 800c998:	080114e8 	.word	0x080114e8
 800c99c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c9a0:	6018      	str	r0, [r3, #0]
 800c9a2:	9b03      	ldr	r3, [sp, #12]
 800c9a4:	2b0e      	cmp	r3, #14
 800c9a6:	f200 80a1 	bhi.w	800caec <_dtoa_r+0x444>
 800c9aa:	2c00      	cmp	r4, #0
 800c9ac:	f000 809e 	beq.w	800caec <_dtoa_r+0x444>
 800c9b0:	2f00      	cmp	r7, #0
 800c9b2:	dd33      	ble.n	800ca1c <_dtoa_r+0x374>
 800c9b4:	4b9c      	ldr	r3, [pc, #624]	@ (800cc28 <_dtoa_r+0x580>)
 800c9b6:	f007 020f 	and.w	r2, r7, #15
 800c9ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c9be:	ed93 7b00 	vldr	d7, [r3]
 800c9c2:	05f8      	lsls	r0, r7, #23
 800c9c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c9c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c9cc:	d516      	bpl.n	800c9fc <_dtoa_r+0x354>
 800c9ce:	4b97      	ldr	r3, [pc, #604]	@ (800cc2c <_dtoa_r+0x584>)
 800c9d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c9d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c9d8:	f7f3 ff60 	bl	800089c <__aeabi_ddiv>
 800c9dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9e0:	f004 040f 	and.w	r4, r4, #15
 800c9e4:	2603      	movs	r6, #3
 800c9e6:	4d91      	ldr	r5, [pc, #580]	@ (800cc2c <_dtoa_r+0x584>)
 800c9e8:	b954      	cbnz	r4, 800ca00 <_dtoa_r+0x358>
 800c9ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c9ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9f2:	f7f3 ff53 	bl	800089c <__aeabi_ddiv>
 800c9f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9fa:	e028      	b.n	800ca4e <_dtoa_r+0x3a6>
 800c9fc:	2602      	movs	r6, #2
 800c9fe:	e7f2      	b.n	800c9e6 <_dtoa_r+0x33e>
 800ca00:	07e1      	lsls	r1, r4, #31
 800ca02:	d508      	bpl.n	800ca16 <_dtoa_r+0x36e>
 800ca04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca08:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca0c:	f7f3 fe1c 	bl	8000648 <__aeabi_dmul>
 800ca10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca14:	3601      	adds	r6, #1
 800ca16:	1064      	asrs	r4, r4, #1
 800ca18:	3508      	adds	r5, #8
 800ca1a:	e7e5      	b.n	800c9e8 <_dtoa_r+0x340>
 800ca1c:	f000 80af 	beq.w	800cb7e <_dtoa_r+0x4d6>
 800ca20:	427c      	negs	r4, r7
 800ca22:	4b81      	ldr	r3, [pc, #516]	@ (800cc28 <_dtoa_r+0x580>)
 800ca24:	4d81      	ldr	r5, [pc, #516]	@ (800cc2c <_dtoa_r+0x584>)
 800ca26:	f004 020f 	and.w	r2, r4, #15
 800ca2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ca36:	f7f3 fe07 	bl	8000648 <__aeabi_dmul>
 800ca3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca3e:	1124      	asrs	r4, r4, #4
 800ca40:	2300      	movs	r3, #0
 800ca42:	2602      	movs	r6, #2
 800ca44:	2c00      	cmp	r4, #0
 800ca46:	f040 808f 	bne.w	800cb68 <_dtoa_r+0x4c0>
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d1d3      	bne.n	800c9f6 <_dtoa_r+0x34e>
 800ca4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ca50:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	f000 8094 	beq.w	800cb82 <_dtoa_r+0x4da>
 800ca5a:	4b75      	ldr	r3, [pc, #468]	@ (800cc30 <_dtoa_r+0x588>)
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	4620      	mov	r0, r4
 800ca60:	4629      	mov	r1, r5
 800ca62:	f7f4 f863 	bl	8000b2c <__aeabi_dcmplt>
 800ca66:	2800      	cmp	r0, #0
 800ca68:	f000 808b 	beq.w	800cb82 <_dtoa_r+0x4da>
 800ca6c:	9b03      	ldr	r3, [sp, #12]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	f000 8087 	beq.w	800cb82 <_dtoa_r+0x4da>
 800ca74:	f1bb 0f00 	cmp.w	fp, #0
 800ca78:	dd34      	ble.n	800cae4 <_dtoa_r+0x43c>
 800ca7a:	4620      	mov	r0, r4
 800ca7c:	4b6d      	ldr	r3, [pc, #436]	@ (800cc34 <_dtoa_r+0x58c>)
 800ca7e:	2200      	movs	r2, #0
 800ca80:	4629      	mov	r1, r5
 800ca82:	f7f3 fde1 	bl	8000648 <__aeabi_dmul>
 800ca86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca8a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ca8e:	3601      	adds	r6, #1
 800ca90:	465c      	mov	r4, fp
 800ca92:	4630      	mov	r0, r6
 800ca94:	f7f3 fd6e 	bl	8000574 <__aeabi_i2d>
 800ca98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca9c:	f7f3 fdd4 	bl	8000648 <__aeabi_dmul>
 800caa0:	4b65      	ldr	r3, [pc, #404]	@ (800cc38 <_dtoa_r+0x590>)
 800caa2:	2200      	movs	r2, #0
 800caa4:	f7f3 fc1a 	bl	80002dc <__adddf3>
 800caa8:	4605      	mov	r5, r0
 800caaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800caae:	2c00      	cmp	r4, #0
 800cab0:	d16a      	bne.n	800cb88 <_dtoa_r+0x4e0>
 800cab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cab6:	4b61      	ldr	r3, [pc, #388]	@ (800cc3c <_dtoa_r+0x594>)
 800cab8:	2200      	movs	r2, #0
 800caba:	f7f3 fc0d 	bl	80002d8 <__aeabi_dsub>
 800cabe:	4602      	mov	r2, r0
 800cac0:	460b      	mov	r3, r1
 800cac2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cac6:	462a      	mov	r2, r5
 800cac8:	4633      	mov	r3, r6
 800caca:	f7f4 f84d 	bl	8000b68 <__aeabi_dcmpgt>
 800cace:	2800      	cmp	r0, #0
 800cad0:	f040 8298 	bne.w	800d004 <_dtoa_r+0x95c>
 800cad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cad8:	462a      	mov	r2, r5
 800cada:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cade:	f7f4 f825 	bl	8000b2c <__aeabi_dcmplt>
 800cae2:	bb38      	cbnz	r0, 800cb34 <_dtoa_r+0x48c>
 800cae4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cae8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800caec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800caee:	2b00      	cmp	r3, #0
 800caf0:	f2c0 8157 	blt.w	800cda2 <_dtoa_r+0x6fa>
 800caf4:	2f0e      	cmp	r7, #14
 800caf6:	f300 8154 	bgt.w	800cda2 <_dtoa_r+0x6fa>
 800cafa:	4b4b      	ldr	r3, [pc, #300]	@ (800cc28 <_dtoa_r+0x580>)
 800cafc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb00:	ed93 7b00 	vldr	d7, [r3]
 800cb04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	ed8d 7b00 	vstr	d7, [sp]
 800cb0c:	f280 80e5 	bge.w	800ccda <_dtoa_r+0x632>
 800cb10:	9b03      	ldr	r3, [sp, #12]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	f300 80e1 	bgt.w	800ccda <_dtoa_r+0x632>
 800cb18:	d10c      	bne.n	800cb34 <_dtoa_r+0x48c>
 800cb1a:	4b48      	ldr	r3, [pc, #288]	@ (800cc3c <_dtoa_r+0x594>)
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	ec51 0b17 	vmov	r0, r1, d7
 800cb22:	f7f3 fd91 	bl	8000648 <__aeabi_dmul>
 800cb26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb2a:	f7f4 f813 	bl	8000b54 <__aeabi_dcmpge>
 800cb2e:	2800      	cmp	r0, #0
 800cb30:	f000 8266 	beq.w	800d000 <_dtoa_r+0x958>
 800cb34:	2400      	movs	r4, #0
 800cb36:	4625      	mov	r5, r4
 800cb38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb3a:	4656      	mov	r6, sl
 800cb3c:	ea6f 0803 	mvn.w	r8, r3
 800cb40:	2700      	movs	r7, #0
 800cb42:	4621      	mov	r1, r4
 800cb44:	4648      	mov	r0, r9
 800cb46:	f000 fcbf 	bl	800d4c8 <_Bfree>
 800cb4a:	2d00      	cmp	r5, #0
 800cb4c:	f000 80bd 	beq.w	800ccca <_dtoa_r+0x622>
 800cb50:	b12f      	cbz	r7, 800cb5e <_dtoa_r+0x4b6>
 800cb52:	42af      	cmp	r7, r5
 800cb54:	d003      	beq.n	800cb5e <_dtoa_r+0x4b6>
 800cb56:	4639      	mov	r1, r7
 800cb58:	4648      	mov	r0, r9
 800cb5a:	f000 fcb5 	bl	800d4c8 <_Bfree>
 800cb5e:	4629      	mov	r1, r5
 800cb60:	4648      	mov	r0, r9
 800cb62:	f000 fcb1 	bl	800d4c8 <_Bfree>
 800cb66:	e0b0      	b.n	800ccca <_dtoa_r+0x622>
 800cb68:	07e2      	lsls	r2, r4, #31
 800cb6a:	d505      	bpl.n	800cb78 <_dtoa_r+0x4d0>
 800cb6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cb70:	f7f3 fd6a 	bl	8000648 <__aeabi_dmul>
 800cb74:	3601      	adds	r6, #1
 800cb76:	2301      	movs	r3, #1
 800cb78:	1064      	asrs	r4, r4, #1
 800cb7a:	3508      	adds	r5, #8
 800cb7c:	e762      	b.n	800ca44 <_dtoa_r+0x39c>
 800cb7e:	2602      	movs	r6, #2
 800cb80:	e765      	b.n	800ca4e <_dtoa_r+0x3a6>
 800cb82:	9c03      	ldr	r4, [sp, #12]
 800cb84:	46b8      	mov	r8, r7
 800cb86:	e784      	b.n	800ca92 <_dtoa_r+0x3ea>
 800cb88:	4b27      	ldr	r3, [pc, #156]	@ (800cc28 <_dtoa_r+0x580>)
 800cb8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cb90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cb94:	4454      	add	r4, sl
 800cb96:	2900      	cmp	r1, #0
 800cb98:	d054      	beq.n	800cc44 <_dtoa_r+0x59c>
 800cb9a:	4929      	ldr	r1, [pc, #164]	@ (800cc40 <_dtoa_r+0x598>)
 800cb9c:	2000      	movs	r0, #0
 800cb9e:	f7f3 fe7d 	bl	800089c <__aeabi_ddiv>
 800cba2:	4633      	mov	r3, r6
 800cba4:	462a      	mov	r2, r5
 800cba6:	f7f3 fb97 	bl	80002d8 <__aeabi_dsub>
 800cbaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cbae:	4656      	mov	r6, sl
 800cbb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbb4:	f7f3 fff8 	bl	8000ba8 <__aeabi_d2iz>
 800cbb8:	4605      	mov	r5, r0
 800cbba:	f7f3 fcdb 	bl	8000574 <__aeabi_i2d>
 800cbbe:	4602      	mov	r2, r0
 800cbc0:	460b      	mov	r3, r1
 800cbc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cbc6:	f7f3 fb87 	bl	80002d8 <__aeabi_dsub>
 800cbca:	3530      	adds	r5, #48	@ 0x30
 800cbcc:	4602      	mov	r2, r0
 800cbce:	460b      	mov	r3, r1
 800cbd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cbd4:	f806 5b01 	strb.w	r5, [r6], #1
 800cbd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbdc:	f7f3 ffa6 	bl	8000b2c <__aeabi_dcmplt>
 800cbe0:	2800      	cmp	r0, #0
 800cbe2:	d172      	bne.n	800ccca <_dtoa_r+0x622>
 800cbe4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cbe8:	4911      	ldr	r1, [pc, #68]	@ (800cc30 <_dtoa_r+0x588>)
 800cbea:	2000      	movs	r0, #0
 800cbec:	f7f3 fb74 	bl	80002d8 <__aeabi_dsub>
 800cbf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cbf4:	f7f3 ff9a 	bl	8000b2c <__aeabi_dcmplt>
 800cbf8:	2800      	cmp	r0, #0
 800cbfa:	f040 80b4 	bne.w	800cd66 <_dtoa_r+0x6be>
 800cbfe:	42a6      	cmp	r6, r4
 800cc00:	f43f af70 	beq.w	800cae4 <_dtoa_r+0x43c>
 800cc04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc08:	4b0a      	ldr	r3, [pc, #40]	@ (800cc34 <_dtoa_r+0x58c>)
 800cc0a:	2200      	movs	r2, #0
 800cc0c:	f7f3 fd1c 	bl	8000648 <__aeabi_dmul>
 800cc10:	4b08      	ldr	r3, [pc, #32]	@ (800cc34 <_dtoa_r+0x58c>)
 800cc12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc16:	2200      	movs	r2, #0
 800cc18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc1c:	f7f3 fd14 	bl	8000648 <__aeabi_dmul>
 800cc20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc24:	e7c4      	b.n	800cbb0 <_dtoa_r+0x508>
 800cc26:	bf00      	nop
 800cc28:	080116e8 	.word	0x080116e8
 800cc2c:	080116c0 	.word	0x080116c0
 800cc30:	3ff00000 	.word	0x3ff00000
 800cc34:	40240000 	.word	0x40240000
 800cc38:	401c0000 	.word	0x401c0000
 800cc3c:	40140000 	.word	0x40140000
 800cc40:	3fe00000 	.word	0x3fe00000
 800cc44:	4631      	mov	r1, r6
 800cc46:	4628      	mov	r0, r5
 800cc48:	f7f3 fcfe 	bl	8000648 <__aeabi_dmul>
 800cc4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cc50:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cc52:	4656      	mov	r6, sl
 800cc54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc58:	f7f3 ffa6 	bl	8000ba8 <__aeabi_d2iz>
 800cc5c:	4605      	mov	r5, r0
 800cc5e:	f7f3 fc89 	bl	8000574 <__aeabi_i2d>
 800cc62:	4602      	mov	r2, r0
 800cc64:	460b      	mov	r3, r1
 800cc66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc6a:	f7f3 fb35 	bl	80002d8 <__aeabi_dsub>
 800cc6e:	3530      	adds	r5, #48	@ 0x30
 800cc70:	f806 5b01 	strb.w	r5, [r6], #1
 800cc74:	4602      	mov	r2, r0
 800cc76:	460b      	mov	r3, r1
 800cc78:	42a6      	cmp	r6, r4
 800cc7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cc7e:	f04f 0200 	mov.w	r2, #0
 800cc82:	d124      	bne.n	800ccce <_dtoa_r+0x626>
 800cc84:	4baf      	ldr	r3, [pc, #700]	@ (800cf44 <_dtoa_r+0x89c>)
 800cc86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cc8a:	f7f3 fb27 	bl	80002dc <__adddf3>
 800cc8e:	4602      	mov	r2, r0
 800cc90:	460b      	mov	r3, r1
 800cc92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc96:	f7f3 ff67 	bl	8000b68 <__aeabi_dcmpgt>
 800cc9a:	2800      	cmp	r0, #0
 800cc9c:	d163      	bne.n	800cd66 <_dtoa_r+0x6be>
 800cc9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cca2:	49a8      	ldr	r1, [pc, #672]	@ (800cf44 <_dtoa_r+0x89c>)
 800cca4:	2000      	movs	r0, #0
 800cca6:	f7f3 fb17 	bl	80002d8 <__aeabi_dsub>
 800ccaa:	4602      	mov	r2, r0
 800ccac:	460b      	mov	r3, r1
 800ccae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ccb2:	f7f3 ff3b 	bl	8000b2c <__aeabi_dcmplt>
 800ccb6:	2800      	cmp	r0, #0
 800ccb8:	f43f af14 	beq.w	800cae4 <_dtoa_r+0x43c>
 800ccbc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ccbe:	1e73      	subs	r3, r6, #1
 800ccc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccc2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ccc6:	2b30      	cmp	r3, #48	@ 0x30
 800ccc8:	d0f8      	beq.n	800ccbc <_dtoa_r+0x614>
 800ccca:	4647      	mov	r7, r8
 800cccc:	e03b      	b.n	800cd46 <_dtoa_r+0x69e>
 800ccce:	4b9e      	ldr	r3, [pc, #632]	@ (800cf48 <_dtoa_r+0x8a0>)
 800ccd0:	f7f3 fcba 	bl	8000648 <__aeabi_dmul>
 800ccd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ccd8:	e7bc      	b.n	800cc54 <_dtoa_r+0x5ac>
 800ccda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ccde:	4656      	mov	r6, sl
 800cce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cce4:	4620      	mov	r0, r4
 800cce6:	4629      	mov	r1, r5
 800cce8:	f7f3 fdd8 	bl	800089c <__aeabi_ddiv>
 800ccec:	f7f3 ff5c 	bl	8000ba8 <__aeabi_d2iz>
 800ccf0:	4680      	mov	r8, r0
 800ccf2:	f7f3 fc3f 	bl	8000574 <__aeabi_i2d>
 800ccf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ccfa:	f7f3 fca5 	bl	8000648 <__aeabi_dmul>
 800ccfe:	4602      	mov	r2, r0
 800cd00:	460b      	mov	r3, r1
 800cd02:	4620      	mov	r0, r4
 800cd04:	4629      	mov	r1, r5
 800cd06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cd0a:	f7f3 fae5 	bl	80002d8 <__aeabi_dsub>
 800cd0e:	f806 4b01 	strb.w	r4, [r6], #1
 800cd12:	9d03      	ldr	r5, [sp, #12]
 800cd14:	eba6 040a 	sub.w	r4, r6, sl
 800cd18:	42a5      	cmp	r5, r4
 800cd1a:	4602      	mov	r2, r0
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	d133      	bne.n	800cd88 <_dtoa_r+0x6e0>
 800cd20:	f7f3 fadc 	bl	80002dc <__adddf3>
 800cd24:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd28:	4604      	mov	r4, r0
 800cd2a:	460d      	mov	r5, r1
 800cd2c:	f7f3 ff1c 	bl	8000b68 <__aeabi_dcmpgt>
 800cd30:	b9c0      	cbnz	r0, 800cd64 <_dtoa_r+0x6bc>
 800cd32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cd36:	4620      	mov	r0, r4
 800cd38:	4629      	mov	r1, r5
 800cd3a:	f7f3 feed 	bl	8000b18 <__aeabi_dcmpeq>
 800cd3e:	b110      	cbz	r0, 800cd46 <_dtoa_r+0x69e>
 800cd40:	f018 0f01 	tst.w	r8, #1
 800cd44:	d10e      	bne.n	800cd64 <_dtoa_r+0x6bc>
 800cd46:	9902      	ldr	r1, [sp, #8]
 800cd48:	4648      	mov	r0, r9
 800cd4a:	f000 fbbd 	bl	800d4c8 <_Bfree>
 800cd4e:	2300      	movs	r3, #0
 800cd50:	7033      	strb	r3, [r6, #0]
 800cd52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd54:	3701      	adds	r7, #1
 800cd56:	601f      	str	r7, [r3, #0]
 800cd58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	f000 824b 	beq.w	800d1f6 <_dtoa_r+0xb4e>
 800cd60:	601e      	str	r6, [r3, #0]
 800cd62:	e248      	b.n	800d1f6 <_dtoa_r+0xb4e>
 800cd64:	46b8      	mov	r8, r7
 800cd66:	4633      	mov	r3, r6
 800cd68:	461e      	mov	r6, r3
 800cd6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cd6e:	2a39      	cmp	r2, #57	@ 0x39
 800cd70:	d106      	bne.n	800cd80 <_dtoa_r+0x6d8>
 800cd72:	459a      	cmp	sl, r3
 800cd74:	d1f8      	bne.n	800cd68 <_dtoa_r+0x6c0>
 800cd76:	2230      	movs	r2, #48	@ 0x30
 800cd78:	f108 0801 	add.w	r8, r8, #1
 800cd7c:	f88a 2000 	strb.w	r2, [sl]
 800cd80:	781a      	ldrb	r2, [r3, #0]
 800cd82:	3201      	adds	r2, #1
 800cd84:	701a      	strb	r2, [r3, #0]
 800cd86:	e7a0      	b.n	800ccca <_dtoa_r+0x622>
 800cd88:	4b6f      	ldr	r3, [pc, #444]	@ (800cf48 <_dtoa_r+0x8a0>)
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	f7f3 fc5c 	bl	8000648 <__aeabi_dmul>
 800cd90:	2200      	movs	r2, #0
 800cd92:	2300      	movs	r3, #0
 800cd94:	4604      	mov	r4, r0
 800cd96:	460d      	mov	r5, r1
 800cd98:	f7f3 febe 	bl	8000b18 <__aeabi_dcmpeq>
 800cd9c:	2800      	cmp	r0, #0
 800cd9e:	d09f      	beq.n	800cce0 <_dtoa_r+0x638>
 800cda0:	e7d1      	b.n	800cd46 <_dtoa_r+0x69e>
 800cda2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cda4:	2a00      	cmp	r2, #0
 800cda6:	f000 80ea 	beq.w	800cf7e <_dtoa_r+0x8d6>
 800cdaa:	9a07      	ldr	r2, [sp, #28]
 800cdac:	2a01      	cmp	r2, #1
 800cdae:	f300 80cd 	bgt.w	800cf4c <_dtoa_r+0x8a4>
 800cdb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cdb4:	2a00      	cmp	r2, #0
 800cdb6:	f000 80c1 	beq.w	800cf3c <_dtoa_r+0x894>
 800cdba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cdbe:	9c08      	ldr	r4, [sp, #32]
 800cdc0:	9e00      	ldr	r6, [sp, #0]
 800cdc2:	9a00      	ldr	r2, [sp, #0]
 800cdc4:	441a      	add	r2, r3
 800cdc6:	9200      	str	r2, [sp, #0]
 800cdc8:	9a06      	ldr	r2, [sp, #24]
 800cdca:	2101      	movs	r1, #1
 800cdcc:	441a      	add	r2, r3
 800cdce:	4648      	mov	r0, r9
 800cdd0:	9206      	str	r2, [sp, #24]
 800cdd2:	f000 fc77 	bl	800d6c4 <__i2b>
 800cdd6:	4605      	mov	r5, r0
 800cdd8:	b166      	cbz	r6, 800cdf4 <_dtoa_r+0x74c>
 800cdda:	9b06      	ldr	r3, [sp, #24]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	dd09      	ble.n	800cdf4 <_dtoa_r+0x74c>
 800cde0:	42b3      	cmp	r3, r6
 800cde2:	9a00      	ldr	r2, [sp, #0]
 800cde4:	bfa8      	it	ge
 800cde6:	4633      	movge	r3, r6
 800cde8:	1ad2      	subs	r2, r2, r3
 800cdea:	9200      	str	r2, [sp, #0]
 800cdec:	9a06      	ldr	r2, [sp, #24]
 800cdee:	1af6      	subs	r6, r6, r3
 800cdf0:	1ad3      	subs	r3, r2, r3
 800cdf2:	9306      	str	r3, [sp, #24]
 800cdf4:	9b08      	ldr	r3, [sp, #32]
 800cdf6:	b30b      	cbz	r3, 800ce3c <_dtoa_r+0x794>
 800cdf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	f000 80c6 	beq.w	800cf8c <_dtoa_r+0x8e4>
 800ce00:	2c00      	cmp	r4, #0
 800ce02:	f000 80c0 	beq.w	800cf86 <_dtoa_r+0x8de>
 800ce06:	4629      	mov	r1, r5
 800ce08:	4622      	mov	r2, r4
 800ce0a:	4648      	mov	r0, r9
 800ce0c:	f000 fd12 	bl	800d834 <__pow5mult>
 800ce10:	9a02      	ldr	r2, [sp, #8]
 800ce12:	4601      	mov	r1, r0
 800ce14:	4605      	mov	r5, r0
 800ce16:	4648      	mov	r0, r9
 800ce18:	f000 fc6a 	bl	800d6f0 <__multiply>
 800ce1c:	9902      	ldr	r1, [sp, #8]
 800ce1e:	4680      	mov	r8, r0
 800ce20:	4648      	mov	r0, r9
 800ce22:	f000 fb51 	bl	800d4c8 <_Bfree>
 800ce26:	9b08      	ldr	r3, [sp, #32]
 800ce28:	1b1b      	subs	r3, r3, r4
 800ce2a:	9308      	str	r3, [sp, #32]
 800ce2c:	f000 80b1 	beq.w	800cf92 <_dtoa_r+0x8ea>
 800ce30:	9a08      	ldr	r2, [sp, #32]
 800ce32:	4641      	mov	r1, r8
 800ce34:	4648      	mov	r0, r9
 800ce36:	f000 fcfd 	bl	800d834 <__pow5mult>
 800ce3a:	9002      	str	r0, [sp, #8]
 800ce3c:	2101      	movs	r1, #1
 800ce3e:	4648      	mov	r0, r9
 800ce40:	f000 fc40 	bl	800d6c4 <__i2b>
 800ce44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce46:	4604      	mov	r4, r0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	f000 81d8 	beq.w	800d1fe <_dtoa_r+0xb56>
 800ce4e:	461a      	mov	r2, r3
 800ce50:	4601      	mov	r1, r0
 800ce52:	4648      	mov	r0, r9
 800ce54:	f000 fcee 	bl	800d834 <__pow5mult>
 800ce58:	9b07      	ldr	r3, [sp, #28]
 800ce5a:	2b01      	cmp	r3, #1
 800ce5c:	4604      	mov	r4, r0
 800ce5e:	f300 809f 	bgt.w	800cfa0 <_dtoa_r+0x8f8>
 800ce62:	9b04      	ldr	r3, [sp, #16]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	f040 8097 	bne.w	800cf98 <_dtoa_r+0x8f0>
 800ce6a:	9b05      	ldr	r3, [sp, #20]
 800ce6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	f040 8093 	bne.w	800cf9c <_dtoa_r+0x8f4>
 800ce76:	9b05      	ldr	r3, [sp, #20]
 800ce78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ce7c:	0d1b      	lsrs	r3, r3, #20
 800ce7e:	051b      	lsls	r3, r3, #20
 800ce80:	b133      	cbz	r3, 800ce90 <_dtoa_r+0x7e8>
 800ce82:	9b00      	ldr	r3, [sp, #0]
 800ce84:	3301      	adds	r3, #1
 800ce86:	9300      	str	r3, [sp, #0]
 800ce88:	9b06      	ldr	r3, [sp, #24]
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	9306      	str	r3, [sp, #24]
 800ce8e:	2301      	movs	r3, #1
 800ce90:	9308      	str	r3, [sp, #32]
 800ce92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	f000 81b8 	beq.w	800d20a <_dtoa_r+0xb62>
 800ce9a:	6923      	ldr	r3, [r4, #16]
 800ce9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cea0:	6918      	ldr	r0, [r3, #16]
 800cea2:	f000 fbc3 	bl	800d62c <__hi0bits>
 800cea6:	f1c0 0020 	rsb	r0, r0, #32
 800ceaa:	9b06      	ldr	r3, [sp, #24]
 800ceac:	4418      	add	r0, r3
 800ceae:	f010 001f 	ands.w	r0, r0, #31
 800ceb2:	f000 8082 	beq.w	800cfba <_dtoa_r+0x912>
 800ceb6:	f1c0 0320 	rsb	r3, r0, #32
 800ceba:	2b04      	cmp	r3, #4
 800cebc:	dd73      	ble.n	800cfa6 <_dtoa_r+0x8fe>
 800cebe:	9b00      	ldr	r3, [sp, #0]
 800cec0:	f1c0 001c 	rsb	r0, r0, #28
 800cec4:	4403      	add	r3, r0
 800cec6:	9300      	str	r3, [sp, #0]
 800cec8:	9b06      	ldr	r3, [sp, #24]
 800ceca:	4403      	add	r3, r0
 800cecc:	4406      	add	r6, r0
 800cece:	9306      	str	r3, [sp, #24]
 800ced0:	9b00      	ldr	r3, [sp, #0]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	dd05      	ble.n	800cee2 <_dtoa_r+0x83a>
 800ced6:	9902      	ldr	r1, [sp, #8]
 800ced8:	461a      	mov	r2, r3
 800ceda:	4648      	mov	r0, r9
 800cedc:	f000 fd04 	bl	800d8e8 <__lshift>
 800cee0:	9002      	str	r0, [sp, #8]
 800cee2:	9b06      	ldr	r3, [sp, #24]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	dd05      	ble.n	800cef4 <_dtoa_r+0x84c>
 800cee8:	4621      	mov	r1, r4
 800ceea:	461a      	mov	r2, r3
 800ceec:	4648      	mov	r0, r9
 800ceee:	f000 fcfb 	bl	800d8e8 <__lshift>
 800cef2:	4604      	mov	r4, r0
 800cef4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d061      	beq.n	800cfbe <_dtoa_r+0x916>
 800cefa:	9802      	ldr	r0, [sp, #8]
 800cefc:	4621      	mov	r1, r4
 800cefe:	f000 fd5f 	bl	800d9c0 <__mcmp>
 800cf02:	2800      	cmp	r0, #0
 800cf04:	da5b      	bge.n	800cfbe <_dtoa_r+0x916>
 800cf06:	2300      	movs	r3, #0
 800cf08:	9902      	ldr	r1, [sp, #8]
 800cf0a:	220a      	movs	r2, #10
 800cf0c:	4648      	mov	r0, r9
 800cf0e:	f000 fafd 	bl	800d50c <__multadd>
 800cf12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf14:	9002      	str	r0, [sp, #8]
 800cf16:	f107 38ff 	add.w	r8, r7, #4294967295
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	f000 8177 	beq.w	800d20e <_dtoa_r+0xb66>
 800cf20:	4629      	mov	r1, r5
 800cf22:	2300      	movs	r3, #0
 800cf24:	220a      	movs	r2, #10
 800cf26:	4648      	mov	r0, r9
 800cf28:	f000 faf0 	bl	800d50c <__multadd>
 800cf2c:	f1bb 0f00 	cmp.w	fp, #0
 800cf30:	4605      	mov	r5, r0
 800cf32:	dc6f      	bgt.n	800d014 <_dtoa_r+0x96c>
 800cf34:	9b07      	ldr	r3, [sp, #28]
 800cf36:	2b02      	cmp	r3, #2
 800cf38:	dc49      	bgt.n	800cfce <_dtoa_r+0x926>
 800cf3a:	e06b      	b.n	800d014 <_dtoa_r+0x96c>
 800cf3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cf3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cf42:	e73c      	b.n	800cdbe <_dtoa_r+0x716>
 800cf44:	3fe00000 	.word	0x3fe00000
 800cf48:	40240000 	.word	0x40240000
 800cf4c:	9b03      	ldr	r3, [sp, #12]
 800cf4e:	1e5c      	subs	r4, r3, #1
 800cf50:	9b08      	ldr	r3, [sp, #32]
 800cf52:	42a3      	cmp	r3, r4
 800cf54:	db09      	blt.n	800cf6a <_dtoa_r+0x8c2>
 800cf56:	1b1c      	subs	r4, r3, r4
 800cf58:	9b03      	ldr	r3, [sp, #12]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	f6bf af30 	bge.w	800cdc0 <_dtoa_r+0x718>
 800cf60:	9b00      	ldr	r3, [sp, #0]
 800cf62:	9a03      	ldr	r2, [sp, #12]
 800cf64:	1a9e      	subs	r6, r3, r2
 800cf66:	2300      	movs	r3, #0
 800cf68:	e72b      	b.n	800cdc2 <_dtoa_r+0x71a>
 800cf6a:	9b08      	ldr	r3, [sp, #32]
 800cf6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cf6e:	9408      	str	r4, [sp, #32]
 800cf70:	1ae3      	subs	r3, r4, r3
 800cf72:	441a      	add	r2, r3
 800cf74:	9e00      	ldr	r6, [sp, #0]
 800cf76:	9b03      	ldr	r3, [sp, #12]
 800cf78:	920d      	str	r2, [sp, #52]	@ 0x34
 800cf7a:	2400      	movs	r4, #0
 800cf7c:	e721      	b.n	800cdc2 <_dtoa_r+0x71a>
 800cf7e:	9c08      	ldr	r4, [sp, #32]
 800cf80:	9e00      	ldr	r6, [sp, #0]
 800cf82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cf84:	e728      	b.n	800cdd8 <_dtoa_r+0x730>
 800cf86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cf8a:	e751      	b.n	800ce30 <_dtoa_r+0x788>
 800cf8c:	9a08      	ldr	r2, [sp, #32]
 800cf8e:	9902      	ldr	r1, [sp, #8]
 800cf90:	e750      	b.n	800ce34 <_dtoa_r+0x78c>
 800cf92:	f8cd 8008 	str.w	r8, [sp, #8]
 800cf96:	e751      	b.n	800ce3c <_dtoa_r+0x794>
 800cf98:	2300      	movs	r3, #0
 800cf9a:	e779      	b.n	800ce90 <_dtoa_r+0x7e8>
 800cf9c:	9b04      	ldr	r3, [sp, #16]
 800cf9e:	e777      	b.n	800ce90 <_dtoa_r+0x7e8>
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	9308      	str	r3, [sp, #32]
 800cfa4:	e779      	b.n	800ce9a <_dtoa_r+0x7f2>
 800cfa6:	d093      	beq.n	800ced0 <_dtoa_r+0x828>
 800cfa8:	9a00      	ldr	r2, [sp, #0]
 800cfaa:	331c      	adds	r3, #28
 800cfac:	441a      	add	r2, r3
 800cfae:	9200      	str	r2, [sp, #0]
 800cfb0:	9a06      	ldr	r2, [sp, #24]
 800cfb2:	441a      	add	r2, r3
 800cfb4:	441e      	add	r6, r3
 800cfb6:	9206      	str	r2, [sp, #24]
 800cfb8:	e78a      	b.n	800ced0 <_dtoa_r+0x828>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	e7f4      	b.n	800cfa8 <_dtoa_r+0x900>
 800cfbe:	9b03      	ldr	r3, [sp, #12]
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	46b8      	mov	r8, r7
 800cfc4:	dc20      	bgt.n	800d008 <_dtoa_r+0x960>
 800cfc6:	469b      	mov	fp, r3
 800cfc8:	9b07      	ldr	r3, [sp, #28]
 800cfca:	2b02      	cmp	r3, #2
 800cfcc:	dd1e      	ble.n	800d00c <_dtoa_r+0x964>
 800cfce:	f1bb 0f00 	cmp.w	fp, #0
 800cfd2:	f47f adb1 	bne.w	800cb38 <_dtoa_r+0x490>
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	465b      	mov	r3, fp
 800cfda:	2205      	movs	r2, #5
 800cfdc:	4648      	mov	r0, r9
 800cfde:	f000 fa95 	bl	800d50c <__multadd>
 800cfe2:	4601      	mov	r1, r0
 800cfe4:	4604      	mov	r4, r0
 800cfe6:	9802      	ldr	r0, [sp, #8]
 800cfe8:	f000 fcea 	bl	800d9c0 <__mcmp>
 800cfec:	2800      	cmp	r0, #0
 800cfee:	f77f ada3 	ble.w	800cb38 <_dtoa_r+0x490>
 800cff2:	4656      	mov	r6, sl
 800cff4:	2331      	movs	r3, #49	@ 0x31
 800cff6:	f806 3b01 	strb.w	r3, [r6], #1
 800cffa:	f108 0801 	add.w	r8, r8, #1
 800cffe:	e59f      	b.n	800cb40 <_dtoa_r+0x498>
 800d000:	9c03      	ldr	r4, [sp, #12]
 800d002:	46b8      	mov	r8, r7
 800d004:	4625      	mov	r5, r4
 800d006:	e7f4      	b.n	800cff2 <_dtoa_r+0x94a>
 800d008:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d00e:	2b00      	cmp	r3, #0
 800d010:	f000 8101 	beq.w	800d216 <_dtoa_r+0xb6e>
 800d014:	2e00      	cmp	r6, #0
 800d016:	dd05      	ble.n	800d024 <_dtoa_r+0x97c>
 800d018:	4629      	mov	r1, r5
 800d01a:	4632      	mov	r2, r6
 800d01c:	4648      	mov	r0, r9
 800d01e:	f000 fc63 	bl	800d8e8 <__lshift>
 800d022:	4605      	mov	r5, r0
 800d024:	9b08      	ldr	r3, [sp, #32]
 800d026:	2b00      	cmp	r3, #0
 800d028:	d05c      	beq.n	800d0e4 <_dtoa_r+0xa3c>
 800d02a:	6869      	ldr	r1, [r5, #4]
 800d02c:	4648      	mov	r0, r9
 800d02e:	f000 fa0b 	bl	800d448 <_Balloc>
 800d032:	4606      	mov	r6, r0
 800d034:	b928      	cbnz	r0, 800d042 <_dtoa_r+0x99a>
 800d036:	4b82      	ldr	r3, [pc, #520]	@ (800d240 <_dtoa_r+0xb98>)
 800d038:	4602      	mov	r2, r0
 800d03a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d03e:	f7ff bb4a 	b.w	800c6d6 <_dtoa_r+0x2e>
 800d042:	692a      	ldr	r2, [r5, #16]
 800d044:	3202      	adds	r2, #2
 800d046:	0092      	lsls	r2, r2, #2
 800d048:	f105 010c 	add.w	r1, r5, #12
 800d04c:	300c      	adds	r0, #12
 800d04e:	f001 ff69 	bl	800ef24 <memcpy>
 800d052:	2201      	movs	r2, #1
 800d054:	4631      	mov	r1, r6
 800d056:	4648      	mov	r0, r9
 800d058:	f000 fc46 	bl	800d8e8 <__lshift>
 800d05c:	f10a 0301 	add.w	r3, sl, #1
 800d060:	9300      	str	r3, [sp, #0]
 800d062:	eb0a 030b 	add.w	r3, sl, fp
 800d066:	9308      	str	r3, [sp, #32]
 800d068:	9b04      	ldr	r3, [sp, #16]
 800d06a:	f003 0301 	and.w	r3, r3, #1
 800d06e:	462f      	mov	r7, r5
 800d070:	9306      	str	r3, [sp, #24]
 800d072:	4605      	mov	r5, r0
 800d074:	9b00      	ldr	r3, [sp, #0]
 800d076:	9802      	ldr	r0, [sp, #8]
 800d078:	4621      	mov	r1, r4
 800d07a:	f103 3bff 	add.w	fp, r3, #4294967295
 800d07e:	f7ff fa8b 	bl	800c598 <quorem>
 800d082:	4603      	mov	r3, r0
 800d084:	3330      	adds	r3, #48	@ 0x30
 800d086:	9003      	str	r0, [sp, #12]
 800d088:	4639      	mov	r1, r7
 800d08a:	9802      	ldr	r0, [sp, #8]
 800d08c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d08e:	f000 fc97 	bl	800d9c0 <__mcmp>
 800d092:	462a      	mov	r2, r5
 800d094:	9004      	str	r0, [sp, #16]
 800d096:	4621      	mov	r1, r4
 800d098:	4648      	mov	r0, r9
 800d09a:	f000 fcad 	bl	800d9f8 <__mdiff>
 800d09e:	68c2      	ldr	r2, [r0, #12]
 800d0a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0a2:	4606      	mov	r6, r0
 800d0a4:	bb02      	cbnz	r2, 800d0e8 <_dtoa_r+0xa40>
 800d0a6:	4601      	mov	r1, r0
 800d0a8:	9802      	ldr	r0, [sp, #8]
 800d0aa:	f000 fc89 	bl	800d9c0 <__mcmp>
 800d0ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0b0:	4602      	mov	r2, r0
 800d0b2:	4631      	mov	r1, r6
 800d0b4:	4648      	mov	r0, r9
 800d0b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800d0b8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0ba:	f000 fa05 	bl	800d4c8 <_Bfree>
 800d0be:	9b07      	ldr	r3, [sp, #28]
 800d0c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d0c2:	9e00      	ldr	r6, [sp, #0]
 800d0c4:	ea42 0103 	orr.w	r1, r2, r3
 800d0c8:	9b06      	ldr	r3, [sp, #24]
 800d0ca:	4319      	orrs	r1, r3
 800d0cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ce:	d10d      	bne.n	800d0ec <_dtoa_r+0xa44>
 800d0d0:	2b39      	cmp	r3, #57	@ 0x39
 800d0d2:	d027      	beq.n	800d124 <_dtoa_r+0xa7c>
 800d0d4:	9a04      	ldr	r2, [sp, #16]
 800d0d6:	2a00      	cmp	r2, #0
 800d0d8:	dd01      	ble.n	800d0de <_dtoa_r+0xa36>
 800d0da:	9b03      	ldr	r3, [sp, #12]
 800d0dc:	3331      	adds	r3, #49	@ 0x31
 800d0de:	f88b 3000 	strb.w	r3, [fp]
 800d0e2:	e52e      	b.n	800cb42 <_dtoa_r+0x49a>
 800d0e4:	4628      	mov	r0, r5
 800d0e6:	e7b9      	b.n	800d05c <_dtoa_r+0x9b4>
 800d0e8:	2201      	movs	r2, #1
 800d0ea:	e7e2      	b.n	800d0b2 <_dtoa_r+0xa0a>
 800d0ec:	9904      	ldr	r1, [sp, #16]
 800d0ee:	2900      	cmp	r1, #0
 800d0f0:	db04      	blt.n	800d0fc <_dtoa_r+0xa54>
 800d0f2:	9807      	ldr	r0, [sp, #28]
 800d0f4:	4301      	orrs	r1, r0
 800d0f6:	9806      	ldr	r0, [sp, #24]
 800d0f8:	4301      	orrs	r1, r0
 800d0fa:	d120      	bne.n	800d13e <_dtoa_r+0xa96>
 800d0fc:	2a00      	cmp	r2, #0
 800d0fe:	ddee      	ble.n	800d0de <_dtoa_r+0xa36>
 800d100:	9902      	ldr	r1, [sp, #8]
 800d102:	9300      	str	r3, [sp, #0]
 800d104:	2201      	movs	r2, #1
 800d106:	4648      	mov	r0, r9
 800d108:	f000 fbee 	bl	800d8e8 <__lshift>
 800d10c:	4621      	mov	r1, r4
 800d10e:	9002      	str	r0, [sp, #8]
 800d110:	f000 fc56 	bl	800d9c0 <__mcmp>
 800d114:	2800      	cmp	r0, #0
 800d116:	9b00      	ldr	r3, [sp, #0]
 800d118:	dc02      	bgt.n	800d120 <_dtoa_r+0xa78>
 800d11a:	d1e0      	bne.n	800d0de <_dtoa_r+0xa36>
 800d11c:	07da      	lsls	r2, r3, #31
 800d11e:	d5de      	bpl.n	800d0de <_dtoa_r+0xa36>
 800d120:	2b39      	cmp	r3, #57	@ 0x39
 800d122:	d1da      	bne.n	800d0da <_dtoa_r+0xa32>
 800d124:	2339      	movs	r3, #57	@ 0x39
 800d126:	f88b 3000 	strb.w	r3, [fp]
 800d12a:	4633      	mov	r3, r6
 800d12c:	461e      	mov	r6, r3
 800d12e:	3b01      	subs	r3, #1
 800d130:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d134:	2a39      	cmp	r2, #57	@ 0x39
 800d136:	d04e      	beq.n	800d1d6 <_dtoa_r+0xb2e>
 800d138:	3201      	adds	r2, #1
 800d13a:	701a      	strb	r2, [r3, #0]
 800d13c:	e501      	b.n	800cb42 <_dtoa_r+0x49a>
 800d13e:	2a00      	cmp	r2, #0
 800d140:	dd03      	ble.n	800d14a <_dtoa_r+0xaa2>
 800d142:	2b39      	cmp	r3, #57	@ 0x39
 800d144:	d0ee      	beq.n	800d124 <_dtoa_r+0xa7c>
 800d146:	3301      	adds	r3, #1
 800d148:	e7c9      	b.n	800d0de <_dtoa_r+0xa36>
 800d14a:	9a00      	ldr	r2, [sp, #0]
 800d14c:	9908      	ldr	r1, [sp, #32]
 800d14e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d152:	428a      	cmp	r2, r1
 800d154:	d028      	beq.n	800d1a8 <_dtoa_r+0xb00>
 800d156:	9902      	ldr	r1, [sp, #8]
 800d158:	2300      	movs	r3, #0
 800d15a:	220a      	movs	r2, #10
 800d15c:	4648      	mov	r0, r9
 800d15e:	f000 f9d5 	bl	800d50c <__multadd>
 800d162:	42af      	cmp	r7, r5
 800d164:	9002      	str	r0, [sp, #8]
 800d166:	f04f 0300 	mov.w	r3, #0
 800d16a:	f04f 020a 	mov.w	r2, #10
 800d16e:	4639      	mov	r1, r7
 800d170:	4648      	mov	r0, r9
 800d172:	d107      	bne.n	800d184 <_dtoa_r+0xadc>
 800d174:	f000 f9ca 	bl	800d50c <__multadd>
 800d178:	4607      	mov	r7, r0
 800d17a:	4605      	mov	r5, r0
 800d17c:	9b00      	ldr	r3, [sp, #0]
 800d17e:	3301      	adds	r3, #1
 800d180:	9300      	str	r3, [sp, #0]
 800d182:	e777      	b.n	800d074 <_dtoa_r+0x9cc>
 800d184:	f000 f9c2 	bl	800d50c <__multadd>
 800d188:	4629      	mov	r1, r5
 800d18a:	4607      	mov	r7, r0
 800d18c:	2300      	movs	r3, #0
 800d18e:	220a      	movs	r2, #10
 800d190:	4648      	mov	r0, r9
 800d192:	f000 f9bb 	bl	800d50c <__multadd>
 800d196:	4605      	mov	r5, r0
 800d198:	e7f0      	b.n	800d17c <_dtoa_r+0xad4>
 800d19a:	f1bb 0f00 	cmp.w	fp, #0
 800d19e:	bfcc      	ite	gt
 800d1a0:	465e      	movgt	r6, fp
 800d1a2:	2601      	movle	r6, #1
 800d1a4:	4456      	add	r6, sl
 800d1a6:	2700      	movs	r7, #0
 800d1a8:	9902      	ldr	r1, [sp, #8]
 800d1aa:	9300      	str	r3, [sp, #0]
 800d1ac:	2201      	movs	r2, #1
 800d1ae:	4648      	mov	r0, r9
 800d1b0:	f000 fb9a 	bl	800d8e8 <__lshift>
 800d1b4:	4621      	mov	r1, r4
 800d1b6:	9002      	str	r0, [sp, #8]
 800d1b8:	f000 fc02 	bl	800d9c0 <__mcmp>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	dcb4      	bgt.n	800d12a <_dtoa_r+0xa82>
 800d1c0:	d102      	bne.n	800d1c8 <_dtoa_r+0xb20>
 800d1c2:	9b00      	ldr	r3, [sp, #0]
 800d1c4:	07db      	lsls	r3, r3, #31
 800d1c6:	d4b0      	bmi.n	800d12a <_dtoa_r+0xa82>
 800d1c8:	4633      	mov	r3, r6
 800d1ca:	461e      	mov	r6, r3
 800d1cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d1d0:	2a30      	cmp	r2, #48	@ 0x30
 800d1d2:	d0fa      	beq.n	800d1ca <_dtoa_r+0xb22>
 800d1d4:	e4b5      	b.n	800cb42 <_dtoa_r+0x49a>
 800d1d6:	459a      	cmp	sl, r3
 800d1d8:	d1a8      	bne.n	800d12c <_dtoa_r+0xa84>
 800d1da:	2331      	movs	r3, #49	@ 0x31
 800d1dc:	f108 0801 	add.w	r8, r8, #1
 800d1e0:	f88a 3000 	strb.w	r3, [sl]
 800d1e4:	e4ad      	b.n	800cb42 <_dtoa_r+0x49a>
 800d1e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d1e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d244 <_dtoa_r+0xb9c>
 800d1ec:	b11b      	cbz	r3, 800d1f6 <_dtoa_r+0xb4e>
 800d1ee:	f10a 0308 	add.w	r3, sl, #8
 800d1f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d1f4:	6013      	str	r3, [r2, #0]
 800d1f6:	4650      	mov	r0, sl
 800d1f8:	b017      	add	sp, #92	@ 0x5c
 800d1fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1fe:	9b07      	ldr	r3, [sp, #28]
 800d200:	2b01      	cmp	r3, #1
 800d202:	f77f ae2e 	ble.w	800ce62 <_dtoa_r+0x7ba>
 800d206:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d208:	9308      	str	r3, [sp, #32]
 800d20a:	2001      	movs	r0, #1
 800d20c:	e64d      	b.n	800ceaa <_dtoa_r+0x802>
 800d20e:	f1bb 0f00 	cmp.w	fp, #0
 800d212:	f77f aed9 	ble.w	800cfc8 <_dtoa_r+0x920>
 800d216:	4656      	mov	r6, sl
 800d218:	9802      	ldr	r0, [sp, #8]
 800d21a:	4621      	mov	r1, r4
 800d21c:	f7ff f9bc 	bl	800c598 <quorem>
 800d220:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d224:	f806 3b01 	strb.w	r3, [r6], #1
 800d228:	eba6 020a 	sub.w	r2, r6, sl
 800d22c:	4593      	cmp	fp, r2
 800d22e:	ddb4      	ble.n	800d19a <_dtoa_r+0xaf2>
 800d230:	9902      	ldr	r1, [sp, #8]
 800d232:	2300      	movs	r3, #0
 800d234:	220a      	movs	r2, #10
 800d236:	4648      	mov	r0, r9
 800d238:	f000 f968 	bl	800d50c <__multadd>
 800d23c:	9002      	str	r0, [sp, #8]
 800d23e:	e7eb      	b.n	800d218 <_dtoa_r+0xb70>
 800d240:	0801158d 	.word	0x0801158d
 800d244:	08011511 	.word	0x08011511

0800d248 <_free_r>:
 800d248:	b538      	push	{r3, r4, r5, lr}
 800d24a:	4605      	mov	r5, r0
 800d24c:	2900      	cmp	r1, #0
 800d24e:	d041      	beq.n	800d2d4 <_free_r+0x8c>
 800d250:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d254:	1f0c      	subs	r4, r1, #4
 800d256:	2b00      	cmp	r3, #0
 800d258:	bfb8      	it	lt
 800d25a:	18e4      	addlt	r4, r4, r3
 800d25c:	f000 f8e8 	bl	800d430 <__malloc_lock>
 800d260:	4a1d      	ldr	r2, [pc, #116]	@ (800d2d8 <_free_r+0x90>)
 800d262:	6813      	ldr	r3, [r2, #0]
 800d264:	b933      	cbnz	r3, 800d274 <_free_r+0x2c>
 800d266:	6063      	str	r3, [r4, #4]
 800d268:	6014      	str	r4, [r2, #0]
 800d26a:	4628      	mov	r0, r5
 800d26c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d270:	f000 b8e4 	b.w	800d43c <__malloc_unlock>
 800d274:	42a3      	cmp	r3, r4
 800d276:	d908      	bls.n	800d28a <_free_r+0x42>
 800d278:	6820      	ldr	r0, [r4, #0]
 800d27a:	1821      	adds	r1, r4, r0
 800d27c:	428b      	cmp	r3, r1
 800d27e:	bf01      	itttt	eq
 800d280:	6819      	ldreq	r1, [r3, #0]
 800d282:	685b      	ldreq	r3, [r3, #4]
 800d284:	1809      	addeq	r1, r1, r0
 800d286:	6021      	streq	r1, [r4, #0]
 800d288:	e7ed      	b.n	800d266 <_free_r+0x1e>
 800d28a:	461a      	mov	r2, r3
 800d28c:	685b      	ldr	r3, [r3, #4]
 800d28e:	b10b      	cbz	r3, 800d294 <_free_r+0x4c>
 800d290:	42a3      	cmp	r3, r4
 800d292:	d9fa      	bls.n	800d28a <_free_r+0x42>
 800d294:	6811      	ldr	r1, [r2, #0]
 800d296:	1850      	adds	r0, r2, r1
 800d298:	42a0      	cmp	r0, r4
 800d29a:	d10b      	bne.n	800d2b4 <_free_r+0x6c>
 800d29c:	6820      	ldr	r0, [r4, #0]
 800d29e:	4401      	add	r1, r0
 800d2a0:	1850      	adds	r0, r2, r1
 800d2a2:	4283      	cmp	r3, r0
 800d2a4:	6011      	str	r1, [r2, #0]
 800d2a6:	d1e0      	bne.n	800d26a <_free_r+0x22>
 800d2a8:	6818      	ldr	r0, [r3, #0]
 800d2aa:	685b      	ldr	r3, [r3, #4]
 800d2ac:	6053      	str	r3, [r2, #4]
 800d2ae:	4408      	add	r0, r1
 800d2b0:	6010      	str	r0, [r2, #0]
 800d2b2:	e7da      	b.n	800d26a <_free_r+0x22>
 800d2b4:	d902      	bls.n	800d2bc <_free_r+0x74>
 800d2b6:	230c      	movs	r3, #12
 800d2b8:	602b      	str	r3, [r5, #0]
 800d2ba:	e7d6      	b.n	800d26a <_free_r+0x22>
 800d2bc:	6820      	ldr	r0, [r4, #0]
 800d2be:	1821      	adds	r1, r4, r0
 800d2c0:	428b      	cmp	r3, r1
 800d2c2:	bf04      	itt	eq
 800d2c4:	6819      	ldreq	r1, [r3, #0]
 800d2c6:	685b      	ldreq	r3, [r3, #4]
 800d2c8:	6063      	str	r3, [r4, #4]
 800d2ca:	bf04      	itt	eq
 800d2cc:	1809      	addeq	r1, r1, r0
 800d2ce:	6021      	streq	r1, [r4, #0]
 800d2d0:	6054      	str	r4, [r2, #4]
 800d2d2:	e7ca      	b.n	800d26a <_free_r+0x22>
 800d2d4:	bd38      	pop	{r3, r4, r5, pc}
 800d2d6:	bf00      	nop
 800d2d8:	200068a4 	.word	0x200068a4

0800d2dc <malloc>:
 800d2dc:	4b02      	ldr	r3, [pc, #8]	@ (800d2e8 <malloc+0xc>)
 800d2de:	4601      	mov	r1, r0
 800d2e0:	6818      	ldr	r0, [r3, #0]
 800d2e2:	f000 b825 	b.w	800d330 <_malloc_r>
 800d2e6:	bf00      	nop
 800d2e8:	20000240 	.word	0x20000240

0800d2ec <sbrk_aligned>:
 800d2ec:	b570      	push	{r4, r5, r6, lr}
 800d2ee:	4e0f      	ldr	r6, [pc, #60]	@ (800d32c <sbrk_aligned+0x40>)
 800d2f0:	460c      	mov	r4, r1
 800d2f2:	6831      	ldr	r1, [r6, #0]
 800d2f4:	4605      	mov	r5, r0
 800d2f6:	b911      	cbnz	r1, 800d2fe <sbrk_aligned+0x12>
 800d2f8:	f001 fe04 	bl	800ef04 <_sbrk_r>
 800d2fc:	6030      	str	r0, [r6, #0]
 800d2fe:	4621      	mov	r1, r4
 800d300:	4628      	mov	r0, r5
 800d302:	f001 fdff 	bl	800ef04 <_sbrk_r>
 800d306:	1c43      	adds	r3, r0, #1
 800d308:	d103      	bne.n	800d312 <sbrk_aligned+0x26>
 800d30a:	f04f 34ff 	mov.w	r4, #4294967295
 800d30e:	4620      	mov	r0, r4
 800d310:	bd70      	pop	{r4, r5, r6, pc}
 800d312:	1cc4      	adds	r4, r0, #3
 800d314:	f024 0403 	bic.w	r4, r4, #3
 800d318:	42a0      	cmp	r0, r4
 800d31a:	d0f8      	beq.n	800d30e <sbrk_aligned+0x22>
 800d31c:	1a21      	subs	r1, r4, r0
 800d31e:	4628      	mov	r0, r5
 800d320:	f001 fdf0 	bl	800ef04 <_sbrk_r>
 800d324:	3001      	adds	r0, #1
 800d326:	d1f2      	bne.n	800d30e <sbrk_aligned+0x22>
 800d328:	e7ef      	b.n	800d30a <sbrk_aligned+0x1e>
 800d32a:	bf00      	nop
 800d32c:	200068a0 	.word	0x200068a0

0800d330 <_malloc_r>:
 800d330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d334:	1ccd      	adds	r5, r1, #3
 800d336:	f025 0503 	bic.w	r5, r5, #3
 800d33a:	3508      	adds	r5, #8
 800d33c:	2d0c      	cmp	r5, #12
 800d33e:	bf38      	it	cc
 800d340:	250c      	movcc	r5, #12
 800d342:	2d00      	cmp	r5, #0
 800d344:	4606      	mov	r6, r0
 800d346:	db01      	blt.n	800d34c <_malloc_r+0x1c>
 800d348:	42a9      	cmp	r1, r5
 800d34a:	d904      	bls.n	800d356 <_malloc_r+0x26>
 800d34c:	230c      	movs	r3, #12
 800d34e:	6033      	str	r3, [r6, #0]
 800d350:	2000      	movs	r0, #0
 800d352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d356:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d42c <_malloc_r+0xfc>
 800d35a:	f000 f869 	bl	800d430 <__malloc_lock>
 800d35e:	f8d8 3000 	ldr.w	r3, [r8]
 800d362:	461c      	mov	r4, r3
 800d364:	bb44      	cbnz	r4, 800d3b8 <_malloc_r+0x88>
 800d366:	4629      	mov	r1, r5
 800d368:	4630      	mov	r0, r6
 800d36a:	f7ff ffbf 	bl	800d2ec <sbrk_aligned>
 800d36e:	1c43      	adds	r3, r0, #1
 800d370:	4604      	mov	r4, r0
 800d372:	d158      	bne.n	800d426 <_malloc_r+0xf6>
 800d374:	f8d8 4000 	ldr.w	r4, [r8]
 800d378:	4627      	mov	r7, r4
 800d37a:	2f00      	cmp	r7, #0
 800d37c:	d143      	bne.n	800d406 <_malloc_r+0xd6>
 800d37e:	2c00      	cmp	r4, #0
 800d380:	d04b      	beq.n	800d41a <_malloc_r+0xea>
 800d382:	6823      	ldr	r3, [r4, #0]
 800d384:	4639      	mov	r1, r7
 800d386:	4630      	mov	r0, r6
 800d388:	eb04 0903 	add.w	r9, r4, r3
 800d38c:	f001 fdba 	bl	800ef04 <_sbrk_r>
 800d390:	4581      	cmp	r9, r0
 800d392:	d142      	bne.n	800d41a <_malloc_r+0xea>
 800d394:	6821      	ldr	r1, [r4, #0]
 800d396:	1a6d      	subs	r5, r5, r1
 800d398:	4629      	mov	r1, r5
 800d39a:	4630      	mov	r0, r6
 800d39c:	f7ff ffa6 	bl	800d2ec <sbrk_aligned>
 800d3a0:	3001      	adds	r0, #1
 800d3a2:	d03a      	beq.n	800d41a <_malloc_r+0xea>
 800d3a4:	6823      	ldr	r3, [r4, #0]
 800d3a6:	442b      	add	r3, r5
 800d3a8:	6023      	str	r3, [r4, #0]
 800d3aa:	f8d8 3000 	ldr.w	r3, [r8]
 800d3ae:	685a      	ldr	r2, [r3, #4]
 800d3b0:	bb62      	cbnz	r2, 800d40c <_malloc_r+0xdc>
 800d3b2:	f8c8 7000 	str.w	r7, [r8]
 800d3b6:	e00f      	b.n	800d3d8 <_malloc_r+0xa8>
 800d3b8:	6822      	ldr	r2, [r4, #0]
 800d3ba:	1b52      	subs	r2, r2, r5
 800d3bc:	d420      	bmi.n	800d400 <_malloc_r+0xd0>
 800d3be:	2a0b      	cmp	r2, #11
 800d3c0:	d917      	bls.n	800d3f2 <_malloc_r+0xc2>
 800d3c2:	1961      	adds	r1, r4, r5
 800d3c4:	42a3      	cmp	r3, r4
 800d3c6:	6025      	str	r5, [r4, #0]
 800d3c8:	bf18      	it	ne
 800d3ca:	6059      	strne	r1, [r3, #4]
 800d3cc:	6863      	ldr	r3, [r4, #4]
 800d3ce:	bf08      	it	eq
 800d3d0:	f8c8 1000 	streq.w	r1, [r8]
 800d3d4:	5162      	str	r2, [r4, r5]
 800d3d6:	604b      	str	r3, [r1, #4]
 800d3d8:	4630      	mov	r0, r6
 800d3da:	f000 f82f 	bl	800d43c <__malloc_unlock>
 800d3de:	f104 000b 	add.w	r0, r4, #11
 800d3e2:	1d23      	adds	r3, r4, #4
 800d3e4:	f020 0007 	bic.w	r0, r0, #7
 800d3e8:	1ac2      	subs	r2, r0, r3
 800d3ea:	bf1c      	itt	ne
 800d3ec:	1a1b      	subne	r3, r3, r0
 800d3ee:	50a3      	strne	r3, [r4, r2]
 800d3f0:	e7af      	b.n	800d352 <_malloc_r+0x22>
 800d3f2:	6862      	ldr	r2, [r4, #4]
 800d3f4:	42a3      	cmp	r3, r4
 800d3f6:	bf0c      	ite	eq
 800d3f8:	f8c8 2000 	streq.w	r2, [r8]
 800d3fc:	605a      	strne	r2, [r3, #4]
 800d3fe:	e7eb      	b.n	800d3d8 <_malloc_r+0xa8>
 800d400:	4623      	mov	r3, r4
 800d402:	6864      	ldr	r4, [r4, #4]
 800d404:	e7ae      	b.n	800d364 <_malloc_r+0x34>
 800d406:	463c      	mov	r4, r7
 800d408:	687f      	ldr	r7, [r7, #4]
 800d40a:	e7b6      	b.n	800d37a <_malloc_r+0x4a>
 800d40c:	461a      	mov	r2, r3
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	42a3      	cmp	r3, r4
 800d412:	d1fb      	bne.n	800d40c <_malloc_r+0xdc>
 800d414:	2300      	movs	r3, #0
 800d416:	6053      	str	r3, [r2, #4]
 800d418:	e7de      	b.n	800d3d8 <_malloc_r+0xa8>
 800d41a:	230c      	movs	r3, #12
 800d41c:	6033      	str	r3, [r6, #0]
 800d41e:	4630      	mov	r0, r6
 800d420:	f000 f80c 	bl	800d43c <__malloc_unlock>
 800d424:	e794      	b.n	800d350 <_malloc_r+0x20>
 800d426:	6005      	str	r5, [r0, #0]
 800d428:	e7d6      	b.n	800d3d8 <_malloc_r+0xa8>
 800d42a:	bf00      	nop
 800d42c:	200068a4 	.word	0x200068a4

0800d430 <__malloc_lock>:
 800d430:	4801      	ldr	r0, [pc, #4]	@ (800d438 <__malloc_lock+0x8>)
 800d432:	f7ff b8a8 	b.w	800c586 <__retarget_lock_acquire_recursive>
 800d436:	bf00      	nop
 800d438:	2000689c 	.word	0x2000689c

0800d43c <__malloc_unlock>:
 800d43c:	4801      	ldr	r0, [pc, #4]	@ (800d444 <__malloc_unlock+0x8>)
 800d43e:	f7ff b8a3 	b.w	800c588 <__retarget_lock_release_recursive>
 800d442:	bf00      	nop
 800d444:	2000689c 	.word	0x2000689c

0800d448 <_Balloc>:
 800d448:	b570      	push	{r4, r5, r6, lr}
 800d44a:	69c6      	ldr	r6, [r0, #28]
 800d44c:	4604      	mov	r4, r0
 800d44e:	460d      	mov	r5, r1
 800d450:	b976      	cbnz	r6, 800d470 <_Balloc+0x28>
 800d452:	2010      	movs	r0, #16
 800d454:	f7ff ff42 	bl	800d2dc <malloc>
 800d458:	4602      	mov	r2, r0
 800d45a:	61e0      	str	r0, [r4, #28]
 800d45c:	b920      	cbnz	r0, 800d468 <_Balloc+0x20>
 800d45e:	4b18      	ldr	r3, [pc, #96]	@ (800d4c0 <_Balloc+0x78>)
 800d460:	4818      	ldr	r0, [pc, #96]	@ (800d4c4 <_Balloc+0x7c>)
 800d462:	216b      	movs	r1, #107	@ 0x6b
 800d464:	f001 fd74 	bl	800ef50 <__assert_func>
 800d468:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d46c:	6006      	str	r6, [r0, #0]
 800d46e:	60c6      	str	r6, [r0, #12]
 800d470:	69e6      	ldr	r6, [r4, #28]
 800d472:	68f3      	ldr	r3, [r6, #12]
 800d474:	b183      	cbz	r3, 800d498 <_Balloc+0x50>
 800d476:	69e3      	ldr	r3, [r4, #28]
 800d478:	68db      	ldr	r3, [r3, #12]
 800d47a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d47e:	b9b8      	cbnz	r0, 800d4b0 <_Balloc+0x68>
 800d480:	2101      	movs	r1, #1
 800d482:	fa01 f605 	lsl.w	r6, r1, r5
 800d486:	1d72      	adds	r2, r6, #5
 800d488:	0092      	lsls	r2, r2, #2
 800d48a:	4620      	mov	r0, r4
 800d48c:	f001 fd7e 	bl	800ef8c <_calloc_r>
 800d490:	b160      	cbz	r0, 800d4ac <_Balloc+0x64>
 800d492:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d496:	e00e      	b.n	800d4b6 <_Balloc+0x6e>
 800d498:	2221      	movs	r2, #33	@ 0x21
 800d49a:	2104      	movs	r1, #4
 800d49c:	4620      	mov	r0, r4
 800d49e:	f001 fd75 	bl	800ef8c <_calloc_r>
 800d4a2:	69e3      	ldr	r3, [r4, #28]
 800d4a4:	60f0      	str	r0, [r6, #12]
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d1e4      	bne.n	800d476 <_Balloc+0x2e>
 800d4ac:	2000      	movs	r0, #0
 800d4ae:	bd70      	pop	{r4, r5, r6, pc}
 800d4b0:	6802      	ldr	r2, [r0, #0]
 800d4b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d4b6:	2300      	movs	r3, #0
 800d4b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4bc:	e7f7      	b.n	800d4ae <_Balloc+0x66>
 800d4be:	bf00      	nop
 800d4c0:	0801151e 	.word	0x0801151e
 800d4c4:	0801159e 	.word	0x0801159e

0800d4c8 <_Bfree>:
 800d4c8:	b570      	push	{r4, r5, r6, lr}
 800d4ca:	69c6      	ldr	r6, [r0, #28]
 800d4cc:	4605      	mov	r5, r0
 800d4ce:	460c      	mov	r4, r1
 800d4d0:	b976      	cbnz	r6, 800d4f0 <_Bfree+0x28>
 800d4d2:	2010      	movs	r0, #16
 800d4d4:	f7ff ff02 	bl	800d2dc <malloc>
 800d4d8:	4602      	mov	r2, r0
 800d4da:	61e8      	str	r0, [r5, #28]
 800d4dc:	b920      	cbnz	r0, 800d4e8 <_Bfree+0x20>
 800d4de:	4b09      	ldr	r3, [pc, #36]	@ (800d504 <_Bfree+0x3c>)
 800d4e0:	4809      	ldr	r0, [pc, #36]	@ (800d508 <_Bfree+0x40>)
 800d4e2:	218f      	movs	r1, #143	@ 0x8f
 800d4e4:	f001 fd34 	bl	800ef50 <__assert_func>
 800d4e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d4ec:	6006      	str	r6, [r0, #0]
 800d4ee:	60c6      	str	r6, [r0, #12]
 800d4f0:	b13c      	cbz	r4, 800d502 <_Bfree+0x3a>
 800d4f2:	69eb      	ldr	r3, [r5, #28]
 800d4f4:	6862      	ldr	r2, [r4, #4]
 800d4f6:	68db      	ldr	r3, [r3, #12]
 800d4f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d4fc:	6021      	str	r1, [r4, #0]
 800d4fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d502:	bd70      	pop	{r4, r5, r6, pc}
 800d504:	0801151e 	.word	0x0801151e
 800d508:	0801159e 	.word	0x0801159e

0800d50c <__multadd>:
 800d50c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d510:	690d      	ldr	r5, [r1, #16]
 800d512:	4607      	mov	r7, r0
 800d514:	460c      	mov	r4, r1
 800d516:	461e      	mov	r6, r3
 800d518:	f101 0c14 	add.w	ip, r1, #20
 800d51c:	2000      	movs	r0, #0
 800d51e:	f8dc 3000 	ldr.w	r3, [ip]
 800d522:	b299      	uxth	r1, r3
 800d524:	fb02 6101 	mla	r1, r2, r1, r6
 800d528:	0c1e      	lsrs	r6, r3, #16
 800d52a:	0c0b      	lsrs	r3, r1, #16
 800d52c:	fb02 3306 	mla	r3, r2, r6, r3
 800d530:	b289      	uxth	r1, r1
 800d532:	3001      	adds	r0, #1
 800d534:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d538:	4285      	cmp	r5, r0
 800d53a:	f84c 1b04 	str.w	r1, [ip], #4
 800d53e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d542:	dcec      	bgt.n	800d51e <__multadd+0x12>
 800d544:	b30e      	cbz	r6, 800d58a <__multadd+0x7e>
 800d546:	68a3      	ldr	r3, [r4, #8]
 800d548:	42ab      	cmp	r3, r5
 800d54a:	dc19      	bgt.n	800d580 <__multadd+0x74>
 800d54c:	6861      	ldr	r1, [r4, #4]
 800d54e:	4638      	mov	r0, r7
 800d550:	3101      	adds	r1, #1
 800d552:	f7ff ff79 	bl	800d448 <_Balloc>
 800d556:	4680      	mov	r8, r0
 800d558:	b928      	cbnz	r0, 800d566 <__multadd+0x5a>
 800d55a:	4602      	mov	r2, r0
 800d55c:	4b0c      	ldr	r3, [pc, #48]	@ (800d590 <__multadd+0x84>)
 800d55e:	480d      	ldr	r0, [pc, #52]	@ (800d594 <__multadd+0x88>)
 800d560:	21ba      	movs	r1, #186	@ 0xba
 800d562:	f001 fcf5 	bl	800ef50 <__assert_func>
 800d566:	6922      	ldr	r2, [r4, #16]
 800d568:	3202      	adds	r2, #2
 800d56a:	f104 010c 	add.w	r1, r4, #12
 800d56e:	0092      	lsls	r2, r2, #2
 800d570:	300c      	adds	r0, #12
 800d572:	f001 fcd7 	bl	800ef24 <memcpy>
 800d576:	4621      	mov	r1, r4
 800d578:	4638      	mov	r0, r7
 800d57a:	f7ff ffa5 	bl	800d4c8 <_Bfree>
 800d57e:	4644      	mov	r4, r8
 800d580:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d584:	3501      	adds	r5, #1
 800d586:	615e      	str	r6, [r3, #20]
 800d588:	6125      	str	r5, [r4, #16]
 800d58a:	4620      	mov	r0, r4
 800d58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d590:	0801158d 	.word	0x0801158d
 800d594:	0801159e 	.word	0x0801159e

0800d598 <__s2b>:
 800d598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d59c:	460c      	mov	r4, r1
 800d59e:	4615      	mov	r5, r2
 800d5a0:	461f      	mov	r7, r3
 800d5a2:	2209      	movs	r2, #9
 800d5a4:	3308      	adds	r3, #8
 800d5a6:	4606      	mov	r6, r0
 800d5a8:	fb93 f3f2 	sdiv	r3, r3, r2
 800d5ac:	2100      	movs	r1, #0
 800d5ae:	2201      	movs	r2, #1
 800d5b0:	429a      	cmp	r2, r3
 800d5b2:	db09      	blt.n	800d5c8 <__s2b+0x30>
 800d5b4:	4630      	mov	r0, r6
 800d5b6:	f7ff ff47 	bl	800d448 <_Balloc>
 800d5ba:	b940      	cbnz	r0, 800d5ce <__s2b+0x36>
 800d5bc:	4602      	mov	r2, r0
 800d5be:	4b19      	ldr	r3, [pc, #100]	@ (800d624 <__s2b+0x8c>)
 800d5c0:	4819      	ldr	r0, [pc, #100]	@ (800d628 <__s2b+0x90>)
 800d5c2:	21d3      	movs	r1, #211	@ 0xd3
 800d5c4:	f001 fcc4 	bl	800ef50 <__assert_func>
 800d5c8:	0052      	lsls	r2, r2, #1
 800d5ca:	3101      	adds	r1, #1
 800d5cc:	e7f0      	b.n	800d5b0 <__s2b+0x18>
 800d5ce:	9b08      	ldr	r3, [sp, #32]
 800d5d0:	6143      	str	r3, [r0, #20]
 800d5d2:	2d09      	cmp	r5, #9
 800d5d4:	f04f 0301 	mov.w	r3, #1
 800d5d8:	6103      	str	r3, [r0, #16]
 800d5da:	dd16      	ble.n	800d60a <__s2b+0x72>
 800d5dc:	f104 0909 	add.w	r9, r4, #9
 800d5e0:	46c8      	mov	r8, r9
 800d5e2:	442c      	add	r4, r5
 800d5e4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d5e8:	4601      	mov	r1, r0
 800d5ea:	3b30      	subs	r3, #48	@ 0x30
 800d5ec:	220a      	movs	r2, #10
 800d5ee:	4630      	mov	r0, r6
 800d5f0:	f7ff ff8c 	bl	800d50c <__multadd>
 800d5f4:	45a0      	cmp	r8, r4
 800d5f6:	d1f5      	bne.n	800d5e4 <__s2b+0x4c>
 800d5f8:	f1a5 0408 	sub.w	r4, r5, #8
 800d5fc:	444c      	add	r4, r9
 800d5fe:	1b2d      	subs	r5, r5, r4
 800d600:	1963      	adds	r3, r4, r5
 800d602:	42bb      	cmp	r3, r7
 800d604:	db04      	blt.n	800d610 <__s2b+0x78>
 800d606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d60a:	340a      	adds	r4, #10
 800d60c:	2509      	movs	r5, #9
 800d60e:	e7f6      	b.n	800d5fe <__s2b+0x66>
 800d610:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d614:	4601      	mov	r1, r0
 800d616:	3b30      	subs	r3, #48	@ 0x30
 800d618:	220a      	movs	r2, #10
 800d61a:	4630      	mov	r0, r6
 800d61c:	f7ff ff76 	bl	800d50c <__multadd>
 800d620:	e7ee      	b.n	800d600 <__s2b+0x68>
 800d622:	bf00      	nop
 800d624:	0801158d 	.word	0x0801158d
 800d628:	0801159e 	.word	0x0801159e

0800d62c <__hi0bits>:
 800d62c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d630:	4603      	mov	r3, r0
 800d632:	bf36      	itet	cc
 800d634:	0403      	lslcc	r3, r0, #16
 800d636:	2000      	movcs	r0, #0
 800d638:	2010      	movcc	r0, #16
 800d63a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d63e:	bf3c      	itt	cc
 800d640:	021b      	lslcc	r3, r3, #8
 800d642:	3008      	addcc	r0, #8
 800d644:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d648:	bf3c      	itt	cc
 800d64a:	011b      	lslcc	r3, r3, #4
 800d64c:	3004      	addcc	r0, #4
 800d64e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d652:	bf3c      	itt	cc
 800d654:	009b      	lslcc	r3, r3, #2
 800d656:	3002      	addcc	r0, #2
 800d658:	2b00      	cmp	r3, #0
 800d65a:	db05      	blt.n	800d668 <__hi0bits+0x3c>
 800d65c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d660:	f100 0001 	add.w	r0, r0, #1
 800d664:	bf08      	it	eq
 800d666:	2020      	moveq	r0, #32
 800d668:	4770      	bx	lr

0800d66a <__lo0bits>:
 800d66a:	6803      	ldr	r3, [r0, #0]
 800d66c:	4602      	mov	r2, r0
 800d66e:	f013 0007 	ands.w	r0, r3, #7
 800d672:	d00b      	beq.n	800d68c <__lo0bits+0x22>
 800d674:	07d9      	lsls	r1, r3, #31
 800d676:	d421      	bmi.n	800d6bc <__lo0bits+0x52>
 800d678:	0798      	lsls	r0, r3, #30
 800d67a:	bf49      	itett	mi
 800d67c:	085b      	lsrmi	r3, r3, #1
 800d67e:	089b      	lsrpl	r3, r3, #2
 800d680:	2001      	movmi	r0, #1
 800d682:	6013      	strmi	r3, [r2, #0]
 800d684:	bf5c      	itt	pl
 800d686:	6013      	strpl	r3, [r2, #0]
 800d688:	2002      	movpl	r0, #2
 800d68a:	4770      	bx	lr
 800d68c:	b299      	uxth	r1, r3
 800d68e:	b909      	cbnz	r1, 800d694 <__lo0bits+0x2a>
 800d690:	0c1b      	lsrs	r3, r3, #16
 800d692:	2010      	movs	r0, #16
 800d694:	b2d9      	uxtb	r1, r3
 800d696:	b909      	cbnz	r1, 800d69c <__lo0bits+0x32>
 800d698:	3008      	adds	r0, #8
 800d69a:	0a1b      	lsrs	r3, r3, #8
 800d69c:	0719      	lsls	r1, r3, #28
 800d69e:	bf04      	itt	eq
 800d6a0:	091b      	lsreq	r3, r3, #4
 800d6a2:	3004      	addeq	r0, #4
 800d6a4:	0799      	lsls	r1, r3, #30
 800d6a6:	bf04      	itt	eq
 800d6a8:	089b      	lsreq	r3, r3, #2
 800d6aa:	3002      	addeq	r0, #2
 800d6ac:	07d9      	lsls	r1, r3, #31
 800d6ae:	d403      	bmi.n	800d6b8 <__lo0bits+0x4e>
 800d6b0:	085b      	lsrs	r3, r3, #1
 800d6b2:	f100 0001 	add.w	r0, r0, #1
 800d6b6:	d003      	beq.n	800d6c0 <__lo0bits+0x56>
 800d6b8:	6013      	str	r3, [r2, #0]
 800d6ba:	4770      	bx	lr
 800d6bc:	2000      	movs	r0, #0
 800d6be:	4770      	bx	lr
 800d6c0:	2020      	movs	r0, #32
 800d6c2:	4770      	bx	lr

0800d6c4 <__i2b>:
 800d6c4:	b510      	push	{r4, lr}
 800d6c6:	460c      	mov	r4, r1
 800d6c8:	2101      	movs	r1, #1
 800d6ca:	f7ff febd 	bl	800d448 <_Balloc>
 800d6ce:	4602      	mov	r2, r0
 800d6d0:	b928      	cbnz	r0, 800d6de <__i2b+0x1a>
 800d6d2:	4b05      	ldr	r3, [pc, #20]	@ (800d6e8 <__i2b+0x24>)
 800d6d4:	4805      	ldr	r0, [pc, #20]	@ (800d6ec <__i2b+0x28>)
 800d6d6:	f240 1145 	movw	r1, #325	@ 0x145
 800d6da:	f001 fc39 	bl	800ef50 <__assert_func>
 800d6de:	2301      	movs	r3, #1
 800d6e0:	6144      	str	r4, [r0, #20]
 800d6e2:	6103      	str	r3, [r0, #16]
 800d6e4:	bd10      	pop	{r4, pc}
 800d6e6:	bf00      	nop
 800d6e8:	0801158d 	.word	0x0801158d
 800d6ec:	0801159e 	.word	0x0801159e

0800d6f0 <__multiply>:
 800d6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6f4:	4617      	mov	r7, r2
 800d6f6:	690a      	ldr	r2, [r1, #16]
 800d6f8:	693b      	ldr	r3, [r7, #16]
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	bfa8      	it	ge
 800d6fe:	463b      	movge	r3, r7
 800d700:	4689      	mov	r9, r1
 800d702:	bfa4      	itt	ge
 800d704:	460f      	movge	r7, r1
 800d706:	4699      	movge	r9, r3
 800d708:	693d      	ldr	r5, [r7, #16]
 800d70a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d70e:	68bb      	ldr	r3, [r7, #8]
 800d710:	6879      	ldr	r1, [r7, #4]
 800d712:	eb05 060a 	add.w	r6, r5, sl
 800d716:	42b3      	cmp	r3, r6
 800d718:	b085      	sub	sp, #20
 800d71a:	bfb8      	it	lt
 800d71c:	3101      	addlt	r1, #1
 800d71e:	f7ff fe93 	bl	800d448 <_Balloc>
 800d722:	b930      	cbnz	r0, 800d732 <__multiply+0x42>
 800d724:	4602      	mov	r2, r0
 800d726:	4b41      	ldr	r3, [pc, #260]	@ (800d82c <__multiply+0x13c>)
 800d728:	4841      	ldr	r0, [pc, #260]	@ (800d830 <__multiply+0x140>)
 800d72a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d72e:	f001 fc0f 	bl	800ef50 <__assert_func>
 800d732:	f100 0414 	add.w	r4, r0, #20
 800d736:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d73a:	4623      	mov	r3, r4
 800d73c:	2200      	movs	r2, #0
 800d73e:	4573      	cmp	r3, lr
 800d740:	d320      	bcc.n	800d784 <__multiply+0x94>
 800d742:	f107 0814 	add.w	r8, r7, #20
 800d746:	f109 0114 	add.w	r1, r9, #20
 800d74a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d74e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d752:	9302      	str	r3, [sp, #8]
 800d754:	1beb      	subs	r3, r5, r7
 800d756:	3b15      	subs	r3, #21
 800d758:	f023 0303 	bic.w	r3, r3, #3
 800d75c:	3304      	adds	r3, #4
 800d75e:	3715      	adds	r7, #21
 800d760:	42bd      	cmp	r5, r7
 800d762:	bf38      	it	cc
 800d764:	2304      	movcc	r3, #4
 800d766:	9301      	str	r3, [sp, #4]
 800d768:	9b02      	ldr	r3, [sp, #8]
 800d76a:	9103      	str	r1, [sp, #12]
 800d76c:	428b      	cmp	r3, r1
 800d76e:	d80c      	bhi.n	800d78a <__multiply+0x9a>
 800d770:	2e00      	cmp	r6, #0
 800d772:	dd03      	ble.n	800d77c <__multiply+0x8c>
 800d774:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d055      	beq.n	800d828 <__multiply+0x138>
 800d77c:	6106      	str	r6, [r0, #16]
 800d77e:	b005      	add	sp, #20
 800d780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d784:	f843 2b04 	str.w	r2, [r3], #4
 800d788:	e7d9      	b.n	800d73e <__multiply+0x4e>
 800d78a:	f8b1 a000 	ldrh.w	sl, [r1]
 800d78e:	f1ba 0f00 	cmp.w	sl, #0
 800d792:	d01f      	beq.n	800d7d4 <__multiply+0xe4>
 800d794:	46c4      	mov	ip, r8
 800d796:	46a1      	mov	r9, r4
 800d798:	2700      	movs	r7, #0
 800d79a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d79e:	f8d9 3000 	ldr.w	r3, [r9]
 800d7a2:	fa1f fb82 	uxth.w	fp, r2
 800d7a6:	b29b      	uxth	r3, r3
 800d7a8:	fb0a 330b 	mla	r3, sl, fp, r3
 800d7ac:	443b      	add	r3, r7
 800d7ae:	f8d9 7000 	ldr.w	r7, [r9]
 800d7b2:	0c12      	lsrs	r2, r2, #16
 800d7b4:	0c3f      	lsrs	r7, r7, #16
 800d7b6:	fb0a 7202 	mla	r2, sl, r2, r7
 800d7ba:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d7c4:	4565      	cmp	r5, ip
 800d7c6:	f849 3b04 	str.w	r3, [r9], #4
 800d7ca:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d7ce:	d8e4      	bhi.n	800d79a <__multiply+0xaa>
 800d7d0:	9b01      	ldr	r3, [sp, #4]
 800d7d2:	50e7      	str	r7, [r4, r3]
 800d7d4:	9b03      	ldr	r3, [sp, #12]
 800d7d6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d7da:	3104      	adds	r1, #4
 800d7dc:	f1b9 0f00 	cmp.w	r9, #0
 800d7e0:	d020      	beq.n	800d824 <__multiply+0x134>
 800d7e2:	6823      	ldr	r3, [r4, #0]
 800d7e4:	4647      	mov	r7, r8
 800d7e6:	46a4      	mov	ip, r4
 800d7e8:	f04f 0a00 	mov.w	sl, #0
 800d7ec:	f8b7 b000 	ldrh.w	fp, [r7]
 800d7f0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d7f4:	fb09 220b 	mla	r2, r9, fp, r2
 800d7f8:	4452      	add	r2, sl
 800d7fa:	b29b      	uxth	r3, r3
 800d7fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d800:	f84c 3b04 	str.w	r3, [ip], #4
 800d804:	f857 3b04 	ldr.w	r3, [r7], #4
 800d808:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d80c:	f8bc 3000 	ldrh.w	r3, [ip]
 800d810:	fb09 330a 	mla	r3, r9, sl, r3
 800d814:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d818:	42bd      	cmp	r5, r7
 800d81a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d81e:	d8e5      	bhi.n	800d7ec <__multiply+0xfc>
 800d820:	9a01      	ldr	r2, [sp, #4]
 800d822:	50a3      	str	r3, [r4, r2]
 800d824:	3404      	adds	r4, #4
 800d826:	e79f      	b.n	800d768 <__multiply+0x78>
 800d828:	3e01      	subs	r6, #1
 800d82a:	e7a1      	b.n	800d770 <__multiply+0x80>
 800d82c:	0801158d 	.word	0x0801158d
 800d830:	0801159e 	.word	0x0801159e

0800d834 <__pow5mult>:
 800d834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d838:	4615      	mov	r5, r2
 800d83a:	f012 0203 	ands.w	r2, r2, #3
 800d83e:	4607      	mov	r7, r0
 800d840:	460e      	mov	r6, r1
 800d842:	d007      	beq.n	800d854 <__pow5mult+0x20>
 800d844:	4c25      	ldr	r4, [pc, #148]	@ (800d8dc <__pow5mult+0xa8>)
 800d846:	3a01      	subs	r2, #1
 800d848:	2300      	movs	r3, #0
 800d84a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d84e:	f7ff fe5d 	bl	800d50c <__multadd>
 800d852:	4606      	mov	r6, r0
 800d854:	10ad      	asrs	r5, r5, #2
 800d856:	d03d      	beq.n	800d8d4 <__pow5mult+0xa0>
 800d858:	69fc      	ldr	r4, [r7, #28]
 800d85a:	b97c      	cbnz	r4, 800d87c <__pow5mult+0x48>
 800d85c:	2010      	movs	r0, #16
 800d85e:	f7ff fd3d 	bl	800d2dc <malloc>
 800d862:	4602      	mov	r2, r0
 800d864:	61f8      	str	r0, [r7, #28]
 800d866:	b928      	cbnz	r0, 800d874 <__pow5mult+0x40>
 800d868:	4b1d      	ldr	r3, [pc, #116]	@ (800d8e0 <__pow5mult+0xac>)
 800d86a:	481e      	ldr	r0, [pc, #120]	@ (800d8e4 <__pow5mult+0xb0>)
 800d86c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d870:	f001 fb6e 	bl	800ef50 <__assert_func>
 800d874:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d878:	6004      	str	r4, [r0, #0]
 800d87a:	60c4      	str	r4, [r0, #12]
 800d87c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d880:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d884:	b94c      	cbnz	r4, 800d89a <__pow5mult+0x66>
 800d886:	f240 2171 	movw	r1, #625	@ 0x271
 800d88a:	4638      	mov	r0, r7
 800d88c:	f7ff ff1a 	bl	800d6c4 <__i2b>
 800d890:	2300      	movs	r3, #0
 800d892:	f8c8 0008 	str.w	r0, [r8, #8]
 800d896:	4604      	mov	r4, r0
 800d898:	6003      	str	r3, [r0, #0]
 800d89a:	f04f 0900 	mov.w	r9, #0
 800d89e:	07eb      	lsls	r3, r5, #31
 800d8a0:	d50a      	bpl.n	800d8b8 <__pow5mult+0x84>
 800d8a2:	4631      	mov	r1, r6
 800d8a4:	4622      	mov	r2, r4
 800d8a6:	4638      	mov	r0, r7
 800d8a8:	f7ff ff22 	bl	800d6f0 <__multiply>
 800d8ac:	4631      	mov	r1, r6
 800d8ae:	4680      	mov	r8, r0
 800d8b0:	4638      	mov	r0, r7
 800d8b2:	f7ff fe09 	bl	800d4c8 <_Bfree>
 800d8b6:	4646      	mov	r6, r8
 800d8b8:	106d      	asrs	r5, r5, #1
 800d8ba:	d00b      	beq.n	800d8d4 <__pow5mult+0xa0>
 800d8bc:	6820      	ldr	r0, [r4, #0]
 800d8be:	b938      	cbnz	r0, 800d8d0 <__pow5mult+0x9c>
 800d8c0:	4622      	mov	r2, r4
 800d8c2:	4621      	mov	r1, r4
 800d8c4:	4638      	mov	r0, r7
 800d8c6:	f7ff ff13 	bl	800d6f0 <__multiply>
 800d8ca:	6020      	str	r0, [r4, #0]
 800d8cc:	f8c0 9000 	str.w	r9, [r0]
 800d8d0:	4604      	mov	r4, r0
 800d8d2:	e7e4      	b.n	800d89e <__pow5mult+0x6a>
 800d8d4:	4630      	mov	r0, r6
 800d8d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8da:	bf00      	nop
 800d8dc:	080116b0 	.word	0x080116b0
 800d8e0:	0801151e 	.word	0x0801151e
 800d8e4:	0801159e 	.word	0x0801159e

0800d8e8 <__lshift>:
 800d8e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8ec:	460c      	mov	r4, r1
 800d8ee:	6849      	ldr	r1, [r1, #4]
 800d8f0:	6923      	ldr	r3, [r4, #16]
 800d8f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d8f6:	68a3      	ldr	r3, [r4, #8]
 800d8f8:	4607      	mov	r7, r0
 800d8fa:	4691      	mov	r9, r2
 800d8fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d900:	f108 0601 	add.w	r6, r8, #1
 800d904:	42b3      	cmp	r3, r6
 800d906:	db0b      	blt.n	800d920 <__lshift+0x38>
 800d908:	4638      	mov	r0, r7
 800d90a:	f7ff fd9d 	bl	800d448 <_Balloc>
 800d90e:	4605      	mov	r5, r0
 800d910:	b948      	cbnz	r0, 800d926 <__lshift+0x3e>
 800d912:	4602      	mov	r2, r0
 800d914:	4b28      	ldr	r3, [pc, #160]	@ (800d9b8 <__lshift+0xd0>)
 800d916:	4829      	ldr	r0, [pc, #164]	@ (800d9bc <__lshift+0xd4>)
 800d918:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d91c:	f001 fb18 	bl	800ef50 <__assert_func>
 800d920:	3101      	adds	r1, #1
 800d922:	005b      	lsls	r3, r3, #1
 800d924:	e7ee      	b.n	800d904 <__lshift+0x1c>
 800d926:	2300      	movs	r3, #0
 800d928:	f100 0114 	add.w	r1, r0, #20
 800d92c:	f100 0210 	add.w	r2, r0, #16
 800d930:	4618      	mov	r0, r3
 800d932:	4553      	cmp	r3, sl
 800d934:	db33      	blt.n	800d99e <__lshift+0xb6>
 800d936:	6920      	ldr	r0, [r4, #16]
 800d938:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d93c:	f104 0314 	add.w	r3, r4, #20
 800d940:	f019 091f 	ands.w	r9, r9, #31
 800d944:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d948:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d94c:	d02b      	beq.n	800d9a6 <__lshift+0xbe>
 800d94e:	f1c9 0e20 	rsb	lr, r9, #32
 800d952:	468a      	mov	sl, r1
 800d954:	2200      	movs	r2, #0
 800d956:	6818      	ldr	r0, [r3, #0]
 800d958:	fa00 f009 	lsl.w	r0, r0, r9
 800d95c:	4310      	orrs	r0, r2
 800d95e:	f84a 0b04 	str.w	r0, [sl], #4
 800d962:	f853 2b04 	ldr.w	r2, [r3], #4
 800d966:	459c      	cmp	ip, r3
 800d968:	fa22 f20e 	lsr.w	r2, r2, lr
 800d96c:	d8f3      	bhi.n	800d956 <__lshift+0x6e>
 800d96e:	ebac 0304 	sub.w	r3, ip, r4
 800d972:	3b15      	subs	r3, #21
 800d974:	f023 0303 	bic.w	r3, r3, #3
 800d978:	3304      	adds	r3, #4
 800d97a:	f104 0015 	add.w	r0, r4, #21
 800d97e:	4560      	cmp	r0, ip
 800d980:	bf88      	it	hi
 800d982:	2304      	movhi	r3, #4
 800d984:	50ca      	str	r2, [r1, r3]
 800d986:	b10a      	cbz	r2, 800d98c <__lshift+0xa4>
 800d988:	f108 0602 	add.w	r6, r8, #2
 800d98c:	3e01      	subs	r6, #1
 800d98e:	4638      	mov	r0, r7
 800d990:	612e      	str	r6, [r5, #16]
 800d992:	4621      	mov	r1, r4
 800d994:	f7ff fd98 	bl	800d4c8 <_Bfree>
 800d998:	4628      	mov	r0, r5
 800d99a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d99e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	e7c5      	b.n	800d932 <__lshift+0x4a>
 800d9a6:	3904      	subs	r1, #4
 800d9a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9ac:	f841 2f04 	str.w	r2, [r1, #4]!
 800d9b0:	459c      	cmp	ip, r3
 800d9b2:	d8f9      	bhi.n	800d9a8 <__lshift+0xc0>
 800d9b4:	e7ea      	b.n	800d98c <__lshift+0xa4>
 800d9b6:	bf00      	nop
 800d9b8:	0801158d 	.word	0x0801158d
 800d9bc:	0801159e 	.word	0x0801159e

0800d9c0 <__mcmp>:
 800d9c0:	690a      	ldr	r2, [r1, #16]
 800d9c2:	4603      	mov	r3, r0
 800d9c4:	6900      	ldr	r0, [r0, #16]
 800d9c6:	1a80      	subs	r0, r0, r2
 800d9c8:	b530      	push	{r4, r5, lr}
 800d9ca:	d10e      	bne.n	800d9ea <__mcmp+0x2a>
 800d9cc:	3314      	adds	r3, #20
 800d9ce:	3114      	adds	r1, #20
 800d9d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d9d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d9d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d9dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d9e0:	4295      	cmp	r5, r2
 800d9e2:	d003      	beq.n	800d9ec <__mcmp+0x2c>
 800d9e4:	d205      	bcs.n	800d9f2 <__mcmp+0x32>
 800d9e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ea:	bd30      	pop	{r4, r5, pc}
 800d9ec:	42a3      	cmp	r3, r4
 800d9ee:	d3f3      	bcc.n	800d9d8 <__mcmp+0x18>
 800d9f0:	e7fb      	b.n	800d9ea <__mcmp+0x2a>
 800d9f2:	2001      	movs	r0, #1
 800d9f4:	e7f9      	b.n	800d9ea <__mcmp+0x2a>
	...

0800d9f8 <__mdiff>:
 800d9f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9fc:	4689      	mov	r9, r1
 800d9fe:	4606      	mov	r6, r0
 800da00:	4611      	mov	r1, r2
 800da02:	4648      	mov	r0, r9
 800da04:	4614      	mov	r4, r2
 800da06:	f7ff ffdb 	bl	800d9c0 <__mcmp>
 800da0a:	1e05      	subs	r5, r0, #0
 800da0c:	d112      	bne.n	800da34 <__mdiff+0x3c>
 800da0e:	4629      	mov	r1, r5
 800da10:	4630      	mov	r0, r6
 800da12:	f7ff fd19 	bl	800d448 <_Balloc>
 800da16:	4602      	mov	r2, r0
 800da18:	b928      	cbnz	r0, 800da26 <__mdiff+0x2e>
 800da1a:	4b3f      	ldr	r3, [pc, #252]	@ (800db18 <__mdiff+0x120>)
 800da1c:	f240 2137 	movw	r1, #567	@ 0x237
 800da20:	483e      	ldr	r0, [pc, #248]	@ (800db1c <__mdiff+0x124>)
 800da22:	f001 fa95 	bl	800ef50 <__assert_func>
 800da26:	2301      	movs	r3, #1
 800da28:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800da2c:	4610      	mov	r0, r2
 800da2e:	b003      	add	sp, #12
 800da30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da34:	bfbc      	itt	lt
 800da36:	464b      	movlt	r3, r9
 800da38:	46a1      	movlt	r9, r4
 800da3a:	4630      	mov	r0, r6
 800da3c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800da40:	bfba      	itte	lt
 800da42:	461c      	movlt	r4, r3
 800da44:	2501      	movlt	r5, #1
 800da46:	2500      	movge	r5, #0
 800da48:	f7ff fcfe 	bl	800d448 <_Balloc>
 800da4c:	4602      	mov	r2, r0
 800da4e:	b918      	cbnz	r0, 800da58 <__mdiff+0x60>
 800da50:	4b31      	ldr	r3, [pc, #196]	@ (800db18 <__mdiff+0x120>)
 800da52:	f240 2145 	movw	r1, #581	@ 0x245
 800da56:	e7e3      	b.n	800da20 <__mdiff+0x28>
 800da58:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800da5c:	6926      	ldr	r6, [r4, #16]
 800da5e:	60c5      	str	r5, [r0, #12]
 800da60:	f109 0310 	add.w	r3, r9, #16
 800da64:	f109 0514 	add.w	r5, r9, #20
 800da68:	f104 0e14 	add.w	lr, r4, #20
 800da6c:	f100 0b14 	add.w	fp, r0, #20
 800da70:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800da74:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800da78:	9301      	str	r3, [sp, #4]
 800da7a:	46d9      	mov	r9, fp
 800da7c:	f04f 0c00 	mov.w	ip, #0
 800da80:	9b01      	ldr	r3, [sp, #4]
 800da82:	f85e 0b04 	ldr.w	r0, [lr], #4
 800da86:	f853 af04 	ldr.w	sl, [r3, #4]!
 800da8a:	9301      	str	r3, [sp, #4]
 800da8c:	fa1f f38a 	uxth.w	r3, sl
 800da90:	4619      	mov	r1, r3
 800da92:	b283      	uxth	r3, r0
 800da94:	1acb      	subs	r3, r1, r3
 800da96:	0c00      	lsrs	r0, r0, #16
 800da98:	4463      	add	r3, ip
 800da9a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800da9e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800daa2:	b29b      	uxth	r3, r3
 800daa4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800daa8:	4576      	cmp	r6, lr
 800daaa:	f849 3b04 	str.w	r3, [r9], #4
 800daae:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dab2:	d8e5      	bhi.n	800da80 <__mdiff+0x88>
 800dab4:	1b33      	subs	r3, r6, r4
 800dab6:	3b15      	subs	r3, #21
 800dab8:	f023 0303 	bic.w	r3, r3, #3
 800dabc:	3415      	adds	r4, #21
 800dabe:	3304      	adds	r3, #4
 800dac0:	42a6      	cmp	r6, r4
 800dac2:	bf38      	it	cc
 800dac4:	2304      	movcc	r3, #4
 800dac6:	441d      	add	r5, r3
 800dac8:	445b      	add	r3, fp
 800daca:	461e      	mov	r6, r3
 800dacc:	462c      	mov	r4, r5
 800dace:	4544      	cmp	r4, r8
 800dad0:	d30e      	bcc.n	800daf0 <__mdiff+0xf8>
 800dad2:	f108 0103 	add.w	r1, r8, #3
 800dad6:	1b49      	subs	r1, r1, r5
 800dad8:	f021 0103 	bic.w	r1, r1, #3
 800dadc:	3d03      	subs	r5, #3
 800dade:	45a8      	cmp	r8, r5
 800dae0:	bf38      	it	cc
 800dae2:	2100      	movcc	r1, #0
 800dae4:	440b      	add	r3, r1
 800dae6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800daea:	b191      	cbz	r1, 800db12 <__mdiff+0x11a>
 800daec:	6117      	str	r7, [r2, #16]
 800daee:	e79d      	b.n	800da2c <__mdiff+0x34>
 800daf0:	f854 1b04 	ldr.w	r1, [r4], #4
 800daf4:	46e6      	mov	lr, ip
 800daf6:	0c08      	lsrs	r0, r1, #16
 800daf8:	fa1c fc81 	uxtah	ip, ip, r1
 800dafc:	4471      	add	r1, lr
 800dafe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800db02:	b289      	uxth	r1, r1
 800db04:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800db08:	f846 1b04 	str.w	r1, [r6], #4
 800db0c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db10:	e7dd      	b.n	800dace <__mdiff+0xd6>
 800db12:	3f01      	subs	r7, #1
 800db14:	e7e7      	b.n	800dae6 <__mdiff+0xee>
 800db16:	bf00      	nop
 800db18:	0801158d 	.word	0x0801158d
 800db1c:	0801159e 	.word	0x0801159e

0800db20 <__ulp>:
 800db20:	b082      	sub	sp, #8
 800db22:	ed8d 0b00 	vstr	d0, [sp]
 800db26:	9a01      	ldr	r2, [sp, #4]
 800db28:	4b0f      	ldr	r3, [pc, #60]	@ (800db68 <__ulp+0x48>)
 800db2a:	4013      	ands	r3, r2
 800db2c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800db30:	2b00      	cmp	r3, #0
 800db32:	dc08      	bgt.n	800db46 <__ulp+0x26>
 800db34:	425b      	negs	r3, r3
 800db36:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800db3a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800db3e:	da04      	bge.n	800db4a <__ulp+0x2a>
 800db40:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800db44:	4113      	asrs	r3, r2
 800db46:	2200      	movs	r2, #0
 800db48:	e008      	b.n	800db5c <__ulp+0x3c>
 800db4a:	f1a2 0314 	sub.w	r3, r2, #20
 800db4e:	2b1e      	cmp	r3, #30
 800db50:	bfda      	itte	le
 800db52:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800db56:	40da      	lsrle	r2, r3
 800db58:	2201      	movgt	r2, #1
 800db5a:	2300      	movs	r3, #0
 800db5c:	4619      	mov	r1, r3
 800db5e:	4610      	mov	r0, r2
 800db60:	ec41 0b10 	vmov	d0, r0, r1
 800db64:	b002      	add	sp, #8
 800db66:	4770      	bx	lr
 800db68:	7ff00000 	.word	0x7ff00000

0800db6c <__b2d>:
 800db6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db70:	6906      	ldr	r6, [r0, #16]
 800db72:	f100 0814 	add.w	r8, r0, #20
 800db76:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800db7a:	1f37      	subs	r7, r6, #4
 800db7c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800db80:	4610      	mov	r0, r2
 800db82:	f7ff fd53 	bl	800d62c <__hi0bits>
 800db86:	f1c0 0320 	rsb	r3, r0, #32
 800db8a:	280a      	cmp	r0, #10
 800db8c:	600b      	str	r3, [r1, #0]
 800db8e:	491b      	ldr	r1, [pc, #108]	@ (800dbfc <__b2d+0x90>)
 800db90:	dc15      	bgt.n	800dbbe <__b2d+0x52>
 800db92:	f1c0 0c0b 	rsb	ip, r0, #11
 800db96:	fa22 f30c 	lsr.w	r3, r2, ip
 800db9a:	45b8      	cmp	r8, r7
 800db9c:	ea43 0501 	orr.w	r5, r3, r1
 800dba0:	bf34      	ite	cc
 800dba2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dba6:	2300      	movcs	r3, #0
 800dba8:	3015      	adds	r0, #21
 800dbaa:	fa02 f000 	lsl.w	r0, r2, r0
 800dbae:	fa23 f30c 	lsr.w	r3, r3, ip
 800dbb2:	4303      	orrs	r3, r0
 800dbb4:	461c      	mov	r4, r3
 800dbb6:	ec45 4b10 	vmov	d0, r4, r5
 800dbba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbbe:	45b8      	cmp	r8, r7
 800dbc0:	bf3a      	itte	cc
 800dbc2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800dbc6:	f1a6 0708 	subcc.w	r7, r6, #8
 800dbca:	2300      	movcs	r3, #0
 800dbcc:	380b      	subs	r0, #11
 800dbce:	d012      	beq.n	800dbf6 <__b2d+0x8a>
 800dbd0:	f1c0 0120 	rsb	r1, r0, #32
 800dbd4:	fa23 f401 	lsr.w	r4, r3, r1
 800dbd8:	4082      	lsls	r2, r0
 800dbda:	4322      	orrs	r2, r4
 800dbdc:	4547      	cmp	r7, r8
 800dbde:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800dbe2:	bf8c      	ite	hi
 800dbe4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800dbe8:	2200      	movls	r2, #0
 800dbea:	4083      	lsls	r3, r0
 800dbec:	40ca      	lsrs	r2, r1
 800dbee:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800dbf2:	4313      	orrs	r3, r2
 800dbf4:	e7de      	b.n	800dbb4 <__b2d+0x48>
 800dbf6:	ea42 0501 	orr.w	r5, r2, r1
 800dbfa:	e7db      	b.n	800dbb4 <__b2d+0x48>
 800dbfc:	3ff00000 	.word	0x3ff00000

0800dc00 <__d2b>:
 800dc00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dc04:	460f      	mov	r7, r1
 800dc06:	2101      	movs	r1, #1
 800dc08:	ec59 8b10 	vmov	r8, r9, d0
 800dc0c:	4616      	mov	r6, r2
 800dc0e:	f7ff fc1b 	bl	800d448 <_Balloc>
 800dc12:	4604      	mov	r4, r0
 800dc14:	b930      	cbnz	r0, 800dc24 <__d2b+0x24>
 800dc16:	4602      	mov	r2, r0
 800dc18:	4b23      	ldr	r3, [pc, #140]	@ (800dca8 <__d2b+0xa8>)
 800dc1a:	4824      	ldr	r0, [pc, #144]	@ (800dcac <__d2b+0xac>)
 800dc1c:	f240 310f 	movw	r1, #783	@ 0x30f
 800dc20:	f001 f996 	bl	800ef50 <__assert_func>
 800dc24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dc28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc2c:	b10d      	cbz	r5, 800dc32 <__d2b+0x32>
 800dc2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc32:	9301      	str	r3, [sp, #4]
 800dc34:	f1b8 0300 	subs.w	r3, r8, #0
 800dc38:	d023      	beq.n	800dc82 <__d2b+0x82>
 800dc3a:	4668      	mov	r0, sp
 800dc3c:	9300      	str	r3, [sp, #0]
 800dc3e:	f7ff fd14 	bl	800d66a <__lo0bits>
 800dc42:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dc46:	b1d0      	cbz	r0, 800dc7e <__d2b+0x7e>
 800dc48:	f1c0 0320 	rsb	r3, r0, #32
 800dc4c:	fa02 f303 	lsl.w	r3, r2, r3
 800dc50:	430b      	orrs	r3, r1
 800dc52:	40c2      	lsrs	r2, r0
 800dc54:	6163      	str	r3, [r4, #20]
 800dc56:	9201      	str	r2, [sp, #4]
 800dc58:	9b01      	ldr	r3, [sp, #4]
 800dc5a:	61a3      	str	r3, [r4, #24]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	bf0c      	ite	eq
 800dc60:	2201      	moveq	r2, #1
 800dc62:	2202      	movne	r2, #2
 800dc64:	6122      	str	r2, [r4, #16]
 800dc66:	b1a5      	cbz	r5, 800dc92 <__d2b+0x92>
 800dc68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dc6c:	4405      	add	r5, r0
 800dc6e:	603d      	str	r5, [r7, #0]
 800dc70:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dc74:	6030      	str	r0, [r6, #0]
 800dc76:	4620      	mov	r0, r4
 800dc78:	b003      	add	sp, #12
 800dc7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc7e:	6161      	str	r1, [r4, #20]
 800dc80:	e7ea      	b.n	800dc58 <__d2b+0x58>
 800dc82:	a801      	add	r0, sp, #4
 800dc84:	f7ff fcf1 	bl	800d66a <__lo0bits>
 800dc88:	9b01      	ldr	r3, [sp, #4]
 800dc8a:	6163      	str	r3, [r4, #20]
 800dc8c:	3020      	adds	r0, #32
 800dc8e:	2201      	movs	r2, #1
 800dc90:	e7e8      	b.n	800dc64 <__d2b+0x64>
 800dc92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dc9a:	6038      	str	r0, [r7, #0]
 800dc9c:	6918      	ldr	r0, [r3, #16]
 800dc9e:	f7ff fcc5 	bl	800d62c <__hi0bits>
 800dca2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dca6:	e7e5      	b.n	800dc74 <__d2b+0x74>
 800dca8:	0801158d 	.word	0x0801158d
 800dcac:	0801159e 	.word	0x0801159e

0800dcb0 <__ratio>:
 800dcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcb4:	b085      	sub	sp, #20
 800dcb6:	e9cd 1000 	strd	r1, r0, [sp]
 800dcba:	a902      	add	r1, sp, #8
 800dcbc:	f7ff ff56 	bl	800db6c <__b2d>
 800dcc0:	9800      	ldr	r0, [sp, #0]
 800dcc2:	a903      	add	r1, sp, #12
 800dcc4:	ec55 4b10 	vmov	r4, r5, d0
 800dcc8:	f7ff ff50 	bl	800db6c <__b2d>
 800dccc:	9b01      	ldr	r3, [sp, #4]
 800dcce:	6919      	ldr	r1, [r3, #16]
 800dcd0:	9b00      	ldr	r3, [sp, #0]
 800dcd2:	691b      	ldr	r3, [r3, #16]
 800dcd4:	1ac9      	subs	r1, r1, r3
 800dcd6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800dcda:	1a9b      	subs	r3, r3, r2
 800dcdc:	ec5b ab10 	vmov	sl, fp, d0
 800dce0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	bfce      	itee	gt
 800dce8:	462a      	movgt	r2, r5
 800dcea:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dcee:	465a      	movle	r2, fp
 800dcf0:	462f      	mov	r7, r5
 800dcf2:	46d9      	mov	r9, fp
 800dcf4:	bfcc      	ite	gt
 800dcf6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dcfa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800dcfe:	464b      	mov	r3, r9
 800dd00:	4652      	mov	r2, sl
 800dd02:	4620      	mov	r0, r4
 800dd04:	4639      	mov	r1, r7
 800dd06:	f7f2 fdc9 	bl	800089c <__aeabi_ddiv>
 800dd0a:	ec41 0b10 	vmov	d0, r0, r1
 800dd0e:	b005      	add	sp, #20
 800dd10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dd14 <__copybits>:
 800dd14:	3901      	subs	r1, #1
 800dd16:	b570      	push	{r4, r5, r6, lr}
 800dd18:	1149      	asrs	r1, r1, #5
 800dd1a:	6914      	ldr	r4, [r2, #16]
 800dd1c:	3101      	adds	r1, #1
 800dd1e:	f102 0314 	add.w	r3, r2, #20
 800dd22:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dd26:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dd2a:	1f05      	subs	r5, r0, #4
 800dd2c:	42a3      	cmp	r3, r4
 800dd2e:	d30c      	bcc.n	800dd4a <__copybits+0x36>
 800dd30:	1aa3      	subs	r3, r4, r2
 800dd32:	3b11      	subs	r3, #17
 800dd34:	f023 0303 	bic.w	r3, r3, #3
 800dd38:	3211      	adds	r2, #17
 800dd3a:	42a2      	cmp	r2, r4
 800dd3c:	bf88      	it	hi
 800dd3e:	2300      	movhi	r3, #0
 800dd40:	4418      	add	r0, r3
 800dd42:	2300      	movs	r3, #0
 800dd44:	4288      	cmp	r0, r1
 800dd46:	d305      	bcc.n	800dd54 <__copybits+0x40>
 800dd48:	bd70      	pop	{r4, r5, r6, pc}
 800dd4a:	f853 6b04 	ldr.w	r6, [r3], #4
 800dd4e:	f845 6f04 	str.w	r6, [r5, #4]!
 800dd52:	e7eb      	b.n	800dd2c <__copybits+0x18>
 800dd54:	f840 3b04 	str.w	r3, [r0], #4
 800dd58:	e7f4      	b.n	800dd44 <__copybits+0x30>

0800dd5a <__any_on>:
 800dd5a:	f100 0214 	add.w	r2, r0, #20
 800dd5e:	6900      	ldr	r0, [r0, #16]
 800dd60:	114b      	asrs	r3, r1, #5
 800dd62:	4298      	cmp	r0, r3
 800dd64:	b510      	push	{r4, lr}
 800dd66:	db11      	blt.n	800dd8c <__any_on+0x32>
 800dd68:	dd0a      	ble.n	800dd80 <__any_on+0x26>
 800dd6a:	f011 011f 	ands.w	r1, r1, #31
 800dd6e:	d007      	beq.n	800dd80 <__any_on+0x26>
 800dd70:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dd74:	fa24 f001 	lsr.w	r0, r4, r1
 800dd78:	fa00 f101 	lsl.w	r1, r0, r1
 800dd7c:	428c      	cmp	r4, r1
 800dd7e:	d10b      	bne.n	800dd98 <__any_on+0x3e>
 800dd80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd84:	4293      	cmp	r3, r2
 800dd86:	d803      	bhi.n	800dd90 <__any_on+0x36>
 800dd88:	2000      	movs	r0, #0
 800dd8a:	bd10      	pop	{r4, pc}
 800dd8c:	4603      	mov	r3, r0
 800dd8e:	e7f7      	b.n	800dd80 <__any_on+0x26>
 800dd90:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd94:	2900      	cmp	r1, #0
 800dd96:	d0f5      	beq.n	800dd84 <__any_on+0x2a>
 800dd98:	2001      	movs	r0, #1
 800dd9a:	e7f6      	b.n	800dd8a <__any_on+0x30>

0800dd9c <sulp>:
 800dd9c:	b570      	push	{r4, r5, r6, lr}
 800dd9e:	4604      	mov	r4, r0
 800dda0:	460d      	mov	r5, r1
 800dda2:	ec45 4b10 	vmov	d0, r4, r5
 800dda6:	4616      	mov	r6, r2
 800dda8:	f7ff feba 	bl	800db20 <__ulp>
 800ddac:	ec51 0b10 	vmov	r0, r1, d0
 800ddb0:	b17e      	cbz	r6, 800ddd2 <sulp+0x36>
 800ddb2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ddb6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	dd09      	ble.n	800ddd2 <sulp+0x36>
 800ddbe:	051b      	lsls	r3, r3, #20
 800ddc0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ddc4:	2400      	movs	r4, #0
 800ddc6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ddca:	4622      	mov	r2, r4
 800ddcc:	462b      	mov	r3, r5
 800ddce:	f7f2 fc3b 	bl	8000648 <__aeabi_dmul>
 800ddd2:	ec41 0b10 	vmov	d0, r0, r1
 800ddd6:	bd70      	pop	{r4, r5, r6, pc}

0800ddd8 <_strtod_l>:
 800ddd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dddc:	b09f      	sub	sp, #124	@ 0x7c
 800ddde:	460c      	mov	r4, r1
 800dde0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dde2:	2200      	movs	r2, #0
 800dde4:	921a      	str	r2, [sp, #104]	@ 0x68
 800dde6:	9005      	str	r0, [sp, #20]
 800dde8:	f04f 0a00 	mov.w	sl, #0
 800ddec:	f04f 0b00 	mov.w	fp, #0
 800ddf0:	460a      	mov	r2, r1
 800ddf2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ddf4:	7811      	ldrb	r1, [r2, #0]
 800ddf6:	292b      	cmp	r1, #43	@ 0x2b
 800ddf8:	d04a      	beq.n	800de90 <_strtod_l+0xb8>
 800ddfa:	d838      	bhi.n	800de6e <_strtod_l+0x96>
 800ddfc:	290d      	cmp	r1, #13
 800ddfe:	d832      	bhi.n	800de66 <_strtod_l+0x8e>
 800de00:	2908      	cmp	r1, #8
 800de02:	d832      	bhi.n	800de6a <_strtod_l+0x92>
 800de04:	2900      	cmp	r1, #0
 800de06:	d03b      	beq.n	800de80 <_strtod_l+0xa8>
 800de08:	2200      	movs	r2, #0
 800de0a:	920e      	str	r2, [sp, #56]	@ 0x38
 800de0c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800de0e:	782a      	ldrb	r2, [r5, #0]
 800de10:	2a30      	cmp	r2, #48	@ 0x30
 800de12:	f040 80b2 	bne.w	800df7a <_strtod_l+0x1a2>
 800de16:	786a      	ldrb	r2, [r5, #1]
 800de18:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800de1c:	2a58      	cmp	r2, #88	@ 0x58
 800de1e:	d16e      	bne.n	800defe <_strtod_l+0x126>
 800de20:	9302      	str	r3, [sp, #8]
 800de22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de24:	9301      	str	r3, [sp, #4]
 800de26:	ab1a      	add	r3, sp, #104	@ 0x68
 800de28:	9300      	str	r3, [sp, #0]
 800de2a:	4a8f      	ldr	r2, [pc, #572]	@ (800e068 <_strtod_l+0x290>)
 800de2c:	9805      	ldr	r0, [sp, #20]
 800de2e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800de30:	a919      	add	r1, sp, #100	@ 0x64
 800de32:	f001 f927 	bl	800f084 <__gethex>
 800de36:	f010 060f 	ands.w	r6, r0, #15
 800de3a:	4604      	mov	r4, r0
 800de3c:	d005      	beq.n	800de4a <_strtod_l+0x72>
 800de3e:	2e06      	cmp	r6, #6
 800de40:	d128      	bne.n	800de94 <_strtod_l+0xbc>
 800de42:	3501      	adds	r5, #1
 800de44:	2300      	movs	r3, #0
 800de46:	9519      	str	r5, [sp, #100]	@ 0x64
 800de48:	930e      	str	r3, [sp, #56]	@ 0x38
 800de4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	f040 858e 	bne.w	800e96e <_strtod_l+0xb96>
 800de52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de54:	b1cb      	cbz	r3, 800de8a <_strtod_l+0xb2>
 800de56:	4652      	mov	r2, sl
 800de58:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800de5c:	ec43 2b10 	vmov	d0, r2, r3
 800de60:	b01f      	add	sp, #124	@ 0x7c
 800de62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de66:	2920      	cmp	r1, #32
 800de68:	d1ce      	bne.n	800de08 <_strtod_l+0x30>
 800de6a:	3201      	adds	r2, #1
 800de6c:	e7c1      	b.n	800ddf2 <_strtod_l+0x1a>
 800de6e:	292d      	cmp	r1, #45	@ 0x2d
 800de70:	d1ca      	bne.n	800de08 <_strtod_l+0x30>
 800de72:	2101      	movs	r1, #1
 800de74:	910e      	str	r1, [sp, #56]	@ 0x38
 800de76:	1c51      	adds	r1, r2, #1
 800de78:	9119      	str	r1, [sp, #100]	@ 0x64
 800de7a:	7852      	ldrb	r2, [r2, #1]
 800de7c:	2a00      	cmp	r2, #0
 800de7e:	d1c5      	bne.n	800de0c <_strtod_l+0x34>
 800de80:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800de82:	9419      	str	r4, [sp, #100]	@ 0x64
 800de84:	2b00      	cmp	r3, #0
 800de86:	f040 8570 	bne.w	800e96a <_strtod_l+0xb92>
 800de8a:	4652      	mov	r2, sl
 800de8c:	465b      	mov	r3, fp
 800de8e:	e7e5      	b.n	800de5c <_strtod_l+0x84>
 800de90:	2100      	movs	r1, #0
 800de92:	e7ef      	b.n	800de74 <_strtod_l+0x9c>
 800de94:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800de96:	b13a      	cbz	r2, 800dea8 <_strtod_l+0xd0>
 800de98:	2135      	movs	r1, #53	@ 0x35
 800de9a:	a81c      	add	r0, sp, #112	@ 0x70
 800de9c:	f7ff ff3a 	bl	800dd14 <__copybits>
 800dea0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dea2:	9805      	ldr	r0, [sp, #20]
 800dea4:	f7ff fb10 	bl	800d4c8 <_Bfree>
 800dea8:	3e01      	subs	r6, #1
 800deaa:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800deac:	2e04      	cmp	r6, #4
 800deae:	d806      	bhi.n	800debe <_strtod_l+0xe6>
 800deb0:	e8df f006 	tbb	[pc, r6]
 800deb4:	201d0314 	.word	0x201d0314
 800deb8:	14          	.byte	0x14
 800deb9:	00          	.byte	0x00
 800deba:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800debe:	05e1      	lsls	r1, r4, #23
 800dec0:	bf48      	it	mi
 800dec2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dec6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800deca:	0d1b      	lsrs	r3, r3, #20
 800decc:	051b      	lsls	r3, r3, #20
 800dece:	2b00      	cmp	r3, #0
 800ded0:	d1bb      	bne.n	800de4a <_strtod_l+0x72>
 800ded2:	f7fe fb2d 	bl	800c530 <__errno>
 800ded6:	2322      	movs	r3, #34	@ 0x22
 800ded8:	6003      	str	r3, [r0, #0]
 800deda:	e7b6      	b.n	800de4a <_strtod_l+0x72>
 800dedc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800dee0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dee4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800dee8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800deec:	e7e7      	b.n	800debe <_strtod_l+0xe6>
 800deee:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e070 <_strtod_l+0x298>
 800def2:	e7e4      	b.n	800debe <_strtod_l+0xe6>
 800def4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800def8:	f04f 3aff 	mov.w	sl, #4294967295
 800defc:	e7df      	b.n	800debe <_strtod_l+0xe6>
 800defe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df00:	1c5a      	adds	r2, r3, #1
 800df02:	9219      	str	r2, [sp, #100]	@ 0x64
 800df04:	785b      	ldrb	r3, [r3, #1]
 800df06:	2b30      	cmp	r3, #48	@ 0x30
 800df08:	d0f9      	beq.n	800defe <_strtod_l+0x126>
 800df0a:	2b00      	cmp	r3, #0
 800df0c:	d09d      	beq.n	800de4a <_strtod_l+0x72>
 800df0e:	2301      	movs	r3, #1
 800df10:	2700      	movs	r7, #0
 800df12:	9308      	str	r3, [sp, #32]
 800df14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df16:	930c      	str	r3, [sp, #48]	@ 0x30
 800df18:	970b      	str	r7, [sp, #44]	@ 0x2c
 800df1a:	46b9      	mov	r9, r7
 800df1c:	220a      	movs	r2, #10
 800df1e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800df20:	7805      	ldrb	r5, [r0, #0]
 800df22:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800df26:	b2d9      	uxtb	r1, r3
 800df28:	2909      	cmp	r1, #9
 800df2a:	d928      	bls.n	800df7e <_strtod_l+0x1a6>
 800df2c:	494f      	ldr	r1, [pc, #316]	@ (800e06c <_strtod_l+0x294>)
 800df2e:	2201      	movs	r2, #1
 800df30:	f000 ffd6 	bl	800eee0 <strncmp>
 800df34:	2800      	cmp	r0, #0
 800df36:	d032      	beq.n	800df9e <_strtod_l+0x1c6>
 800df38:	2000      	movs	r0, #0
 800df3a:	462a      	mov	r2, r5
 800df3c:	900a      	str	r0, [sp, #40]	@ 0x28
 800df3e:	464d      	mov	r5, r9
 800df40:	4603      	mov	r3, r0
 800df42:	2a65      	cmp	r2, #101	@ 0x65
 800df44:	d001      	beq.n	800df4a <_strtod_l+0x172>
 800df46:	2a45      	cmp	r2, #69	@ 0x45
 800df48:	d114      	bne.n	800df74 <_strtod_l+0x19c>
 800df4a:	b91d      	cbnz	r5, 800df54 <_strtod_l+0x17c>
 800df4c:	9a08      	ldr	r2, [sp, #32]
 800df4e:	4302      	orrs	r2, r0
 800df50:	d096      	beq.n	800de80 <_strtod_l+0xa8>
 800df52:	2500      	movs	r5, #0
 800df54:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800df56:	1c62      	adds	r2, r4, #1
 800df58:	9219      	str	r2, [sp, #100]	@ 0x64
 800df5a:	7862      	ldrb	r2, [r4, #1]
 800df5c:	2a2b      	cmp	r2, #43	@ 0x2b
 800df5e:	d07a      	beq.n	800e056 <_strtod_l+0x27e>
 800df60:	2a2d      	cmp	r2, #45	@ 0x2d
 800df62:	d07e      	beq.n	800e062 <_strtod_l+0x28a>
 800df64:	f04f 0c00 	mov.w	ip, #0
 800df68:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800df6c:	2909      	cmp	r1, #9
 800df6e:	f240 8085 	bls.w	800e07c <_strtod_l+0x2a4>
 800df72:	9419      	str	r4, [sp, #100]	@ 0x64
 800df74:	f04f 0800 	mov.w	r8, #0
 800df78:	e0a5      	b.n	800e0c6 <_strtod_l+0x2ee>
 800df7a:	2300      	movs	r3, #0
 800df7c:	e7c8      	b.n	800df10 <_strtod_l+0x138>
 800df7e:	f1b9 0f08 	cmp.w	r9, #8
 800df82:	bfd8      	it	le
 800df84:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800df86:	f100 0001 	add.w	r0, r0, #1
 800df8a:	bfda      	itte	le
 800df8c:	fb02 3301 	mlale	r3, r2, r1, r3
 800df90:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800df92:	fb02 3707 	mlagt	r7, r2, r7, r3
 800df96:	f109 0901 	add.w	r9, r9, #1
 800df9a:	9019      	str	r0, [sp, #100]	@ 0x64
 800df9c:	e7bf      	b.n	800df1e <_strtod_l+0x146>
 800df9e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfa0:	1c5a      	adds	r2, r3, #1
 800dfa2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dfa4:	785a      	ldrb	r2, [r3, #1]
 800dfa6:	f1b9 0f00 	cmp.w	r9, #0
 800dfaa:	d03b      	beq.n	800e024 <_strtod_l+0x24c>
 800dfac:	900a      	str	r0, [sp, #40]	@ 0x28
 800dfae:	464d      	mov	r5, r9
 800dfb0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800dfb4:	2b09      	cmp	r3, #9
 800dfb6:	d912      	bls.n	800dfde <_strtod_l+0x206>
 800dfb8:	2301      	movs	r3, #1
 800dfba:	e7c2      	b.n	800df42 <_strtod_l+0x16a>
 800dfbc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfbe:	1c5a      	adds	r2, r3, #1
 800dfc0:	9219      	str	r2, [sp, #100]	@ 0x64
 800dfc2:	785a      	ldrb	r2, [r3, #1]
 800dfc4:	3001      	adds	r0, #1
 800dfc6:	2a30      	cmp	r2, #48	@ 0x30
 800dfc8:	d0f8      	beq.n	800dfbc <_strtod_l+0x1e4>
 800dfca:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800dfce:	2b08      	cmp	r3, #8
 800dfd0:	f200 84d2 	bhi.w	800e978 <_strtod_l+0xba0>
 800dfd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfd6:	900a      	str	r0, [sp, #40]	@ 0x28
 800dfd8:	2000      	movs	r0, #0
 800dfda:	930c      	str	r3, [sp, #48]	@ 0x30
 800dfdc:	4605      	mov	r5, r0
 800dfde:	3a30      	subs	r2, #48	@ 0x30
 800dfe0:	f100 0301 	add.w	r3, r0, #1
 800dfe4:	d018      	beq.n	800e018 <_strtod_l+0x240>
 800dfe6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dfe8:	4419      	add	r1, r3
 800dfea:	910a      	str	r1, [sp, #40]	@ 0x28
 800dfec:	462e      	mov	r6, r5
 800dfee:	f04f 0e0a 	mov.w	lr, #10
 800dff2:	1c71      	adds	r1, r6, #1
 800dff4:	eba1 0c05 	sub.w	ip, r1, r5
 800dff8:	4563      	cmp	r3, ip
 800dffa:	dc15      	bgt.n	800e028 <_strtod_l+0x250>
 800dffc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e000:	182b      	adds	r3, r5, r0
 800e002:	2b08      	cmp	r3, #8
 800e004:	f105 0501 	add.w	r5, r5, #1
 800e008:	4405      	add	r5, r0
 800e00a:	dc1a      	bgt.n	800e042 <_strtod_l+0x26a>
 800e00c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e00e:	230a      	movs	r3, #10
 800e010:	fb03 2301 	mla	r3, r3, r1, r2
 800e014:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e016:	2300      	movs	r3, #0
 800e018:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e01a:	1c51      	adds	r1, r2, #1
 800e01c:	9119      	str	r1, [sp, #100]	@ 0x64
 800e01e:	7852      	ldrb	r2, [r2, #1]
 800e020:	4618      	mov	r0, r3
 800e022:	e7c5      	b.n	800dfb0 <_strtod_l+0x1d8>
 800e024:	4648      	mov	r0, r9
 800e026:	e7ce      	b.n	800dfc6 <_strtod_l+0x1ee>
 800e028:	2e08      	cmp	r6, #8
 800e02a:	dc05      	bgt.n	800e038 <_strtod_l+0x260>
 800e02c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e02e:	fb0e f606 	mul.w	r6, lr, r6
 800e032:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e034:	460e      	mov	r6, r1
 800e036:	e7dc      	b.n	800dff2 <_strtod_l+0x21a>
 800e038:	2910      	cmp	r1, #16
 800e03a:	bfd8      	it	le
 800e03c:	fb0e f707 	mulle.w	r7, lr, r7
 800e040:	e7f8      	b.n	800e034 <_strtod_l+0x25c>
 800e042:	2b0f      	cmp	r3, #15
 800e044:	bfdc      	itt	le
 800e046:	230a      	movle	r3, #10
 800e048:	fb03 2707 	mlale	r7, r3, r7, r2
 800e04c:	e7e3      	b.n	800e016 <_strtod_l+0x23e>
 800e04e:	2300      	movs	r3, #0
 800e050:	930a      	str	r3, [sp, #40]	@ 0x28
 800e052:	2301      	movs	r3, #1
 800e054:	e77a      	b.n	800df4c <_strtod_l+0x174>
 800e056:	f04f 0c00 	mov.w	ip, #0
 800e05a:	1ca2      	adds	r2, r4, #2
 800e05c:	9219      	str	r2, [sp, #100]	@ 0x64
 800e05e:	78a2      	ldrb	r2, [r4, #2]
 800e060:	e782      	b.n	800df68 <_strtod_l+0x190>
 800e062:	f04f 0c01 	mov.w	ip, #1
 800e066:	e7f8      	b.n	800e05a <_strtod_l+0x282>
 800e068:	080117c4 	.word	0x080117c4
 800e06c:	080115f7 	.word	0x080115f7
 800e070:	7ff00000 	.word	0x7ff00000
 800e074:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e076:	1c51      	adds	r1, r2, #1
 800e078:	9119      	str	r1, [sp, #100]	@ 0x64
 800e07a:	7852      	ldrb	r2, [r2, #1]
 800e07c:	2a30      	cmp	r2, #48	@ 0x30
 800e07e:	d0f9      	beq.n	800e074 <_strtod_l+0x29c>
 800e080:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e084:	2908      	cmp	r1, #8
 800e086:	f63f af75 	bhi.w	800df74 <_strtod_l+0x19c>
 800e08a:	3a30      	subs	r2, #48	@ 0x30
 800e08c:	9209      	str	r2, [sp, #36]	@ 0x24
 800e08e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e090:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e092:	f04f 080a 	mov.w	r8, #10
 800e096:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e098:	1c56      	adds	r6, r2, #1
 800e09a:	9619      	str	r6, [sp, #100]	@ 0x64
 800e09c:	7852      	ldrb	r2, [r2, #1]
 800e09e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e0a2:	f1be 0f09 	cmp.w	lr, #9
 800e0a6:	d939      	bls.n	800e11c <_strtod_l+0x344>
 800e0a8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e0aa:	1a76      	subs	r6, r6, r1
 800e0ac:	2e08      	cmp	r6, #8
 800e0ae:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e0b2:	dc03      	bgt.n	800e0bc <_strtod_l+0x2e4>
 800e0b4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e0b6:	4588      	cmp	r8, r1
 800e0b8:	bfa8      	it	ge
 800e0ba:	4688      	movge	r8, r1
 800e0bc:	f1bc 0f00 	cmp.w	ip, #0
 800e0c0:	d001      	beq.n	800e0c6 <_strtod_l+0x2ee>
 800e0c2:	f1c8 0800 	rsb	r8, r8, #0
 800e0c6:	2d00      	cmp	r5, #0
 800e0c8:	d14e      	bne.n	800e168 <_strtod_l+0x390>
 800e0ca:	9908      	ldr	r1, [sp, #32]
 800e0cc:	4308      	orrs	r0, r1
 800e0ce:	f47f aebc 	bne.w	800de4a <_strtod_l+0x72>
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	f47f aed4 	bne.w	800de80 <_strtod_l+0xa8>
 800e0d8:	2a69      	cmp	r2, #105	@ 0x69
 800e0da:	d028      	beq.n	800e12e <_strtod_l+0x356>
 800e0dc:	dc25      	bgt.n	800e12a <_strtod_l+0x352>
 800e0de:	2a49      	cmp	r2, #73	@ 0x49
 800e0e0:	d025      	beq.n	800e12e <_strtod_l+0x356>
 800e0e2:	2a4e      	cmp	r2, #78	@ 0x4e
 800e0e4:	f47f aecc 	bne.w	800de80 <_strtod_l+0xa8>
 800e0e8:	499a      	ldr	r1, [pc, #616]	@ (800e354 <_strtod_l+0x57c>)
 800e0ea:	a819      	add	r0, sp, #100	@ 0x64
 800e0ec:	f001 f9ec 	bl	800f4c8 <__match>
 800e0f0:	2800      	cmp	r0, #0
 800e0f2:	f43f aec5 	beq.w	800de80 <_strtod_l+0xa8>
 800e0f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	2b28      	cmp	r3, #40	@ 0x28
 800e0fc:	d12e      	bne.n	800e15c <_strtod_l+0x384>
 800e0fe:	4996      	ldr	r1, [pc, #600]	@ (800e358 <_strtod_l+0x580>)
 800e100:	aa1c      	add	r2, sp, #112	@ 0x70
 800e102:	a819      	add	r0, sp, #100	@ 0x64
 800e104:	f001 f9f4 	bl	800f4f0 <__hexnan>
 800e108:	2805      	cmp	r0, #5
 800e10a:	d127      	bne.n	800e15c <_strtod_l+0x384>
 800e10c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e10e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e112:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e116:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e11a:	e696      	b.n	800de4a <_strtod_l+0x72>
 800e11c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e11e:	fb08 2101 	mla	r1, r8, r1, r2
 800e122:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e126:	9209      	str	r2, [sp, #36]	@ 0x24
 800e128:	e7b5      	b.n	800e096 <_strtod_l+0x2be>
 800e12a:	2a6e      	cmp	r2, #110	@ 0x6e
 800e12c:	e7da      	b.n	800e0e4 <_strtod_l+0x30c>
 800e12e:	498b      	ldr	r1, [pc, #556]	@ (800e35c <_strtod_l+0x584>)
 800e130:	a819      	add	r0, sp, #100	@ 0x64
 800e132:	f001 f9c9 	bl	800f4c8 <__match>
 800e136:	2800      	cmp	r0, #0
 800e138:	f43f aea2 	beq.w	800de80 <_strtod_l+0xa8>
 800e13c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e13e:	4988      	ldr	r1, [pc, #544]	@ (800e360 <_strtod_l+0x588>)
 800e140:	3b01      	subs	r3, #1
 800e142:	a819      	add	r0, sp, #100	@ 0x64
 800e144:	9319      	str	r3, [sp, #100]	@ 0x64
 800e146:	f001 f9bf 	bl	800f4c8 <__match>
 800e14a:	b910      	cbnz	r0, 800e152 <_strtod_l+0x37a>
 800e14c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e14e:	3301      	adds	r3, #1
 800e150:	9319      	str	r3, [sp, #100]	@ 0x64
 800e152:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e370 <_strtod_l+0x598>
 800e156:	f04f 0a00 	mov.w	sl, #0
 800e15a:	e676      	b.n	800de4a <_strtod_l+0x72>
 800e15c:	4881      	ldr	r0, [pc, #516]	@ (800e364 <_strtod_l+0x58c>)
 800e15e:	f000 feef 	bl	800ef40 <nan>
 800e162:	ec5b ab10 	vmov	sl, fp, d0
 800e166:	e670      	b.n	800de4a <_strtod_l+0x72>
 800e168:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e16a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e16c:	eba8 0303 	sub.w	r3, r8, r3
 800e170:	f1b9 0f00 	cmp.w	r9, #0
 800e174:	bf08      	it	eq
 800e176:	46a9      	moveq	r9, r5
 800e178:	2d10      	cmp	r5, #16
 800e17a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e17c:	462c      	mov	r4, r5
 800e17e:	bfa8      	it	ge
 800e180:	2410      	movge	r4, #16
 800e182:	f7f2 f9e7 	bl	8000554 <__aeabi_ui2d>
 800e186:	2d09      	cmp	r5, #9
 800e188:	4682      	mov	sl, r0
 800e18a:	468b      	mov	fp, r1
 800e18c:	dc13      	bgt.n	800e1b6 <_strtod_l+0x3de>
 800e18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e190:	2b00      	cmp	r3, #0
 800e192:	f43f ae5a 	beq.w	800de4a <_strtod_l+0x72>
 800e196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e198:	dd78      	ble.n	800e28c <_strtod_l+0x4b4>
 800e19a:	2b16      	cmp	r3, #22
 800e19c:	dc5f      	bgt.n	800e25e <_strtod_l+0x486>
 800e19e:	4972      	ldr	r1, [pc, #456]	@ (800e368 <_strtod_l+0x590>)
 800e1a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e1a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1a8:	4652      	mov	r2, sl
 800e1aa:	465b      	mov	r3, fp
 800e1ac:	f7f2 fa4c 	bl	8000648 <__aeabi_dmul>
 800e1b0:	4682      	mov	sl, r0
 800e1b2:	468b      	mov	fp, r1
 800e1b4:	e649      	b.n	800de4a <_strtod_l+0x72>
 800e1b6:	4b6c      	ldr	r3, [pc, #432]	@ (800e368 <_strtod_l+0x590>)
 800e1b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e1bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e1c0:	f7f2 fa42 	bl	8000648 <__aeabi_dmul>
 800e1c4:	4682      	mov	sl, r0
 800e1c6:	4638      	mov	r0, r7
 800e1c8:	468b      	mov	fp, r1
 800e1ca:	f7f2 f9c3 	bl	8000554 <__aeabi_ui2d>
 800e1ce:	4602      	mov	r2, r0
 800e1d0:	460b      	mov	r3, r1
 800e1d2:	4650      	mov	r0, sl
 800e1d4:	4659      	mov	r1, fp
 800e1d6:	f7f2 f881 	bl	80002dc <__adddf3>
 800e1da:	2d0f      	cmp	r5, #15
 800e1dc:	4682      	mov	sl, r0
 800e1de:	468b      	mov	fp, r1
 800e1e0:	ddd5      	ble.n	800e18e <_strtod_l+0x3b6>
 800e1e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e1e4:	1b2c      	subs	r4, r5, r4
 800e1e6:	441c      	add	r4, r3
 800e1e8:	2c00      	cmp	r4, #0
 800e1ea:	f340 8093 	ble.w	800e314 <_strtod_l+0x53c>
 800e1ee:	f014 030f 	ands.w	r3, r4, #15
 800e1f2:	d00a      	beq.n	800e20a <_strtod_l+0x432>
 800e1f4:	495c      	ldr	r1, [pc, #368]	@ (800e368 <_strtod_l+0x590>)
 800e1f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e1fa:	4652      	mov	r2, sl
 800e1fc:	465b      	mov	r3, fp
 800e1fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e202:	f7f2 fa21 	bl	8000648 <__aeabi_dmul>
 800e206:	4682      	mov	sl, r0
 800e208:	468b      	mov	fp, r1
 800e20a:	f034 040f 	bics.w	r4, r4, #15
 800e20e:	d073      	beq.n	800e2f8 <_strtod_l+0x520>
 800e210:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e214:	dd49      	ble.n	800e2aa <_strtod_l+0x4d2>
 800e216:	2400      	movs	r4, #0
 800e218:	46a0      	mov	r8, r4
 800e21a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e21c:	46a1      	mov	r9, r4
 800e21e:	9a05      	ldr	r2, [sp, #20]
 800e220:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e370 <_strtod_l+0x598>
 800e224:	2322      	movs	r3, #34	@ 0x22
 800e226:	6013      	str	r3, [r2, #0]
 800e228:	f04f 0a00 	mov.w	sl, #0
 800e22c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e22e:	2b00      	cmp	r3, #0
 800e230:	f43f ae0b 	beq.w	800de4a <_strtod_l+0x72>
 800e234:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e236:	9805      	ldr	r0, [sp, #20]
 800e238:	f7ff f946 	bl	800d4c8 <_Bfree>
 800e23c:	9805      	ldr	r0, [sp, #20]
 800e23e:	4649      	mov	r1, r9
 800e240:	f7ff f942 	bl	800d4c8 <_Bfree>
 800e244:	9805      	ldr	r0, [sp, #20]
 800e246:	4641      	mov	r1, r8
 800e248:	f7ff f93e 	bl	800d4c8 <_Bfree>
 800e24c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e24e:	9805      	ldr	r0, [sp, #20]
 800e250:	f7ff f93a 	bl	800d4c8 <_Bfree>
 800e254:	9805      	ldr	r0, [sp, #20]
 800e256:	4621      	mov	r1, r4
 800e258:	f7ff f936 	bl	800d4c8 <_Bfree>
 800e25c:	e5f5      	b.n	800de4a <_strtod_l+0x72>
 800e25e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e260:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e264:	4293      	cmp	r3, r2
 800e266:	dbbc      	blt.n	800e1e2 <_strtod_l+0x40a>
 800e268:	4c3f      	ldr	r4, [pc, #252]	@ (800e368 <_strtod_l+0x590>)
 800e26a:	f1c5 050f 	rsb	r5, r5, #15
 800e26e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e272:	4652      	mov	r2, sl
 800e274:	465b      	mov	r3, fp
 800e276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e27a:	f7f2 f9e5 	bl	8000648 <__aeabi_dmul>
 800e27e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e280:	1b5d      	subs	r5, r3, r5
 800e282:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e286:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e28a:	e78f      	b.n	800e1ac <_strtod_l+0x3d4>
 800e28c:	3316      	adds	r3, #22
 800e28e:	dba8      	blt.n	800e1e2 <_strtod_l+0x40a>
 800e290:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e292:	eba3 0808 	sub.w	r8, r3, r8
 800e296:	4b34      	ldr	r3, [pc, #208]	@ (800e368 <_strtod_l+0x590>)
 800e298:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e29c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e2a0:	4650      	mov	r0, sl
 800e2a2:	4659      	mov	r1, fp
 800e2a4:	f7f2 fafa 	bl	800089c <__aeabi_ddiv>
 800e2a8:	e782      	b.n	800e1b0 <_strtod_l+0x3d8>
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	4f2f      	ldr	r7, [pc, #188]	@ (800e36c <_strtod_l+0x594>)
 800e2ae:	1124      	asrs	r4, r4, #4
 800e2b0:	4650      	mov	r0, sl
 800e2b2:	4659      	mov	r1, fp
 800e2b4:	461e      	mov	r6, r3
 800e2b6:	2c01      	cmp	r4, #1
 800e2b8:	dc21      	bgt.n	800e2fe <_strtod_l+0x526>
 800e2ba:	b10b      	cbz	r3, 800e2c0 <_strtod_l+0x4e8>
 800e2bc:	4682      	mov	sl, r0
 800e2be:	468b      	mov	fp, r1
 800e2c0:	492a      	ldr	r1, [pc, #168]	@ (800e36c <_strtod_l+0x594>)
 800e2c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e2c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e2ca:	4652      	mov	r2, sl
 800e2cc:	465b      	mov	r3, fp
 800e2ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2d2:	f7f2 f9b9 	bl	8000648 <__aeabi_dmul>
 800e2d6:	4b26      	ldr	r3, [pc, #152]	@ (800e370 <_strtod_l+0x598>)
 800e2d8:	460a      	mov	r2, r1
 800e2da:	400b      	ands	r3, r1
 800e2dc:	4925      	ldr	r1, [pc, #148]	@ (800e374 <_strtod_l+0x59c>)
 800e2de:	428b      	cmp	r3, r1
 800e2e0:	4682      	mov	sl, r0
 800e2e2:	d898      	bhi.n	800e216 <_strtod_l+0x43e>
 800e2e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e2e8:	428b      	cmp	r3, r1
 800e2ea:	bf86      	itte	hi
 800e2ec:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e378 <_strtod_l+0x5a0>
 800e2f0:	f04f 3aff 	movhi.w	sl, #4294967295
 800e2f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	9308      	str	r3, [sp, #32]
 800e2fc:	e076      	b.n	800e3ec <_strtod_l+0x614>
 800e2fe:	07e2      	lsls	r2, r4, #31
 800e300:	d504      	bpl.n	800e30c <_strtod_l+0x534>
 800e302:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e306:	f7f2 f99f 	bl	8000648 <__aeabi_dmul>
 800e30a:	2301      	movs	r3, #1
 800e30c:	3601      	adds	r6, #1
 800e30e:	1064      	asrs	r4, r4, #1
 800e310:	3708      	adds	r7, #8
 800e312:	e7d0      	b.n	800e2b6 <_strtod_l+0x4de>
 800e314:	d0f0      	beq.n	800e2f8 <_strtod_l+0x520>
 800e316:	4264      	negs	r4, r4
 800e318:	f014 020f 	ands.w	r2, r4, #15
 800e31c:	d00a      	beq.n	800e334 <_strtod_l+0x55c>
 800e31e:	4b12      	ldr	r3, [pc, #72]	@ (800e368 <_strtod_l+0x590>)
 800e320:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e324:	4650      	mov	r0, sl
 800e326:	4659      	mov	r1, fp
 800e328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e32c:	f7f2 fab6 	bl	800089c <__aeabi_ddiv>
 800e330:	4682      	mov	sl, r0
 800e332:	468b      	mov	fp, r1
 800e334:	1124      	asrs	r4, r4, #4
 800e336:	d0df      	beq.n	800e2f8 <_strtod_l+0x520>
 800e338:	2c1f      	cmp	r4, #31
 800e33a:	dd1f      	ble.n	800e37c <_strtod_l+0x5a4>
 800e33c:	2400      	movs	r4, #0
 800e33e:	46a0      	mov	r8, r4
 800e340:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e342:	46a1      	mov	r9, r4
 800e344:	9a05      	ldr	r2, [sp, #20]
 800e346:	2322      	movs	r3, #34	@ 0x22
 800e348:	f04f 0a00 	mov.w	sl, #0
 800e34c:	f04f 0b00 	mov.w	fp, #0
 800e350:	6013      	str	r3, [r2, #0]
 800e352:	e76b      	b.n	800e22c <_strtod_l+0x454>
 800e354:	080114e5 	.word	0x080114e5
 800e358:	080117b0 	.word	0x080117b0
 800e35c:	080114dd 	.word	0x080114dd
 800e360:	08011514 	.word	0x08011514
 800e364:	0801164d 	.word	0x0801164d
 800e368:	080116e8 	.word	0x080116e8
 800e36c:	080116c0 	.word	0x080116c0
 800e370:	7ff00000 	.word	0x7ff00000
 800e374:	7ca00000 	.word	0x7ca00000
 800e378:	7fefffff 	.word	0x7fefffff
 800e37c:	f014 0310 	ands.w	r3, r4, #16
 800e380:	bf18      	it	ne
 800e382:	236a      	movne	r3, #106	@ 0x6a
 800e384:	4ea9      	ldr	r6, [pc, #676]	@ (800e62c <_strtod_l+0x854>)
 800e386:	9308      	str	r3, [sp, #32]
 800e388:	4650      	mov	r0, sl
 800e38a:	4659      	mov	r1, fp
 800e38c:	2300      	movs	r3, #0
 800e38e:	07e7      	lsls	r7, r4, #31
 800e390:	d504      	bpl.n	800e39c <_strtod_l+0x5c4>
 800e392:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e396:	f7f2 f957 	bl	8000648 <__aeabi_dmul>
 800e39a:	2301      	movs	r3, #1
 800e39c:	1064      	asrs	r4, r4, #1
 800e39e:	f106 0608 	add.w	r6, r6, #8
 800e3a2:	d1f4      	bne.n	800e38e <_strtod_l+0x5b6>
 800e3a4:	b10b      	cbz	r3, 800e3aa <_strtod_l+0x5d2>
 800e3a6:	4682      	mov	sl, r0
 800e3a8:	468b      	mov	fp, r1
 800e3aa:	9b08      	ldr	r3, [sp, #32]
 800e3ac:	b1b3      	cbz	r3, 800e3dc <_strtod_l+0x604>
 800e3ae:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e3b2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	4659      	mov	r1, fp
 800e3ba:	dd0f      	ble.n	800e3dc <_strtod_l+0x604>
 800e3bc:	2b1f      	cmp	r3, #31
 800e3be:	dd56      	ble.n	800e46e <_strtod_l+0x696>
 800e3c0:	2b34      	cmp	r3, #52	@ 0x34
 800e3c2:	bfde      	ittt	le
 800e3c4:	f04f 33ff 	movle.w	r3, #4294967295
 800e3c8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e3cc:	4093      	lslle	r3, r2
 800e3ce:	f04f 0a00 	mov.w	sl, #0
 800e3d2:	bfcc      	ite	gt
 800e3d4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e3d8:	ea03 0b01 	andle.w	fp, r3, r1
 800e3dc:	2200      	movs	r2, #0
 800e3de:	2300      	movs	r3, #0
 800e3e0:	4650      	mov	r0, sl
 800e3e2:	4659      	mov	r1, fp
 800e3e4:	f7f2 fb98 	bl	8000b18 <__aeabi_dcmpeq>
 800e3e8:	2800      	cmp	r0, #0
 800e3ea:	d1a7      	bne.n	800e33c <_strtod_l+0x564>
 800e3ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3ee:	9300      	str	r3, [sp, #0]
 800e3f0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e3f2:	9805      	ldr	r0, [sp, #20]
 800e3f4:	462b      	mov	r3, r5
 800e3f6:	464a      	mov	r2, r9
 800e3f8:	f7ff f8ce 	bl	800d598 <__s2b>
 800e3fc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e3fe:	2800      	cmp	r0, #0
 800e400:	f43f af09 	beq.w	800e216 <_strtod_l+0x43e>
 800e404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e406:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e408:	2a00      	cmp	r2, #0
 800e40a:	eba3 0308 	sub.w	r3, r3, r8
 800e40e:	bfa8      	it	ge
 800e410:	2300      	movge	r3, #0
 800e412:	9312      	str	r3, [sp, #72]	@ 0x48
 800e414:	2400      	movs	r4, #0
 800e416:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e41a:	9316      	str	r3, [sp, #88]	@ 0x58
 800e41c:	46a0      	mov	r8, r4
 800e41e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e420:	9805      	ldr	r0, [sp, #20]
 800e422:	6859      	ldr	r1, [r3, #4]
 800e424:	f7ff f810 	bl	800d448 <_Balloc>
 800e428:	4681      	mov	r9, r0
 800e42a:	2800      	cmp	r0, #0
 800e42c:	f43f aef7 	beq.w	800e21e <_strtod_l+0x446>
 800e430:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e432:	691a      	ldr	r2, [r3, #16]
 800e434:	3202      	adds	r2, #2
 800e436:	f103 010c 	add.w	r1, r3, #12
 800e43a:	0092      	lsls	r2, r2, #2
 800e43c:	300c      	adds	r0, #12
 800e43e:	f000 fd71 	bl	800ef24 <memcpy>
 800e442:	ec4b ab10 	vmov	d0, sl, fp
 800e446:	9805      	ldr	r0, [sp, #20]
 800e448:	aa1c      	add	r2, sp, #112	@ 0x70
 800e44a:	a91b      	add	r1, sp, #108	@ 0x6c
 800e44c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e450:	f7ff fbd6 	bl	800dc00 <__d2b>
 800e454:	901a      	str	r0, [sp, #104]	@ 0x68
 800e456:	2800      	cmp	r0, #0
 800e458:	f43f aee1 	beq.w	800e21e <_strtod_l+0x446>
 800e45c:	9805      	ldr	r0, [sp, #20]
 800e45e:	2101      	movs	r1, #1
 800e460:	f7ff f930 	bl	800d6c4 <__i2b>
 800e464:	4680      	mov	r8, r0
 800e466:	b948      	cbnz	r0, 800e47c <_strtod_l+0x6a4>
 800e468:	f04f 0800 	mov.w	r8, #0
 800e46c:	e6d7      	b.n	800e21e <_strtod_l+0x446>
 800e46e:	f04f 32ff 	mov.w	r2, #4294967295
 800e472:	fa02 f303 	lsl.w	r3, r2, r3
 800e476:	ea03 0a0a 	and.w	sl, r3, sl
 800e47a:	e7af      	b.n	800e3dc <_strtod_l+0x604>
 800e47c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e47e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e480:	2d00      	cmp	r5, #0
 800e482:	bfab      	itete	ge
 800e484:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e486:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e488:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e48a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e48c:	bfac      	ite	ge
 800e48e:	18ef      	addge	r7, r5, r3
 800e490:	1b5e      	sublt	r6, r3, r5
 800e492:	9b08      	ldr	r3, [sp, #32]
 800e494:	1aed      	subs	r5, r5, r3
 800e496:	4415      	add	r5, r2
 800e498:	4b65      	ldr	r3, [pc, #404]	@ (800e630 <_strtod_l+0x858>)
 800e49a:	3d01      	subs	r5, #1
 800e49c:	429d      	cmp	r5, r3
 800e49e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e4a2:	da50      	bge.n	800e546 <_strtod_l+0x76e>
 800e4a4:	1b5b      	subs	r3, r3, r5
 800e4a6:	2b1f      	cmp	r3, #31
 800e4a8:	eba2 0203 	sub.w	r2, r2, r3
 800e4ac:	f04f 0101 	mov.w	r1, #1
 800e4b0:	dc3d      	bgt.n	800e52e <_strtod_l+0x756>
 800e4b2:	fa01 f303 	lsl.w	r3, r1, r3
 800e4b6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e4b8:	2300      	movs	r3, #0
 800e4ba:	9310      	str	r3, [sp, #64]	@ 0x40
 800e4bc:	18bd      	adds	r5, r7, r2
 800e4be:	9b08      	ldr	r3, [sp, #32]
 800e4c0:	42af      	cmp	r7, r5
 800e4c2:	4416      	add	r6, r2
 800e4c4:	441e      	add	r6, r3
 800e4c6:	463b      	mov	r3, r7
 800e4c8:	bfa8      	it	ge
 800e4ca:	462b      	movge	r3, r5
 800e4cc:	42b3      	cmp	r3, r6
 800e4ce:	bfa8      	it	ge
 800e4d0:	4633      	movge	r3, r6
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	bfc2      	ittt	gt
 800e4d6:	1aed      	subgt	r5, r5, r3
 800e4d8:	1af6      	subgt	r6, r6, r3
 800e4da:	1aff      	subgt	r7, r7, r3
 800e4dc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	dd16      	ble.n	800e510 <_strtod_l+0x738>
 800e4e2:	4641      	mov	r1, r8
 800e4e4:	9805      	ldr	r0, [sp, #20]
 800e4e6:	461a      	mov	r2, r3
 800e4e8:	f7ff f9a4 	bl	800d834 <__pow5mult>
 800e4ec:	4680      	mov	r8, r0
 800e4ee:	2800      	cmp	r0, #0
 800e4f0:	d0ba      	beq.n	800e468 <_strtod_l+0x690>
 800e4f2:	4601      	mov	r1, r0
 800e4f4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e4f6:	9805      	ldr	r0, [sp, #20]
 800e4f8:	f7ff f8fa 	bl	800d6f0 <__multiply>
 800e4fc:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4fe:	2800      	cmp	r0, #0
 800e500:	f43f ae8d 	beq.w	800e21e <_strtod_l+0x446>
 800e504:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e506:	9805      	ldr	r0, [sp, #20]
 800e508:	f7fe ffde 	bl	800d4c8 <_Bfree>
 800e50c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e50e:	931a      	str	r3, [sp, #104]	@ 0x68
 800e510:	2d00      	cmp	r5, #0
 800e512:	dc1d      	bgt.n	800e550 <_strtod_l+0x778>
 800e514:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e516:	2b00      	cmp	r3, #0
 800e518:	dd23      	ble.n	800e562 <_strtod_l+0x78a>
 800e51a:	4649      	mov	r1, r9
 800e51c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e51e:	9805      	ldr	r0, [sp, #20]
 800e520:	f7ff f988 	bl	800d834 <__pow5mult>
 800e524:	4681      	mov	r9, r0
 800e526:	b9e0      	cbnz	r0, 800e562 <_strtod_l+0x78a>
 800e528:	f04f 0900 	mov.w	r9, #0
 800e52c:	e677      	b.n	800e21e <_strtod_l+0x446>
 800e52e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e532:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e536:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e53a:	35e2      	adds	r5, #226	@ 0xe2
 800e53c:	fa01 f305 	lsl.w	r3, r1, r5
 800e540:	9310      	str	r3, [sp, #64]	@ 0x40
 800e542:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e544:	e7ba      	b.n	800e4bc <_strtod_l+0x6e4>
 800e546:	2300      	movs	r3, #0
 800e548:	9310      	str	r3, [sp, #64]	@ 0x40
 800e54a:	2301      	movs	r3, #1
 800e54c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e54e:	e7b5      	b.n	800e4bc <_strtod_l+0x6e4>
 800e550:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e552:	9805      	ldr	r0, [sp, #20]
 800e554:	462a      	mov	r2, r5
 800e556:	f7ff f9c7 	bl	800d8e8 <__lshift>
 800e55a:	901a      	str	r0, [sp, #104]	@ 0x68
 800e55c:	2800      	cmp	r0, #0
 800e55e:	d1d9      	bne.n	800e514 <_strtod_l+0x73c>
 800e560:	e65d      	b.n	800e21e <_strtod_l+0x446>
 800e562:	2e00      	cmp	r6, #0
 800e564:	dd07      	ble.n	800e576 <_strtod_l+0x79e>
 800e566:	4649      	mov	r1, r9
 800e568:	9805      	ldr	r0, [sp, #20]
 800e56a:	4632      	mov	r2, r6
 800e56c:	f7ff f9bc 	bl	800d8e8 <__lshift>
 800e570:	4681      	mov	r9, r0
 800e572:	2800      	cmp	r0, #0
 800e574:	d0d8      	beq.n	800e528 <_strtod_l+0x750>
 800e576:	2f00      	cmp	r7, #0
 800e578:	dd08      	ble.n	800e58c <_strtod_l+0x7b4>
 800e57a:	4641      	mov	r1, r8
 800e57c:	9805      	ldr	r0, [sp, #20]
 800e57e:	463a      	mov	r2, r7
 800e580:	f7ff f9b2 	bl	800d8e8 <__lshift>
 800e584:	4680      	mov	r8, r0
 800e586:	2800      	cmp	r0, #0
 800e588:	f43f ae49 	beq.w	800e21e <_strtod_l+0x446>
 800e58c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e58e:	9805      	ldr	r0, [sp, #20]
 800e590:	464a      	mov	r2, r9
 800e592:	f7ff fa31 	bl	800d9f8 <__mdiff>
 800e596:	4604      	mov	r4, r0
 800e598:	2800      	cmp	r0, #0
 800e59a:	f43f ae40 	beq.w	800e21e <_strtod_l+0x446>
 800e59e:	68c3      	ldr	r3, [r0, #12]
 800e5a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	60c3      	str	r3, [r0, #12]
 800e5a6:	4641      	mov	r1, r8
 800e5a8:	f7ff fa0a 	bl	800d9c0 <__mcmp>
 800e5ac:	2800      	cmp	r0, #0
 800e5ae:	da45      	bge.n	800e63c <_strtod_l+0x864>
 800e5b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5b2:	ea53 030a 	orrs.w	r3, r3, sl
 800e5b6:	d16b      	bne.n	800e690 <_strtod_l+0x8b8>
 800e5b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d167      	bne.n	800e690 <_strtod_l+0x8b8>
 800e5c0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e5c4:	0d1b      	lsrs	r3, r3, #20
 800e5c6:	051b      	lsls	r3, r3, #20
 800e5c8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e5cc:	d960      	bls.n	800e690 <_strtod_l+0x8b8>
 800e5ce:	6963      	ldr	r3, [r4, #20]
 800e5d0:	b913      	cbnz	r3, 800e5d8 <_strtod_l+0x800>
 800e5d2:	6923      	ldr	r3, [r4, #16]
 800e5d4:	2b01      	cmp	r3, #1
 800e5d6:	dd5b      	ble.n	800e690 <_strtod_l+0x8b8>
 800e5d8:	4621      	mov	r1, r4
 800e5da:	2201      	movs	r2, #1
 800e5dc:	9805      	ldr	r0, [sp, #20]
 800e5de:	f7ff f983 	bl	800d8e8 <__lshift>
 800e5e2:	4641      	mov	r1, r8
 800e5e4:	4604      	mov	r4, r0
 800e5e6:	f7ff f9eb 	bl	800d9c0 <__mcmp>
 800e5ea:	2800      	cmp	r0, #0
 800e5ec:	dd50      	ble.n	800e690 <_strtod_l+0x8b8>
 800e5ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e5f2:	9a08      	ldr	r2, [sp, #32]
 800e5f4:	0d1b      	lsrs	r3, r3, #20
 800e5f6:	051b      	lsls	r3, r3, #20
 800e5f8:	2a00      	cmp	r2, #0
 800e5fa:	d06a      	beq.n	800e6d2 <_strtod_l+0x8fa>
 800e5fc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e600:	d867      	bhi.n	800e6d2 <_strtod_l+0x8fa>
 800e602:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e606:	f67f ae9d 	bls.w	800e344 <_strtod_l+0x56c>
 800e60a:	4b0a      	ldr	r3, [pc, #40]	@ (800e634 <_strtod_l+0x85c>)
 800e60c:	4650      	mov	r0, sl
 800e60e:	4659      	mov	r1, fp
 800e610:	2200      	movs	r2, #0
 800e612:	f7f2 f819 	bl	8000648 <__aeabi_dmul>
 800e616:	4b08      	ldr	r3, [pc, #32]	@ (800e638 <_strtod_l+0x860>)
 800e618:	400b      	ands	r3, r1
 800e61a:	4682      	mov	sl, r0
 800e61c:	468b      	mov	fp, r1
 800e61e:	2b00      	cmp	r3, #0
 800e620:	f47f ae08 	bne.w	800e234 <_strtod_l+0x45c>
 800e624:	9a05      	ldr	r2, [sp, #20]
 800e626:	2322      	movs	r3, #34	@ 0x22
 800e628:	6013      	str	r3, [r2, #0]
 800e62a:	e603      	b.n	800e234 <_strtod_l+0x45c>
 800e62c:	080117d8 	.word	0x080117d8
 800e630:	fffffc02 	.word	0xfffffc02
 800e634:	39500000 	.word	0x39500000
 800e638:	7ff00000 	.word	0x7ff00000
 800e63c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e640:	d165      	bne.n	800e70e <_strtod_l+0x936>
 800e642:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e644:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e648:	b35a      	cbz	r2, 800e6a2 <_strtod_l+0x8ca>
 800e64a:	4a9f      	ldr	r2, [pc, #636]	@ (800e8c8 <_strtod_l+0xaf0>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d12b      	bne.n	800e6a8 <_strtod_l+0x8d0>
 800e650:	9b08      	ldr	r3, [sp, #32]
 800e652:	4651      	mov	r1, sl
 800e654:	b303      	cbz	r3, 800e698 <_strtod_l+0x8c0>
 800e656:	4b9d      	ldr	r3, [pc, #628]	@ (800e8cc <_strtod_l+0xaf4>)
 800e658:	465a      	mov	r2, fp
 800e65a:	4013      	ands	r3, r2
 800e65c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e660:	f04f 32ff 	mov.w	r2, #4294967295
 800e664:	d81b      	bhi.n	800e69e <_strtod_l+0x8c6>
 800e666:	0d1b      	lsrs	r3, r3, #20
 800e668:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e66c:	fa02 f303 	lsl.w	r3, r2, r3
 800e670:	4299      	cmp	r1, r3
 800e672:	d119      	bne.n	800e6a8 <_strtod_l+0x8d0>
 800e674:	4b96      	ldr	r3, [pc, #600]	@ (800e8d0 <_strtod_l+0xaf8>)
 800e676:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e678:	429a      	cmp	r2, r3
 800e67a:	d102      	bne.n	800e682 <_strtod_l+0x8aa>
 800e67c:	3101      	adds	r1, #1
 800e67e:	f43f adce 	beq.w	800e21e <_strtod_l+0x446>
 800e682:	4b92      	ldr	r3, [pc, #584]	@ (800e8cc <_strtod_l+0xaf4>)
 800e684:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e686:	401a      	ands	r2, r3
 800e688:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e68c:	f04f 0a00 	mov.w	sl, #0
 800e690:	9b08      	ldr	r3, [sp, #32]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d1b9      	bne.n	800e60a <_strtod_l+0x832>
 800e696:	e5cd      	b.n	800e234 <_strtod_l+0x45c>
 800e698:	f04f 33ff 	mov.w	r3, #4294967295
 800e69c:	e7e8      	b.n	800e670 <_strtod_l+0x898>
 800e69e:	4613      	mov	r3, r2
 800e6a0:	e7e6      	b.n	800e670 <_strtod_l+0x898>
 800e6a2:	ea53 030a 	orrs.w	r3, r3, sl
 800e6a6:	d0a2      	beq.n	800e5ee <_strtod_l+0x816>
 800e6a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e6aa:	b1db      	cbz	r3, 800e6e4 <_strtod_l+0x90c>
 800e6ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e6ae:	4213      	tst	r3, r2
 800e6b0:	d0ee      	beq.n	800e690 <_strtod_l+0x8b8>
 800e6b2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6b4:	9a08      	ldr	r2, [sp, #32]
 800e6b6:	4650      	mov	r0, sl
 800e6b8:	4659      	mov	r1, fp
 800e6ba:	b1bb      	cbz	r3, 800e6ec <_strtod_l+0x914>
 800e6bc:	f7ff fb6e 	bl	800dd9c <sulp>
 800e6c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6c4:	ec53 2b10 	vmov	r2, r3, d0
 800e6c8:	f7f1 fe08 	bl	80002dc <__adddf3>
 800e6cc:	4682      	mov	sl, r0
 800e6ce:	468b      	mov	fp, r1
 800e6d0:	e7de      	b.n	800e690 <_strtod_l+0x8b8>
 800e6d2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e6d6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e6da:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e6de:	f04f 3aff 	mov.w	sl, #4294967295
 800e6e2:	e7d5      	b.n	800e690 <_strtod_l+0x8b8>
 800e6e4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e6e6:	ea13 0f0a 	tst.w	r3, sl
 800e6ea:	e7e1      	b.n	800e6b0 <_strtod_l+0x8d8>
 800e6ec:	f7ff fb56 	bl	800dd9c <sulp>
 800e6f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6f4:	ec53 2b10 	vmov	r2, r3, d0
 800e6f8:	f7f1 fdee 	bl	80002d8 <__aeabi_dsub>
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	2300      	movs	r3, #0
 800e700:	4682      	mov	sl, r0
 800e702:	468b      	mov	fp, r1
 800e704:	f7f2 fa08 	bl	8000b18 <__aeabi_dcmpeq>
 800e708:	2800      	cmp	r0, #0
 800e70a:	d0c1      	beq.n	800e690 <_strtod_l+0x8b8>
 800e70c:	e61a      	b.n	800e344 <_strtod_l+0x56c>
 800e70e:	4641      	mov	r1, r8
 800e710:	4620      	mov	r0, r4
 800e712:	f7ff facd 	bl	800dcb0 <__ratio>
 800e716:	ec57 6b10 	vmov	r6, r7, d0
 800e71a:	2200      	movs	r2, #0
 800e71c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e720:	4630      	mov	r0, r6
 800e722:	4639      	mov	r1, r7
 800e724:	f7f2 fa0c 	bl	8000b40 <__aeabi_dcmple>
 800e728:	2800      	cmp	r0, #0
 800e72a:	d06f      	beq.n	800e80c <_strtod_l+0xa34>
 800e72c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d17a      	bne.n	800e828 <_strtod_l+0xa50>
 800e732:	f1ba 0f00 	cmp.w	sl, #0
 800e736:	d158      	bne.n	800e7ea <_strtod_l+0xa12>
 800e738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e73a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d15a      	bne.n	800e7f8 <_strtod_l+0xa20>
 800e742:	4b64      	ldr	r3, [pc, #400]	@ (800e8d4 <_strtod_l+0xafc>)
 800e744:	2200      	movs	r2, #0
 800e746:	4630      	mov	r0, r6
 800e748:	4639      	mov	r1, r7
 800e74a:	f7f2 f9ef 	bl	8000b2c <__aeabi_dcmplt>
 800e74e:	2800      	cmp	r0, #0
 800e750:	d159      	bne.n	800e806 <_strtod_l+0xa2e>
 800e752:	4630      	mov	r0, r6
 800e754:	4639      	mov	r1, r7
 800e756:	4b60      	ldr	r3, [pc, #384]	@ (800e8d8 <_strtod_l+0xb00>)
 800e758:	2200      	movs	r2, #0
 800e75a:	f7f1 ff75 	bl	8000648 <__aeabi_dmul>
 800e75e:	4606      	mov	r6, r0
 800e760:	460f      	mov	r7, r1
 800e762:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e766:	9606      	str	r6, [sp, #24]
 800e768:	9307      	str	r3, [sp, #28]
 800e76a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e76e:	4d57      	ldr	r5, [pc, #348]	@ (800e8cc <_strtod_l+0xaf4>)
 800e770:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e774:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e776:	401d      	ands	r5, r3
 800e778:	4b58      	ldr	r3, [pc, #352]	@ (800e8dc <_strtod_l+0xb04>)
 800e77a:	429d      	cmp	r5, r3
 800e77c:	f040 80b2 	bne.w	800e8e4 <_strtod_l+0xb0c>
 800e780:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e782:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e786:	ec4b ab10 	vmov	d0, sl, fp
 800e78a:	f7ff f9c9 	bl	800db20 <__ulp>
 800e78e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e792:	ec51 0b10 	vmov	r0, r1, d0
 800e796:	f7f1 ff57 	bl	8000648 <__aeabi_dmul>
 800e79a:	4652      	mov	r2, sl
 800e79c:	465b      	mov	r3, fp
 800e79e:	f7f1 fd9d 	bl	80002dc <__adddf3>
 800e7a2:	460b      	mov	r3, r1
 800e7a4:	4949      	ldr	r1, [pc, #292]	@ (800e8cc <_strtod_l+0xaf4>)
 800e7a6:	4a4e      	ldr	r2, [pc, #312]	@ (800e8e0 <_strtod_l+0xb08>)
 800e7a8:	4019      	ands	r1, r3
 800e7aa:	4291      	cmp	r1, r2
 800e7ac:	4682      	mov	sl, r0
 800e7ae:	d942      	bls.n	800e836 <_strtod_l+0xa5e>
 800e7b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e7b2:	4b47      	ldr	r3, [pc, #284]	@ (800e8d0 <_strtod_l+0xaf8>)
 800e7b4:	429a      	cmp	r2, r3
 800e7b6:	d103      	bne.n	800e7c0 <_strtod_l+0x9e8>
 800e7b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e7ba:	3301      	adds	r3, #1
 800e7bc:	f43f ad2f 	beq.w	800e21e <_strtod_l+0x446>
 800e7c0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e8d0 <_strtod_l+0xaf8>
 800e7c4:	f04f 3aff 	mov.w	sl, #4294967295
 800e7c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e7ca:	9805      	ldr	r0, [sp, #20]
 800e7cc:	f7fe fe7c 	bl	800d4c8 <_Bfree>
 800e7d0:	9805      	ldr	r0, [sp, #20]
 800e7d2:	4649      	mov	r1, r9
 800e7d4:	f7fe fe78 	bl	800d4c8 <_Bfree>
 800e7d8:	9805      	ldr	r0, [sp, #20]
 800e7da:	4641      	mov	r1, r8
 800e7dc:	f7fe fe74 	bl	800d4c8 <_Bfree>
 800e7e0:	9805      	ldr	r0, [sp, #20]
 800e7e2:	4621      	mov	r1, r4
 800e7e4:	f7fe fe70 	bl	800d4c8 <_Bfree>
 800e7e8:	e619      	b.n	800e41e <_strtod_l+0x646>
 800e7ea:	f1ba 0f01 	cmp.w	sl, #1
 800e7ee:	d103      	bne.n	800e7f8 <_strtod_l+0xa20>
 800e7f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	f43f ada6 	beq.w	800e344 <_strtod_l+0x56c>
 800e7f8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e8a8 <_strtod_l+0xad0>
 800e7fc:	4f35      	ldr	r7, [pc, #212]	@ (800e8d4 <_strtod_l+0xafc>)
 800e7fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e802:	2600      	movs	r6, #0
 800e804:	e7b1      	b.n	800e76a <_strtod_l+0x992>
 800e806:	4f34      	ldr	r7, [pc, #208]	@ (800e8d8 <_strtod_l+0xb00>)
 800e808:	2600      	movs	r6, #0
 800e80a:	e7aa      	b.n	800e762 <_strtod_l+0x98a>
 800e80c:	4b32      	ldr	r3, [pc, #200]	@ (800e8d8 <_strtod_l+0xb00>)
 800e80e:	4630      	mov	r0, r6
 800e810:	4639      	mov	r1, r7
 800e812:	2200      	movs	r2, #0
 800e814:	f7f1 ff18 	bl	8000648 <__aeabi_dmul>
 800e818:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e81a:	4606      	mov	r6, r0
 800e81c:	460f      	mov	r7, r1
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d09f      	beq.n	800e762 <_strtod_l+0x98a>
 800e822:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e826:	e7a0      	b.n	800e76a <_strtod_l+0x992>
 800e828:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e8b0 <_strtod_l+0xad8>
 800e82c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e830:	ec57 6b17 	vmov	r6, r7, d7
 800e834:	e799      	b.n	800e76a <_strtod_l+0x992>
 800e836:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e83a:	9b08      	ldr	r3, [sp, #32]
 800e83c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e840:	2b00      	cmp	r3, #0
 800e842:	d1c1      	bne.n	800e7c8 <_strtod_l+0x9f0>
 800e844:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e848:	0d1b      	lsrs	r3, r3, #20
 800e84a:	051b      	lsls	r3, r3, #20
 800e84c:	429d      	cmp	r5, r3
 800e84e:	d1bb      	bne.n	800e7c8 <_strtod_l+0x9f0>
 800e850:	4630      	mov	r0, r6
 800e852:	4639      	mov	r1, r7
 800e854:	f7f2 fa58 	bl	8000d08 <__aeabi_d2lz>
 800e858:	f7f1 fec8 	bl	80005ec <__aeabi_l2d>
 800e85c:	4602      	mov	r2, r0
 800e85e:	460b      	mov	r3, r1
 800e860:	4630      	mov	r0, r6
 800e862:	4639      	mov	r1, r7
 800e864:	f7f1 fd38 	bl	80002d8 <__aeabi_dsub>
 800e868:	460b      	mov	r3, r1
 800e86a:	4602      	mov	r2, r0
 800e86c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e870:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e874:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e876:	ea46 060a 	orr.w	r6, r6, sl
 800e87a:	431e      	orrs	r6, r3
 800e87c:	d06f      	beq.n	800e95e <_strtod_l+0xb86>
 800e87e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e8b8 <_strtod_l+0xae0>)
 800e880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e884:	f7f2 f952 	bl	8000b2c <__aeabi_dcmplt>
 800e888:	2800      	cmp	r0, #0
 800e88a:	f47f acd3 	bne.w	800e234 <_strtod_l+0x45c>
 800e88e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e8c0 <_strtod_l+0xae8>)
 800e890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e894:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e898:	f7f2 f966 	bl	8000b68 <__aeabi_dcmpgt>
 800e89c:	2800      	cmp	r0, #0
 800e89e:	d093      	beq.n	800e7c8 <_strtod_l+0x9f0>
 800e8a0:	e4c8      	b.n	800e234 <_strtod_l+0x45c>
 800e8a2:	bf00      	nop
 800e8a4:	f3af 8000 	nop.w
 800e8a8:	00000000 	.word	0x00000000
 800e8ac:	bff00000 	.word	0xbff00000
 800e8b0:	00000000 	.word	0x00000000
 800e8b4:	3ff00000 	.word	0x3ff00000
 800e8b8:	94a03595 	.word	0x94a03595
 800e8bc:	3fdfffff 	.word	0x3fdfffff
 800e8c0:	35afe535 	.word	0x35afe535
 800e8c4:	3fe00000 	.word	0x3fe00000
 800e8c8:	000fffff 	.word	0x000fffff
 800e8cc:	7ff00000 	.word	0x7ff00000
 800e8d0:	7fefffff 	.word	0x7fefffff
 800e8d4:	3ff00000 	.word	0x3ff00000
 800e8d8:	3fe00000 	.word	0x3fe00000
 800e8dc:	7fe00000 	.word	0x7fe00000
 800e8e0:	7c9fffff 	.word	0x7c9fffff
 800e8e4:	9b08      	ldr	r3, [sp, #32]
 800e8e6:	b323      	cbz	r3, 800e932 <_strtod_l+0xb5a>
 800e8e8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e8ec:	d821      	bhi.n	800e932 <_strtod_l+0xb5a>
 800e8ee:	a328      	add	r3, pc, #160	@ (adr r3, 800e990 <_strtod_l+0xbb8>)
 800e8f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8f4:	4630      	mov	r0, r6
 800e8f6:	4639      	mov	r1, r7
 800e8f8:	f7f2 f922 	bl	8000b40 <__aeabi_dcmple>
 800e8fc:	b1a0      	cbz	r0, 800e928 <_strtod_l+0xb50>
 800e8fe:	4639      	mov	r1, r7
 800e900:	4630      	mov	r0, r6
 800e902:	f7f2 f979 	bl	8000bf8 <__aeabi_d2uiz>
 800e906:	2801      	cmp	r0, #1
 800e908:	bf38      	it	cc
 800e90a:	2001      	movcc	r0, #1
 800e90c:	f7f1 fe22 	bl	8000554 <__aeabi_ui2d>
 800e910:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e912:	4606      	mov	r6, r0
 800e914:	460f      	mov	r7, r1
 800e916:	b9fb      	cbnz	r3, 800e958 <_strtod_l+0xb80>
 800e918:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e91c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e91e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e920:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e924:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e928:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e92a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e92e:	1b5b      	subs	r3, r3, r5
 800e930:	9311      	str	r3, [sp, #68]	@ 0x44
 800e932:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e936:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e93a:	f7ff f8f1 	bl	800db20 <__ulp>
 800e93e:	4650      	mov	r0, sl
 800e940:	ec53 2b10 	vmov	r2, r3, d0
 800e944:	4659      	mov	r1, fp
 800e946:	f7f1 fe7f 	bl	8000648 <__aeabi_dmul>
 800e94a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e94e:	f7f1 fcc5 	bl	80002dc <__adddf3>
 800e952:	4682      	mov	sl, r0
 800e954:	468b      	mov	fp, r1
 800e956:	e770      	b.n	800e83a <_strtod_l+0xa62>
 800e958:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e95c:	e7e0      	b.n	800e920 <_strtod_l+0xb48>
 800e95e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e998 <_strtod_l+0xbc0>)
 800e960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e964:	f7f2 f8e2 	bl	8000b2c <__aeabi_dcmplt>
 800e968:	e798      	b.n	800e89c <_strtod_l+0xac4>
 800e96a:	2300      	movs	r3, #0
 800e96c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e96e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e970:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e972:	6013      	str	r3, [r2, #0]
 800e974:	f7ff ba6d 	b.w	800de52 <_strtod_l+0x7a>
 800e978:	2a65      	cmp	r2, #101	@ 0x65
 800e97a:	f43f ab68 	beq.w	800e04e <_strtod_l+0x276>
 800e97e:	2a45      	cmp	r2, #69	@ 0x45
 800e980:	f43f ab65 	beq.w	800e04e <_strtod_l+0x276>
 800e984:	2301      	movs	r3, #1
 800e986:	f7ff bba0 	b.w	800e0ca <_strtod_l+0x2f2>
 800e98a:	bf00      	nop
 800e98c:	f3af 8000 	nop.w
 800e990:	ffc00000 	.word	0xffc00000
 800e994:	41dfffff 	.word	0x41dfffff
 800e998:	94a03595 	.word	0x94a03595
 800e99c:	3fcfffff 	.word	0x3fcfffff

0800e9a0 <_strtod_r>:
 800e9a0:	4b01      	ldr	r3, [pc, #4]	@ (800e9a8 <_strtod_r+0x8>)
 800e9a2:	f7ff ba19 	b.w	800ddd8 <_strtod_l>
 800e9a6:	bf00      	nop
 800e9a8:	20000290 	.word	0x20000290

0800e9ac <_strtol_l.isra.0>:
 800e9ac:	2b24      	cmp	r3, #36	@ 0x24
 800e9ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9b2:	4686      	mov	lr, r0
 800e9b4:	4690      	mov	r8, r2
 800e9b6:	d801      	bhi.n	800e9bc <_strtol_l.isra.0+0x10>
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	d106      	bne.n	800e9ca <_strtol_l.isra.0+0x1e>
 800e9bc:	f7fd fdb8 	bl	800c530 <__errno>
 800e9c0:	2316      	movs	r3, #22
 800e9c2:	6003      	str	r3, [r0, #0]
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9ca:	4834      	ldr	r0, [pc, #208]	@ (800ea9c <_strtol_l.isra.0+0xf0>)
 800e9cc:	460d      	mov	r5, r1
 800e9ce:	462a      	mov	r2, r5
 800e9d0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e9d4:	5d06      	ldrb	r6, [r0, r4]
 800e9d6:	f016 0608 	ands.w	r6, r6, #8
 800e9da:	d1f8      	bne.n	800e9ce <_strtol_l.isra.0+0x22>
 800e9dc:	2c2d      	cmp	r4, #45	@ 0x2d
 800e9de:	d110      	bne.n	800ea02 <_strtol_l.isra.0+0x56>
 800e9e0:	782c      	ldrb	r4, [r5, #0]
 800e9e2:	2601      	movs	r6, #1
 800e9e4:	1c95      	adds	r5, r2, #2
 800e9e6:	f033 0210 	bics.w	r2, r3, #16
 800e9ea:	d115      	bne.n	800ea18 <_strtol_l.isra.0+0x6c>
 800e9ec:	2c30      	cmp	r4, #48	@ 0x30
 800e9ee:	d10d      	bne.n	800ea0c <_strtol_l.isra.0+0x60>
 800e9f0:	782a      	ldrb	r2, [r5, #0]
 800e9f2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e9f6:	2a58      	cmp	r2, #88	@ 0x58
 800e9f8:	d108      	bne.n	800ea0c <_strtol_l.isra.0+0x60>
 800e9fa:	786c      	ldrb	r4, [r5, #1]
 800e9fc:	3502      	adds	r5, #2
 800e9fe:	2310      	movs	r3, #16
 800ea00:	e00a      	b.n	800ea18 <_strtol_l.isra.0+0x6c>
 800ea02:	2c2b      	cmp	r4, #43	@ 0x2b
 800ea04:	bf04      	itt	eq
 800ea06:	782c      	ldrbeq	r4, [r5, #0]
 800ea08:	1c95      	addeq	r5, r2, #2
 800ea0a:	e7ec      	b.n	800e9e6 <_strtol_l.isra.0+0x3a>
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d1f6      	bne.n	800e9fe <_strtol_l.isra.0+0x52>
 800ea10:	2c30      	cmp	r4, #48	@ 0x30
 800ea12:	bf14      	ite	ne
 800ea14:	230a      	movne	r3, #10
 800ea16:	2308      	moveq	r3, #8
 800ea18:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ea1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ea20:	2200      	movs	r2, #0
 800ea22:	fbbc f9f3 	udiv	r9, ip, r3
 800ea26:	4610      	mov	r0, r2
 800ea28:	fb03 ca19 	mls	sl, r3, r9, ip
 800ea2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ea30:	2f09      	cmp	r7, #9
 800ea32:	d80f      	bhi.n	800ea54 <_strtol_l.isra.0+0xa8>
 800ea34:	463c      	mov	r4, r7
 800ea36:	42a3      	cmp	r3, r4
 800ea38:	dd1b      	ble.n	800ea72 <_strtol_l.isra.0+0xc6>
 800ea3a:	1c57      	adds	r7, r2, #1
 800ea3c:	d007      	beq.n	800ea4e <_strtol_l.isra.0+0xa2>
 800ea3e:	4581      	cmp	r9, r0
 800ea40:	d314      	bcc.n	800ea6c <_strtol_l.isra.0+0xc0>
 800ea42:	d101      	bne.n	800ea48 <_strtol_l.isra.0+0x9c>
 800ea44:	45a2      	cmp	sl, r4
 800ea46:	db11      	blt.n	800ea6c <_strtol_l.isra.0+0xc0>
 800ea48:	fb00 4003 	mla	r0, r0, r3, r4
 800ea4c:	2201      	movs	r2, #1
 800ea4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea52:	e7eb      	b.n	800ea2c <_strtol_l.isra.0+0x80>
 800ea54:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ea58:	2f19      	cmp	r7, #25
 800ea5a:	d801      	bhi.n	800ea60 <_strtol_l.isra.0+0xb4>
 800ea5c:	3c37      	subs	r4, #55	@ 0x37
 800ea5e:	e7ea      	b.n	800ea36 <_strtol_l.isra.0+0x8a>
 800ea60:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ea64:	2f19      	cmp	r7, #25
 800ea66:	d804      	bhi.n	800ea72 <_strtol_l.isra.0+0xc6>
 800ea68:	3c57      	subs	r4, #87	@ 0x57
 800ea6a:	e7e4      	b.n	800ea36 <_strtol_l.isra.0+0x8a>
 800ea6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea70:	e7ed      	b.n	800ea4e <_strtol_l.isra.0+0xa2>
 800ea72:	1c53      	adds	r3, r2, #1
 800ea74:	d108      	bne.n	800ea88 <_strtol_l.isra.0+0xdc>
 800ea76:	2322      	movs	r3, #34	@ 0x22
 800ea78:	f8ce 3000 	str.w	r3, [lr]
 800ea7c:	4660      	mov	r0, ip
 800ea7e:	f1b8 0f00 	cmp.w	r8, #0
 800ea82:	d0a0      	beq.n	800e9c6 <_strtol_l.isra.0+0x1a>
 800ea84:	1e69      	subs	r1, r5, #1
 800ea86:	e006      	b.n	800ea96 <_strtol_l.isra.0+0xea>
 800ea88:	b106      	cbz	r6, 800ea8c <_strtol_l.isra.0+0xe0>
 800ea8a:	4240      	negs	r0, r0
 800ea8c:	f1b8 0f00 	cmp.w	r8, #0
 800ea90:	d099      	beq.n	800e9c6 <_strtol_l.isra.0+0x1a>
 800ea92:	2a00      	cmp	r2, #0
 800ea94:	d1f6      	bne.n	800ea84 <_strtol_l.isra.0+0xd8>
 800ea96:	f8c8 1000 	str.w	r1, [r8]
 800ea9a:	e794      	b.n	800e9c6 <_strtol_l.isra.0+0x1a>
 800ea9c:	08011801 	.word	0x08011801

0800eaa0 <_strtol_r>:
 800eaa0:	f7ff bf84 	b.w	800e9ac <_strtol_l.isra.0>

0800eaa4 <__ssputs_r>:
 800eaa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eaa8:	688e      	ldr	r6, [r1, #8]
 800eaaa:	461f      	mov	r7, r3
 800eaac:	42be      	cmp	r6, r7
 800eaae:	680b      	ldr	r3, [r1, #0]
 800eab0:	4682      	mov	sl, r0
 800eab2:	460c      	mov	r4, r1
 800eab4:	4690      	mov	r8, r2
 800eab6:	d82d      	bhi.n	800eb14 <__ssputs_r+0x70>
 800eab8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eabc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eac0:	d026      	beq.n	800eb10 <__ssputs_r+0x6c>
 800eac2:	6965      	ldr	r5, [r4, #20]
 800eac4:	6909      	ldr	r1, [r1, #16]
 800eac6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eaca:	eba3 0901 	sub.w	r9, r3, r1
 800eace:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ead2:	1c7b      	adds	r3, r7, #1
 800ead4:	444b      	add	r3, r9
 800ead6:	106d      	asrs	r5, r5, #1
 800ead8:	429d      	cmp	r5, r3
 800eada:	bf38      	it	cc
 800eadc:	461d      	movcc	r5, r3
 800eade:	0553      	lsls	r3, r2, #21
 800eae0:	d527      	bpl.n	800eb32 <__ssputs_r+0x8e>
 800eae2:	4629      	mov	r1, r5
 800eae4:	f7fe fc24 	bl	800d330 <_malloc_r>
 800eae8:	4606      	mov	r6, r0
 800eaea:	b360      	cbz	r0, 800eb46 <__ssputs_r+0xa2>
 800eaec:	6921      	ldr	r1, [r4, #16]
 800eaee:	464a      	mov	r2, r9
 800eaf0:	f000 fa18 	bl	800ef24 <memcpy>
 800eaf4:	89a3      	ldrh	r3, [r4, #12]
 800eaf6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800eafa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eafe:	81a3      	strh	r3, [r4, #12]
 800eb00:	6126      	str	r6, [r4, #16]
 800eb02:	6165      	str	r5, [r4, #20]
 800eb04:	444e      	add	r6, r9
 800eb06:	eba5 0509 	sub.w	r5, r5, r9
 800eb0a:	6026      	str	r6, [r4, #0]
 800eb0c:	60a5      	str	r5, [r4, #8]
 800eb0e:	463e      	mov	r6, r7
 800eb10:	42be      	cmp	r6, r7
 800eb12:	d900      	bls.n	800eb16 <__ssputs_r+0x72>
 800eb14:	463e      	mov	r6, r7
 800eb16:	6820      	ldr	r0, [r4, #0]
 800eb18:	4632      	mov	r2, r6
 800eb1a:	4641      	mov	r1, r8
 800eb1c:	f000 f9c6 	bl	800eeac <memmove>
 800eb20:	68a3      	ldr	r3, [r4, #8]
 800eb22:	1b9b      	subs	r3, r3, r6
 800eb24:	60a3      	str	r3, [r4, #8]
 800eb26:	6823      	ldr	r3, [r4, #0]
 800eb28:	4433      	add	r3, r6
 800eb2a:	6023      	str	r3, [r4, #0]
 800eb2c:	2000      	movs	r0, #0
 800eb2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb32:	462a      	mov	r2, r5
 800eb34:	f000 fd89 	bl	800f64a <_realloc_r>
 800eb38:	4606      	mov	r6, r0
 800eb3a:	2800      	cmp	r0, #0
 800eb3c:	d1e0      	bne.n	800eb00 <__ssputs_r+0x5c>
 800eb3e:	6921      	ldr	r1, [r4, #16]
 800eb40:	4650      	mov	r0, sl
 800eb42:	f7fe fb81 	bl	800d248 <_free_r>
 800eb46:	230c      	movs	r3, #12
 800eb48:	f8ca 3000 	str.w	r3, [sl]
 800eb4c:	89a3      	ldrh	r3, [r4, #12]
 800eb4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb52:	81a3      	strh	r3, [r4, #12]
 800eb54:	f04f 30ff 	mov.w	r0, #4294967295
 800eb58:	e7e9      	b.n	800eb2e <__ssputs_r+0x8a>
	...

0800eb5c <_svfiprintf_r>:
 800eb5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb60:	4698      	mov	r8, r3
 800eb62:	898b      	ldrh	r3, [r1, #12]
 800eb64:	061b      	lsls	r3, r3, #24
 800eb66:	b09d      	sub	sp, #116	@ 0x74
 800eb68:	4607      	mov	r7, r0
 800eb6a:	460d      	mov	r5, r1
 800eb6c:	4614      	mov	r4, r2
 800eb6e:	d510      	bpl.n	800eb92 <_svfiprintf_r+0x36>
 800eb70:	690b      	ldr	r3, [r1, #16]
 800eb72:	b973      	cbnz	r3, 800eb92 <_svfiprintf_r+0x36>
 800eb74:	2140      	movs	r1, #64	@ 0x40
 800eb76:	f7fe fbdb 	bl	800d330 <_malloc_r>
 800eb7a:	6028      	str	r0, [r5, #0]
 800eb7c:	6128      	str	r0, [r5, #16]
 800eb7e:	b930      	cbnz	r0, 800eb8e <_svfiprintf_r+0x32>
 800eb80:	230c      	movs	r3, #12
 800eb82:	603b      	str	r3, [r7, #0]
 800eb84:	f04f 30ff 	mov.w	r0, #4294967295
 800eb88:	b01d      	add	sp, #116	@ 0x74
 800eb8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb8e:	2340      	movs	r3, #64	@ 0x40
 800eb90:	616b      	str	r3, [r5, #20]
 800eb92:	2300      	movs	r3, #0
 800eb94:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb96:	2320      	movs	r3, #32
 800eb98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eb9c:	f8cd 800c 	str.w	r8, [sp, #12]
 800eba0:	2330      	movs	r3, #48	@ 0x30
 800eba2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ed40 <_svfiprintf_r+0x1e4>
 800eba6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ebaa:	f04f 0901 	mov.w	r9, #1
 800ebae:	4623      	mov	r3, r4
 800ebb0:	469a      	mov	sl, r3
 800ebb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebb6:	b10a      	cbz	r2, 800ebbc <_svfiprintf_r+0x60>
 800ebb8:	2a25      	cmp	r2, #37	@ 0x25
 800ebba:	d1f9      	bne.n	800ebb0 <_svfiprintf_r+0x54>
 800ebbc:	ebba 0b04 	subs.w	fp, sl, r4
 800ebc0:	d00b      	beq.n	800ebda <_svfiprintf_r+0x7e>
 800ebc2:	465b      	mov	r3, fp
 800ebc4:	4622      	mov	r2, r4
 800ebc6:	4629      	mov	r1, r5
 800ebc8:	4638      	mov	r0, r7
 800ebca:	f7ff ff6b 	bl	800eaa4 <__ssputs_r>
 800ebce:	3001      	adds	r0, #1
 800ebd0:	f000 80a7 	beq.w	800ed22 <_svfiprintf_r+0x1c6>
 800ebd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ebd6:	445a      	add	r2, fp
 800ebd8:	9209      	str	r2, [sp, #36]	@ 0x24
 800ebda:	f89a 3000 	ldrb.w	r3, [sl]
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	f000 809f 	beq.w	800ed22 <_svfiprintf_r+0x1c6>
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	f04f 32ff 	mov.w	r2, #4294967295
 800ebea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ebee:	f10a 0a01 	add.w	sl, sl, #1
 800ebf2:	9304      	str	r3, [sp, #16]
 800ebf4:	9307      	str	r3, [sp, #28]
 800ebf6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ebfa:	931a      	str	r3, [sp, #104]	@ 0x68
 800ebfc:	4654      	mov	r4, sl
 800ebfe:	2205      	movs	r2, #5
 800ec00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec04:	484e      	ldr	r0, [pc, #312]	@ (800ed40 <_svfiprintf_r+0x1e4>)
 800ec06:	f7f1 fb0b 	bl	8000220 <memchr>
 800ec0a:	9a04      	ldr	r2, [sp, #16]
 800ec0c:	b9d8      	cbnz	r0, 800ec46 <_svfiprintf_r+0xea>
 800ec0e:	06d0      	lsls	r0, r2, #27
 800ec10:	bf44      	itt	mi
 800ec12:	2320      	movmi	r3, #32
 800ec14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec18:	0711      	lsls	r1, r2, #28
 800ec1a:	bf44      	itt	mi
 800ec1c:	232b      	movmi	r3, #43	@ 0x2b
 800ec1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ec22:	f89a 3000 	ldrb.w	r3, [sl]
 800ec26:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec28:	d015      	beq.n	800ec56 <_svfiprintf_r+0xfa>
 800ec2a:	9a07      	ldr	r2, [sp, #28]
 800ec2c:	4654      	mov	r4, sl
 800ec2e:	2000      	movs	r0, #0
 800ec30:	f04f 0c0a 	mov.w	ip, #10
 800ec34:	4621      	mov	r1, r4
 800ec36:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec3a:	3b30      	subs	r3, #48	@ 0x30
 800ec3c:	2b09      	cmp	r3, #9
 800ec3e:	d94b      	bls.n	800ecd8 <_svfiprintf_r+0x17c>
 800ec40:	b1b0      	cbz	r0, 800ec70 <_svfiprintf_r+0x114>
 800ec42:	9207      	str	r2, [sp, #28]
 800ec44:	e014      	b.n	800ec70 <_svfiprintf_r+0x114>
 800ec46:	eba0 0308 	sub.w	r3, r0, r8
 800ec4a:	fa09 f303 	lsl.w	r3, r9, r3
 800ec4e:	4313      	orrs	r3, r2
 800ec50:	9304      	str	r3, [sp, #16]
 800ec52:	46a2      	mov	sl, r4
 800ec54:	e7d2      	b.n	800ebfc <_svfiprintf_r+0xa0>
 800ec56:	9b03      	ldr	r3, [sp, #12]
 800ec58:	1d19      	adds	r1, r3, #4
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	9103      	str	r1, [sp, #12]
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	bfbb      	ittet	lt
 800ec62:	425b      	neglt	r3, r3
 800ec64:	f042 0202 	orrlt.w	r2, r2, #2
 800ec68:	9307      	strge	r3, [sp, #28]
 800ec6a:	9307      	strlt	r3, [sp, #28]
 800ec6c:	bfb8      	it	lt
 800ec6e:	9204      	strlt	r2, [sp, #16]
 800ec70:	7823      	ldrb	r3, [r4, #0]
 800ec72:	2b2e      	cmp	r3, #46	@ 0x2e
 800ec74:	d10a      	bne.n	800ec8c <_svfiprintf_r+0x130>
 800ec76:	7863      	ldrb	r3, [r4, #1]
 800ec78:	2b2a      	cmp	r3, #42	@ 0x2a
 800ec7a:	d132      	bne.n	800ece2 <_svfiprintf_r+0x186>
 800ec7c:	9b03      	ldr	r3, [sp, #12]
 800ec7e:	1d1a      	adds	r2, r3, #4
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	9203      	str	r2, [sp, #12]
 800ec84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ec88:	3402      	adds	r4, #2
 800ec8a:	9305      	str	r3, [sp, #20]
 800ec8c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ed50 <_svfiprintf_r+0x1f4>
 800ec90:	7821      	ldrb	r1, [r4, #0]
 800ec92:	2203      	movs	r2, #3
 800ec94:	4650      	mov	r0, sl
 800ec96:	f7f1 fac3 	bl	8000220 <memchr>
 800ec9a:	b138      	cbz	r0, 800ecac <_svfiprintf_r+0x150>
 800ec9c:	9b04      	ldr	r3, [sp, #16]
 800ec9e:	eba0 000a 	sub.w	r0, r0, sl
 800eca2:	2240      	movs	r2, #64	@ 0x40
 800eca4:	4082      	lsls	r2, r0
 800eca6:	4313      	orrs	r3, r2
 800eca8:	3401      	adds	r4, #1
 800ecaa:	9304      	str	r3, [sp, #16]
 800ecac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecb0:	4824      	ldr	r0, [pc, #144]	@ (800ed44 <_svfiprintf_r+0x1e8>)
 800ecb2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ecb6:	2206      	movs	r2, #6
 800ecb8:	f7f1 fab2 	bl	8000220 <memchr>
 800ecbc:	2800      	cmp	r0, #0
 800ecbe:	d036      	beq.n	800ed2e <_svfiprintf_r+0x1d2>
 800ecc0:	4b21      	ldr	r3, [pc, #132]	@ (800ed48 <_svfiprintf_r+0x1ec>)
 800ecc2:	bb1b      	cbnz	r3, 800ed0c <_svfiprintf_r+0x1b0>
 800ecc4:	9b03      	ldr	r3, [sp, #12]
 800ecc6:	3307      	adds	r3, #7
 800ecc8:	f023 0307 	bic.w	r3, r3, #7
 800eccc:	3308      	adds	r3, #8
 800ecce:	9303      	str	r3, [sp, #12]
 800ecd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ecd2:	4433      	add	r3, r6
 800ecd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800ecd6:	e76a      	b.n	800ebae <_svfiprintf_r+0x52>
 800ecd8:	fb0c 3202 	mla	r2, ip, r2, r3
 800ecdc:	460c      	mov	r4, r1
 800ecde:	2001      	movs	r0, #1
 800ece0:	e7a8      	b.n	800ec34 <_svfiprintf_r+0xd8>
 800ece2:	2300      	movs	r3, #0
 800ece4:	3401      	adds	r4, #1
 800ece6:	9305      	str	r3, [sp, #20]
 800ece8:	4619      	mov	r1, r3
 800ecea:	f04f 0c0a 	mov.w	ip, #10
 800ecee:	4620      	mov	r0, r4
 800ecf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ecf4:	3a30      	subs	r2, #48	@ 0x30
 800ecf6:	2a09      	cmp	r2, #9
 800ecf8:	d903      	bls.n	800ed02 <_svfiprintf_r+0x1a6>
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d0c6      	beq.n	800ec8c <_svfiprintf_r+0x130>
 800ecfe:	9105      	str	r1, [sp, #20]
 800ed00:	e7c4      	b.n	800ec8c <_svfiprintf_r+0x130>
 800ed02:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed06:	4604      	mov	r4, r0
 800ed08:	2301      	movs	r3, #1
 800ed0a:	e7f0      	b.n	800ecee <_svfiprintf_r+0x192>
 800ed0c:	ab03      	add	r3, sp, #12
 800ed0e:	9300      	str	r3, [sp, #0]
 800ed10:	462a      	mov	r2, r5
 800ed12:	4b0e      	ldr	r3, [pc, #56]	@ (800ed4c <_svfiprintf_r+0x1f0>)
 800ed14:	a904      	add	r1, sp, #16
 800ed16:	4638      	mov	r0, r7
 800ed18:	f7fc fccc 	bl	800b6b4 <_printf_float>
 800ed1c:	1c42      	adds	r2, r0, #1
 800ed1e:	4606      	mov	r6, r0
 800ed20:	d1d6      	bne.n	800ecd0 <_svfiprintf_r+0x174>
 800ed22:	89ab      	ldrh	r3, [r5, #12]
 800ed24:	065b      	lsls	r3, r3, #25
 800ed26:	f53f af2d 	bmi.w	800eb84 <_svfiprintf_r+0x28>
 800ed2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ed2c:	e72c      	b.n	800eb88 <_svfiprintf_r+0x2c>
 800ed2e:	ab03      	add	r3, sp, #12
 800ed30:	9300      	str	r3, [sp, #0]
 800ed32:	462a      	mov	r2, r5
 800ed34:	4b05      	ldr	r3, [pc, #20]	@ (800ed4c <_svfiprintf_r+0x1f0>)
 800ed36:	a904      	add	r1, sp, #16
 800ed38:	4638      	mov	r0, r7
 800ed3a:	f7fc ff53 	bl	800bbe4 <_printf_i>
 800ed3e:	e7ed      	b.n	800ed1c <_svfiprintf_r+0x1c0>
 800ed40:	080115f9 	.word	0x080115f9
 800ed44:	08011603 	.word	0x08011603
 800ed48:	0800b6b5 	.word	0x0800b6b5
 800ed4c:	0800eaa5 	.word	0x0800eaa5
 800ed50:	080115ff 	.word	0x080115ff

0800ed54 <__sflush_r>:
 800ed54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ed58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ed5c:	0716      	lsls	r6, r2, #28
 800ed5e:	4605      	mov	r5, r0
 800ed60:	460c      	mov	r4, r1
 800ed62:	d454      	bmi.n	800ee0e <__sflush_r+0xba>
 800ed64:	684b      	ldr	r3, [r1, #4]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	dc02      	bgt.n	800ed70 <__sflush_r+0x1c>
 800ed6a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	dd48      	ble.n	800ee02 <__sflush_r+0xae>
 800ed70:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ed72:	2e00      	cmp	r6, #0
 800ed74:	d045      	beq.n	800ee02 <__sflush_r+0xae>
 800ed76:	2300      	movs	r3, #0
 800ed78:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ed7c:	682f      	ldr	r7, [r5, #0]
 800ed7e:	6a21      	ldr	r1, [r4, #32]
 800ed80:	602b      	str	r3, [r5, #0]
 800ed82:	d030      	beq.n	800ede6 <__sflush_r+0x92>
 800ed84:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ed86:	89a3      	ldrh	r3, [r4, #12]
 800ed88:	0759      	lsls	r1, r3, #29
 800ed8a:	d505      	bpl.n	800ed98 <__sflush_r+0x44>
 800ed8c:	6863      	ldr	r3, [r4, #4]
 800ed8e:	1ad2      	subs	r2, r2, r3
 800ed90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ed92:	b10b      	cbz	r3, 800ed98 <__sflush_r+0x44>
 800ed94:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ed96:	1ad2      	subs	r2, r2, r3
 800ed98:	2300      	movs	r3, #0
 800ed9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ed9c:	6a21      	ldr	r1, [r4, #32]
 800ed9e:	4628      	mov	r0, r5
 800eda0:	47b0      	blx	r6
 800eda2:	1c43      	adds	r3, r0, #1
 800eda4:	89a3      	ldrh	r3, [r4, #12]
 800eda6:	d106      	bne.n	800edb6 <__sflush_r+0x62>
 800eda8:	6829      	ldr	r1, [r5, #0]
 800edaa:	291d      	cmp	r1, #29
 800edac:	d82b      	bhi.n	800ee06 <__sflush_r+0xb2>
 800edae:	4a2a      	ldr	r2, [pc, #168]	@ (800ee58 <__sflush_r+0x104>)
 800edb0:	40ca      	lsrs	r2, r1
 800edb2:	07d6      	lsls	r6, r2, #31
 800edb4:	d527      	bpl.n	800ee06 <__sflush_r+0xb2>
 800edb6:	2200      	movs	r2, #0
 800edb8:	6062      	str	r2, [r4, #4]
 800edba:	04d9      	lsls	r1, r3, #19
 800edbc:	6922      	ldr	r2, [r4, #16]
 800edbe:	6022      	str	r2, [r4, #0]
 800edc0:	d504      	bpl.n	800edcc <__sflush_r+0x78>
 800edc2:	1c42      	adds	r2, r0, #1
 800edc4:	d101      	bne.n	800edca <__sflush_r+0x76>
 800edc6:	682b      	ldr	r3, [r5, #0]
 800edc8:	b903      	cbnz	r3, 800edcc <__sflush_r+0x78>
 800edca:	6560      	str	r0, [r4, #84]	@ 0x54
 800edcc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800edce:	602f      	str	r7, [r5, #0]
 800edd0:	b1b9      	cbz	r1, 800ee02 <__sflush_r+0xae>
 800edd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800edd6:	4299      	cmp	r1, r3
 800edd8:	d002      	beq.n	800ede0 <__sflush_r+0x8c>
 800edda:	4628      	mov	r0, r5
 800eddc:	f7fe fa34 	bl	800d248 <_free_r>
 800ede0:	2300      	movs	r3, #0
 800ede2:	6363      	str	r3, [r4, #52]	@ 0x34
 800ede4:	e00d      	b.n	800ee02 <__sflush_r+0xae>
 800ede6:	2301      	movs	r3, #1
 800ede8:	4628      	mov	r0, r5
 800edea:	47b0      	blx	r6
 800edec:	4602      	mov	r2, r0
 800edee:	1c50      	adds	r0, r2, #1
 800edf0:	d1c9      	bne.n	800ed86 <__sflush_r+0x32>
 800edf2:	682b      	ldr	r3, [r5, #0]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d0c6      	beq.n	800ed86 <__sflush_r+0x32>
 800edf8:	2b1d      	cmp	r3, #29
 800edfa:	d001      	beq.n	800ee00 <__sflush_r+0xac>
 800edfc:	2b16      	cmp	r3, #22
 800edfe:	d11e      	bne.n	800ee3e <__sflush_r+0xea>
 800ee00:	602f      	str	r7, [r5, #0]
 800ee02:	2000      	movs	r0, #0
 800ee04:	e022      	b.n	800ee4c <__sflush_r+0xf8>
 800ee06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee0a:	b21b      	sxth	r3, r3
 800ee0c:	e01b      	b.n	800ee46 <__sflush_r+0xf2>
 800ee0e:	690f      	ldr	r7, [r1, #16]
 800ee10:	2f00      	cmp	r7, #0
 800ee12:	d0f6      	beq.n	800ee02 <__sflush_r+0xae>
 800ee14:	0793      	lsls	r3, r2, #30
 800ee16:	680e      	ldr	r6, [r1, #0]
 800ee18:	bf08      	it	eq
 800ee1a:	694b      	ldreq	r3, [r1, #20]
 800ee1c:	600f      	str	r7, [r1, #0]
 800ee1e:	bf18      	it	ne
 800ee20:	2300      	movne	r3, #0
 800ee22:	eba6 0807 	sub.w	r8, r6, r7
 800ee26:	608b      	str	r3, [r1, #8]
 800ee28:	f1b8 0f00 	cmp.w	r8, #0
 800ee2c:	dde9      	ble.n	800ee02 <__sflush_r+0xae>
 800ee2e:	6a21      	ldr	r1, [r4, #32]
 800ee30:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ee32:	4643      	mov	r3, r8
 800ee34:	463a      	mov	r2, r7
 800ee36:	4628      	mov	r0, r5
 800ee38:	47b0      	blx	r6
 800ee3a:	2800      	cmp	r0, #0
 800ee3c:	dc08      	bgt.n	800ee50 <__sflush_r+0xfc>
 800ee3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ee46:	81a3      	strh	r3, [r4, #12]
 800ee48:	f04f 30ff 	mov.w	r0, #4294967295
 800ee4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee50:	4407      	add	r7, r0
 800ee52:	eba8 0800 	sub.w	r8, r8, r0
 800ee56:	e7e7      	b.n	800ee28 <__sflush_r+0xd4>
 800ee58:	20400001 	.word	0x20400001

0800ee5c <_fflush_r>:
 800ee5c:	b538      	push	{r3, r4, r5, lr}
 800ee5e:	690b      	ldr	r3, [r1, #16]
 800ee60:	4605      	mov	r5, r0
 800ee62:	460c      	mov	r4, r1
 800ee64:	b913      	cbnz	r3, 800ee6c <_fflush_r+0x10>
 800ee66:	2500      	movs	r5, #0
 800ee68:	4628      	mov	r0, r5
 800ee6a:	bd38      	pop	{r3, r4, r5, pc}
 800ee6c:	b118      	cbz	r0, 800ee76 <_fflush_r+0x1a>
 800ee6e:	6a03      	ldr	r3, [r0, #32]
 800ee70:	b90b      	cbnz	r3, 800ee76 <_fflush_r+0x1a>
 800ee72:	f7fd fa6f 	bl	800c354 <__sinit>
 800ee76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d0f3      	beq.n	800ee66 <_fflush_r+0xa>
 800ee7e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ee80:	07d0      	lsls	r0, r2, #31
 800ee82:	d404      	bmi.n	800ee8e <_fflush_r+0x32>
 800ee84:	0599      	lsls	r1, r3, #22
 800ee86:	d402      	bmi.n	800ee8e <_fflush_r+0x32>
 800ee88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ee8a:	f7fd fb7c 	bl	800c586 <__retarget_lock_acquire_recursive>
 800ee8e:	4628      	mov	r0, r5
 800ee90:	4621      	mov	r1, r4
 800ee92:	f7ff ff5f 	bl	800ed54 <__sflush_r>
 800ee96:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ee98:	07da      	lsls	r2, r3, #31
 800ee9a:	4605      	mov	r5, r0
 800ee9c:	d4e4      	bmi.n	800ee68 <_fflush_r+0xc>
 800ee9e:	89a3      	ldrh	r3, [r4, #12]
 800eea0:	059b      	lsls	r3, r3, #22
 800eea2:	d4e1      	bmi.n	800ee68 <_fflush_r+0xc>
 800eea4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eea6:	f7fd fb6f 	bl	800c588 <__retarget_lock_release_recursive>
 800eeaa:	e7dd      	b.n	800ee68 <_fflush_r+0xc>

0800eeac <memmove>:
 800eeac:	4288      	cmp	r0, r1
 800eeae:	b510      	push	{r4, lr}
 800eeb0:	eb01 0402 	add.w	r4, r1, r2
 800eeb4:	d902      	bls.n	800eebc <memmove+0x10>
 800eeb6:	4284      	cmp	r4, r0
 800eeb8:	4623      	mov	r3, r4
 800eeba:	d807      	bhi.n	800eecc <memmove+0x20>
 800eebc:	1e43      	subs	r3, r0, #1
 800eebe:	42a1      	cmp	r1, r4
 800eec0:	d008      	beq.n	800eed4 <memmove+0x28>
 800eec2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800eec6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800eeca:	e7f8      	b.n	800eebe <memmove+0x12>
 800eecc:	4402      	add	r2, r0
 800eece:	4601      	mov	r1, r0
 800eed0:	428a      	cmp	r2, r1
 800eed2:	d100      	bne.n	800eed6 <memmove+0x2a>
 800eed4:	bd10      	pop	{r4, pc}
 800eed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eeda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800eede:	e7f7      	b.n	800eed0 <memmove+0x24>

0800eee0 <strncmp>:
 800eee0:	b510      	push	{r4, lr}
 800eee2:	b16a      	cbz	r2, 800ef00 <strncmp+0x20>
 800eee4:	3901      	subs	r1, #1
 800eee6:	1884      	adds	r4, r0, r2
 800eee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eeec:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800eef0:	429a      	cmp	r2, r3
 800eef2:	d103      	bne.n	800eefc <strncmp+0x1c>
 800eef4:	42a0      	cmp	r0, r4
 800eef6:	d001      	beq.n	800eefc <strncmp+0x1c>
 800eef8:	2a00      	cmp	r2, #0
 800eefa:	d1f5      	bne.n	800eee8 <strncmp+0x8>
 800eefc:	1ad0      	subs	r0, r2, r3
 800eefe:	bd10      	pop	{r4, pc}
 800ef00:	4610      	mov	r0, r2
 800ef02:	e7fc      	b.n	800eefe <strncmp+0x1e>

0800ef04 <_sbrk_r>:
 800ef04:	b538      	push	{r3, r4, r5, lr}
 800ef06:	4d06      	ldr	r5, [pc, #24]	@ (800ef20 <_sbrk_r+0x1c>)
 800ef08:	2300      	movs	r3, #0
 800ef0a:	4604      	mov	r4, r0
 800ef0c:	4608      	mov	r0, r1
 800ef0e:	602b      	str	r3, [r5, #0]
 800ef10:	f7f5 f860 	bl	8003fd4 <_sbrk>
 800ef14:	1c43      	adds	r3, r0, #1
 800ef16:	d102      	bne.n	800ef1e <_sbrk_r+0x1a>
 800ef18:	682b      	ldr	r3, [r5, #0]
 800ef1a:	b103      	cbz	r3, 800ef1e <_sbrk_r+0x1a>
 800ef1c:	6023      	str	r3, [r4, #0]
 800ef1e:	bd38      	pop	{r3, r4, r5, pc}
 800ef20:	20006898 	.word	0x20006898

0800ef24 <memcpy>:
 800ef24:	440a      	add	r2, r1
 800ef26:	4291      	cmp	r1, r2
 800ef28:	f100 33ff 	add.w	r3, r0, #4294967295
 800ef2c:	d100      	bne.n	800ef30 <memcpy+0xc>
 800ef2e:	4770      	bx	lr
 800ef30:	b510      	push	{r4, lr}
 800ef32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef3a:	4291      	cmp	r1, r2
 800ef3c:	d1f9      	bne.n	800ef32 <memcpy+0xe>
 800ef3e:	bd10      	pop	{r4, pc}

0800ef40 <nan>:
 800ef40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ef48 <nan+0x8>
 800ef44:	4770      	bx	lr
 800ef46:	bf00      	nop
 800ef48:	00000000 	.word	0x00000000
 800ef4c:	7ff80000 	.word	0x7ff80000

0800ef50 <__assert_func>:
 800ef50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ef52:	4614      	mov	r4, r2
 800ef54:	461a      	mov	r2, r3
 800ef56:	4b09      	ldr	r3, [pc, #36]	@ (800ef7c <__assert_func+0x2c>)
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	4605      	mov	r5, r0
 800ef5c:	68d8      	ldr	r0, [r3, #12]
 800ef5e:	b14c      	cbz	r4, 800ef74 <__assert_func+0x24>
 800ef60:	4b07      	ldr	r3, [pc, #28]	@ (800ef80 <__assert_func+0x30>)
 800ef62:	9100      	str	r1, [sp, #0]
 800ef64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ef68:	4906      	ldr	r1, [pc, #24]	@ (800ef84 <__assert_func+0x34>)
 800ef6a:	462b      	mov	r3, r5
 800ef6c:	f000 fba8 	bl	800f6c0 <fiprintf>
 800ef70:	f000 fbb8 	bl	800f6e4 <abort>
 800ef74:	4b04      	ldr	r3, [pc, #16]	@ (800ef88 <__assert_func+0x38>)
 800ef76:	461c      	mov	r4, r3
 800ef78:	e7f3      	b.n	800ef62 <__assert_func+0x12>
 800ef7a:	bf00      	nop
 800ef7c:	20000240 	.word	0x20000240
 800ef80:	08011612 	.word	0x08011612
 800ef84:	0801161f 	.word	0x0801161f
 800ef88:	0801164d 	.word	0x0801164d

0800ef8c <_calloc_r>:
 800ef8c:	b570      	push	{r4, r5, r6, lr}
 800ef8e:	fba1 5402 	umull	r5, r4, r1, r2
 800ef92:	b934      	cbnz	r4, 800efa2 <_calloc_r+0x16>
 800ef94:	4629      	mov	r1, r5
 800ef96:	f7fe f9cb 	bl	800d330 <_malloc_r>
 800ef9a:	4606      	mov	r6, r0
 800ef9c:	b928      	cbnz	r0, 800efaa <_calloc_r+0x1e>
 800ef9e:	4630      	mov	r0, r6
 800efa0:	bd70      	pop	{r4, r5, r6, pc}
 800efa2:	220c      	movs	r2, #12
 800efa4:	6002      	str	r2, [r0, #0]
 800efa6:	2600      	movs	r6, #0
 800efa8:	e7f9      	b.n	800ef9e <_calloc_r+0x12>
 800efaa:	462a      	mov	r2, r5
 800efac:	4621      	mov	r1, r4
 800efae:	f7fd fa6c 	bl	800c48a <memset>
 800efb2:	e7f4      	b.n	800ef9e <_calloc_r+0x12>

0800efb4 <rshift>:
 800efb4:	6903      	ldr	r3, [r0, #16]
 800efb6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800efba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800efbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800efc2:	f100 0414 	add.w	r4, r0, #20
 800efc6:	dd45      	ble.n	800f054 <rshift+0xa0>
 800efc8:	f011 011f 	ands.w	r1, r1, #31
 800efcc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800efd0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800efd4:	d10c      	bne.n	800eff0 <rshift+0x3c>
 800efd6:	f100 0710 	add.w	r7, r0, #16
 800efda:	4629      	mov	r1, r5
 800efdc:	42b1      	cmp	r1, r6
 800efde:	d334      	bcc.n	800f04a <rshift+0x96>
 800efe0:	1a9b      	subs	r3, r3, r2
 800efe2:	009b      	lsls	r3, r3, #2
 800efe4:	1eea      	subs	r2, r5, #3
 800efe6:	4296      	cmp	r6, r2
 800efe8:	bf38      	it	cc
 800efea:	2300      	movcc	r3, #0
 800efec:	4423      	add	r3, r4
 800efee:	e015      	b.n	800f01c <rshift+0x68>
 800eff0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800eff4:	f1c1 0820 	rsb	r8, r1, #32
 800eff8:	40cf      	lsrs	r7, r1
 800effa:	f105 0e04 	add.w	lr, r5, #4
 800effe:	46a1      	mov	r9, r4
 800f000:	4576      	cmp	r6, lr
 800f002:	46f4      	mov	ip, lr
 800f004:	d815      	bhi.n	800f032 <rshift+0x7e>
 800f006:	1a9a      	subs	r2, r3, r2
 800f008:	0092      	lsls	r2, r2, #2
 800f00a:	3a04      	subs	r2, #4
 800f00c:	3501      	adds	r5, #1
 800f00e:	42ae      	cmp	r6, r5
 800f010:	bf38      	it	cc
 800f012:	2200      	movcc	r2, #0
 800f014:	18a3      	adds	r3, r4, r2
 800f016:	50a7      	str	r7, [r4, r2]
 800f018:	b107      	cbz	r7, 800f01c <rshift+0x68>
 800f01a:	3304      	adds	r3, #4
 800f01c:	1b1a      	subs	r2, r3, r4
 800f01e:	42a3      	cmp	r3, r4
 800f020:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f024:	bf08      	it	eq
 800f026:	2300      	moveq	r3, #0
 800f028:	6102      	str	r2, [r0, #16]
 800f02a:	bf08      	it	eq
 800f02c:	6143      	streq	r3, [r0, #20]
 800f02e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f032:	f8dc c000 	ldr.w	ip, [ip]
 800f036:	fa0c fc08 	lsl.w	ip, ip, r8
 800f03a:	ea4c 0707 	orr.w	r7, ip, r7
 800f03e:	f849 7b04 	str.w	r7, [r9], #4
 800f042:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f046:	40cf      	lsrs	r7, r1
 800f048:	e7da      	b.n	800f000 <rshift+0x4c>
 800f04a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f04e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f052:	e7c3      	b.n	800efdc <rshift+0x28>
 800f054:	4623      	mov	r3, r4
 800f056:	e7e1      	b.n	800f01c <rshift+0x68>

0800f058 <__hexdig_fun>:
 800f058:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f05c:	2b09      	cmp	r3, #9
 800f05e:	d802      	bhi.n	800f066 <__hexdig_fun+0xe>
 800f060:	3820      	subs	r0, #32
 800f062:	b2c0      	uxtb	r0, r0
 800f064:	4770      	bx	lr
 800f066:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f06a:	2b05      	cmp	r3, #5
 800f06c:	d801      	bhi.n	800f072 <__hexdig_fun+0x1a>
 800f06e:	3847      	subs	r0, #71	@ 0x47
 800f070:	e7f7      	b.n	800f062 <__hexdig_fun+0xa>
 800f072:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f076:	2b05      	cmp	r3, #5
 800f078:	d801      	bhi.n	800f07e <__hexdig_fun+0x26>
 800f07a:	3827      	subs	r0, #39	@ 0x27
 800f07c:	e7f1      	b.n	800f062 <__hexdig_fun+0xa>
 800f07e:	2000      	movs	r0, #0
 800f080:	4770      	bx	lr
	...

0800f084 <__gethex>:
 800f084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f088:	b085      	sub	sp, #20
 800f08a:	468a      	mov	sl, r1
 800f08c:	9302      	str	r3, [sp, #8]
 800f08e:	680b      	ldr	r3, [r1, #0]
 800f090:	9001      	str	r0, [sp, #4]
 800f092:	4690      	mov	r8, r2
 800f094:	1c9c      	adds	r4, r3, #2
 800f096:	46a1      	mov	r9, r4
 800f098:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f09c:	2830      	cmp	r0, #48	@ 0x30
 800f09e:	d0fa      	beq.n	800f096 <__gethex+0x12>
 800f0a0:	eba9 0303 	sub.w	r3, r9, r3
 800f0a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800f0a8:	f7ff ffd6 	bl	800f058 <__hexdig_fun>
 800f0ac:	4605      	mov	r5, r0
 800f0ae:	2800      	cmp	r0, #0
 800f0b0:	d168      	bne.n	800f184 <__gethex+0x100>
 800f0b2:	49a0      	ldr	r1, [pc, #640]	@ (800f334 <__gethex+0x2b0>)
 800f0b4:	2201      	movs	r2, #1
 800f0b6:	4648      	mov	r0, r9
 800f0b8:	f7ff ff12 	bl	800eee0 <strncmp>
 800f0bc:	4607      	mov	r7, r0
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	d167      	bne.n	800f192 <__gethex+0x10e>
 800f0c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f0c6:	4626      	mov	r6, r4
 800f0c8:	f7ff ffc6 	bl	800f058 <__hexdig_fun>
 800f0cc:	2800      	cmp	r0, #0
 800f0ce:	d062      	beq.n	800f196 <__gethex+0x112>
 800f0d0:	4623      	mov	r3, r4
 800f0d2:	7818      	ldrb	r0, [r3, #0]
 800f0d4:	2830      	cmp	r0, #48	@ 0x30
 800f0d6:	4699      	mov	r9, r3
 800f0d8:	f103 0301 	add.w	r3, r3, #1
 800f0dc:	d0f9      	beq.n	800f0d2 <__gethex+0x4e>
 800f0de:	f7ff ffbb 	bl	800f058 <__hexdig_fun>
 800f0e2:	fab0 f580 	clz	r5, r0
 800f0e6:	096d      	lsrs	r5, r5, #5
 800f0e8:	f04f 0b01 	mov.w	fp, #1
 800f0ec:	464a      	mov	r2, r9
 800f0ee:	4616      	mov	r6, r2
 800f0f0:	3201      	adds	r2, #1
 800f0f2:	7830      	ldrb	r0, [r6, #0]
 800f0f4:	f7ff ffb0 	bl	800f058 <__hexdig_fun>
 800f0f8:	2800      	cmp	r0, #0
 800f0fa:	d1f8      	bne.n	800f0ee <__gethex+0x6a>
 800f0fc:	498d      	ldr	r1, [pc, #564]	@ (800f334 <__gethex+0x2b0>)
 800f0fe:	2201      	movs	r2, #1
 800f100:	4630      	mov	r0, r6
 800f102:	f7ff feed 	bl	800eee0 <strncmp>
 800f106:	2800      	cmp	r0, #0
 800f108:	d13f      	bne.n	800f18a <__gethex+0x106>
 800f10a:	b944      	cbnz	r4, 800f11e <__gethex+0x9a>
 800f10c:	1c74      	adds	r4, r6, #1
 800f10e:	4622      	mov	r2, r4
 800f110:	4616      	mov	r6, r2
 800f112:	3201      	adds	r2, #1
 800f114:	7830      	ldrb	r0, [r6, #0]
 800f116:	f7ff ff9f 	bl	800f058 <__hexdig_fun>
 800f11a:	2800      	cmp	r0, #0
 800f11c:	d1f8      	bne.n	800f110 <__gethex+0x8c>
 800f11e:	1ba4      	subs	r4, r4, r6
 800f120:	00a7      	lsls	r7, r4, #2
 800f122:	7833      	ldrb	r3, [r6, #0]
 800f124:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f128:	2b50      	cmp	r3, #80	@ 0x50
 800f12a:	d13e      	bne.n	800f1aa <__gethex+0x126>
 800f12c:	7873      	ldrb	r3, [r6, #1]
 800f12e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f130:	d033      	beq.n	800f19a <__gethex+0x116>
 800f132:	2b2d      	cmp	r3, #45	@ 0x2d
 800f134:	d034      	beq.n	800f1a0 <__gethex+0x11c>
 800f136:	1c71      	adds	r1, r6, #1
 800f138:	2400      	movs	r4, #0
 800f13a:	7808      	ldrb	r0, [r1, #0]
 800f13c:	f7ff ff8c 	bl	800f058 <__hexdig_fun>
 800f140:	1e43      	subs	r3, r0, #1
 800f142:	b2db      	uxtb	r3, r3
 800f144:	2b18      	cmp	r3, #24
 800f146:	d830      	bhi.n	800f1aa <__gethex+0x126>
 800f148:	f1a0 0210 	sub.w	r2, r0, #16
 800f14c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f150:	f7ff ff82 	bl	800f058 <__hexdig_fun>
 800f154:	f100 3cff 	add.w	ip, r0, #4294967295
 800f158:	fa5f fc8c 	uxtb.w	ip, ip
 800f15c:	f1bc 0f18 	cmp.w	ip, #24
 800f160:	f04f 030a 	mov.w	r3, #10
 800f164:	d91e      	bls.n	800f1a4 <__gethex+0x120>
 800f166:	b104      	cbz	r4, 800f16a <__gethex+0xe6>
 800f168:	4252      	negs	r2, r2
 800f16a:	4417      	add	r7, r2
 800f16c:	f8ca 1000 	str.w	r1, [sl]
 800f170:	b1ed      	cbz	r5, 800f1ae <__gethex+0x12a>
 800f172:	f1bb 0f00 	cmp.w	fp, #0
 800f176:	bf0c      	ite	eq
 800f178:	2506      	moveq	r5, #6
 800f17a:	2500      	movne	r5, #0
 800f17c:	4628      	mov	r0, r5
 800f17e:	b005      	add	sp, #20
 800f180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f184:	2500      	movs	r5, #0
 800f186:	462c      	mov	r4, r5
 800f188:	e7b0      	b.n	800f0ec <__gethex+0x68>
 800f18a:	2c00      	cmp	r4, #0
 800f18c:	d1c7      	bne.n	800f11e <__gethex+0x9a>
 800f18e:	4627      	mov	r7, r4
 800f190:	e7c7      	b.n	800f122 <__gethex+0x9e>
 800f192:	464e      	mov	r6, r9
 800f194:	462f      	mov	r7, r5
 800f196:	2501      	movs	r5, #1
 800f198:	e7c3      	b.n	800f122 <__gethex+0x9e>
 800f19a:	2400      	movs	r4, #0
 800f19c:	1cb1      	adds	r1, r6, #2
 800f19e:	e7cc      	b.n	800f13a <__gethex+0xb6>
 800f1a0:	2401      	movs	r4, #1
 800f1a2:	e7fb      	b.n	800f19c <__gethex+0x118>
 800f1a4:	fb03 0002 	mla	r0, r3, r2, r0
 800f1a8:	e7ce      	b.n	800f148 <__gethex+0xc4>
 800f1aa:	4631      	mov	r1, r6
 800f1ac:	e7de      	b.n	800f16c <__gethex+0xe8>
 800f1ae:	eba6 0309 	sub.w	r3, r6, r9
 800f1b2:	3b01      	subs	r3, #1
 800f1b4:	4629      	mov	r1, r5
 800f1b6:	2b07      	cmp	r3, #7
 800f1b8:	dc0a      	bgt.n	800f1d0 <__gethex+0x14c>
 800f1ba:	9801      	ldr	r0, [sp, #4]
 800f1bc:	f7fe f944 	bl	800d448 <_Balloc>
 800f1c0:	4604      	mov	r4, r0
 800f1c2:	b940      	cbnz	r0, 800f1d6 <__gethex+0x152>
 800f1c4:	4b5c      	ldr	r3, [pc, #368]	@ (800f338 <__gethex+0x2b4>)
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	21e4      	movs	r1, #228	@ 0xe4
 800f1ca:	485c      	ldr	r0, [pc, #368]	@ (800f33c <__gethex+0x2b8>)
 800f1cc:	f7ff fec0 	bl	800ef50 <__assert_func>
 800f1d0:	3101      	adds	r1, #1
 800f1d2:	105b      	asrs	r3, r3, #1
 800f1d4:	e7ef      	b.n	800f1b6 <__gethex+0x132>
 800f1d6:	f100 0a14 	add.w	sl, r0, #20
 800f1da:	2300      	movs	r3, #0
 800f1dc:	4655      	mov	r5, sl
 800f1de:	469b      	mov	fp, r3
 800f1e0:	45b1      	cmp	r9, r6
 800f1e2:	d337      	bcc.n	800f254 <__gethex+0x1d0>
 800f1e4:	f845 bb04 	str.w	fp, [r5], #4
 800f1e8:	eba5 050a 	sub.w	r5, r5, sl
 800f1ec:	10ad      	asrs	r5, r5, #2
 800f1ee:	6125      	str	r5, [r4, #16]
 800f1f0:	4658      	mov	r0, fp
 800f1f2:	f7fe fa1b 	bl	800d62c <__hi0bits>
 800f1f6:	016d      	lsls	r5, r5, #5
 800f1f8:	f8d8 6000 	ldr.w	r6, [r8]
 800f1fc:	1a2d      	subs	r5, r5, r0
 800f1fe:	42b5      	cmp	r5, r6
 800f200:	dd54      	ble.n	800f2ac <__gethex+0x228>
 800f202:	1bad      	subs	r5, r5, r6
 800f204:	4629      	mov	r1, r5
 800f206:	4620      	mov	r0, r4
 800f208:	f7fe fda7 	bl	800dd5a <__any_on>
 800f20c:	4681      	mov	r9, r0
 800f20e:	b178      	cbz	r0, 800f230 <__gethex+0x1ac>
 800f210:	1e6b      	subs	r3, r5, #1
 800f212:	1159      	asrs	r1, r3, #5
 800f214:	f003 021f 	and.w	r2, r3, #31
 800f218:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f21c:	f04f 0901 	mov.w	r9, #1
 800f220:	fa09 f202 	lsl.w	r2, r9, r2
 800f224:	420a      	tst	r2, r1
 800f226:	d003      	beq.n	800f230 <__gethex+0x1ac>
 800f228:	454b      	cmp	r3, r9
 800f22a:	dc36      	bgt.n	800f29a <__gethex+0x216>
 800f22c:	f04f 0902 	mov.w	r9, #2
 800f230:	4629      	mov	r1, r5
 800f232:	4620      	mov	r0, r4
 800f234:	f7ff febe 	bl	800efb4 <rshift>
 800f238:	442f      	add	r7, r5
 800f23a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f23e:	42bb      	cmp	r3, r7
 800f240:	da42      	bge.n	800f2c8 <__gethex+0x244>
 800f242:	9801      	ldr	r0, [sp, #4]
 800f244:	4621      	mov	r1, r4
 800f246:	f7fe f93f 	bl	800d4c8 <_Bfree>
 800f24a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f24c:	2300      	movs	r3, #0
 800f24e:	6013      	str	r3, [r2, #0]
 800f250:	25a3      	movs	r5, #163	@ 0xa3
 800f252:	e793      	b.n	800f17c <__gethex+0xf8>
 800f254:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f258:	2a2e      	cmp	r2, #46	@ 0x2e
 800f25a:	d012      	beq.n	800f282 <__gethex+0x1fe>
 800f25c:	2b20      	cmp	r3, #32
 800f25e:	d104      	bne.n	800f26a <__gethex+0x1e6>
 800f260:	f845 bb04 	str.w	fp, [r5], #4
 800f264:	f04f 0b00 	mov.w	fp, #0
 800f268:	465b      	mov	r3, fp
 800f26a:	7830      	ldrb	r0, [r6, #0]
 800f26c:	9303      	str	r3, [sp, #12]
 800f26e:	f7ff fef3 	bl	800f058 <__hexdig_fun>
 800f272:	9b03      	ldr	r3, [sp, #12]
 800f274:	f000 000f 	and.w	r0, r0, #15
 800f278:	4098      	lsls	r0, r3
 800f27a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f27e:	3304      	adds	r3, #4
 800f280:	e7ae      	b.n	800f1e0 <__gethex+0x15c>
 800f282:	45b1      	cmp	r9, r6
 800f284:	d8ea      	bhi.n	800f25c <__gethex+0x1d8>
 800f286:	492b      	ldr	r1, [pc, #172]	@ (800f334 <__gethex+0x2b0>)
 800f288:	9303      	str	r3, [sp, #12]
 800f28a:	2201      	movs	r2, #1
 800f28c:	4630      	mov	r0, r6
 800f28e:	f7ff fe27 	bl	800eee0 <strncmp>
 800f292:	9b03      	ldr	r3, [sp, #12]
 800f294:	2800      	cmp	r0, #0
 800f296:	d1e1      	bne.n	800f25c <__gethex+0x1d8>
 800f298:	e7a2      	b.n	800f1e0 <__gethex+0x15c>
 800f29a:	1ea9      	subs	r1, r5, #2
 800f29c:	4620      	mov	r0, r4
 800f29e:	f7fe fd5c 	bl	800dd5a <__any_on>
 800f2a2:	2800      	cmp	r0, #0
 800f2a4:	d0c2      	beq.n	800f22c <__gethex+0x1a8>
 800f2a6:	f04f 0903 	mov.w	r9, #3
 800f2aa:	e7c1      	b.n	800f230 <__gethex+0x1ac>
 800f2ac:	da09      	bge.n	800f2c2 <__gethex+0x23e>
 800f2ae:	1b75      	subs	r5, r6, r5
 800f2b0:	4621      	mov	r1, r4
 800f2b2:	9801      	ldr	r0, [sp, #4]
 800f2b4:	462a      	mov	r2, r5
 800f2b6:	f7fe fb17 	bl	800d8e8 <__lshift>
 800f2ba:	1b7f      	subs	r7, r7, r5
 800f2bc:	4604      	mov	r4, r0
 800f2be:	f100 0a14 	add.w	sl, r0, #20
 800f2c2:	f04f 0900 	mov.w	r9, #0
 800f2c6:	e7b8      	b.n	800f23a <__gethex+0x1b6>
 800f2c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f2cc:	42bd      	cmp	r5, r7
 800f2ce:	dd6f      	ble.n	800f3b0 <__gethex+0x32c>
 800f2d0:	1bed      	subs	r5, r5, r7
 800f2d2:	42ae      	cmp	r6, r5
 800f2d4:	dc34      	bgt.n	800f340 <__gethex+0x2bc>
 800f2d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f2da:	2b02      	cmp	r3, #2
 800f2dc:	d022      	beq.n	800f324 <__gethex+0x2a0>
 800f2de:	2b03      	cmp	r3, #3
 800f2e0:	d024      	beq.n	800f32c <__gethex+0x2a8>
 800f2e2:	2b01      	cmp	r3, #1
 800f2e4:	d115      	bne.n	800f312 <__gethex+0x28e>
 800f2e6:	42ae      	cmp	r6, r5
 800f2e8:	d113      	bne.n	800f312 <__gethex+0x28e>
 800f2ea:	2e01      	cmp	r6, #1
 800f2ec:	d10b      	bne.n	800f306 <__gethex+0x282>
 800f2ee:	9a02      	ldr	r2, [sp, #8]
 800f2f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f2f4:	6013      	str	r3, [r2, #0]
 800f2f6:	2301      	movs	r3, #1
 800f2f8:	6123      	str	r3, [r4, #16]
 800f2fa:	f8ca 3000 	str.w	r3, [sl]
 800f2fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f300:	2562      	movs	r5, #98	@ 0x62
 800f302:	601c      	str	r4, [r3, #0]
 800f304:	e73a      	b.n	800f17c <__gethex+0xf8>
 800f306:	1e71      	subs	r1, r6, #1
 800f308:	4620      	mov	r0, r4
 800f30a:	f7fe fd26 	bl	800dd5a <__any_on>
 800f30e:	2800      	cmp	r0, #0
 800f310:	d1ed      	bne.n	800f2ee <__gethex+0x26a>
 800f312:	9801      	ldr	r0, [sp, #4]
 800f314:	4621      	mov	r1, r4
 800f316:	f7fe f8d7 	bl	800d4c8 <_Bfree>
 800f31a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f31c:	2300      	movs	r3, #0
 800f31e:	6013      	str	r3, [r2, #0]
 800f320:	2550      	movs	r5, #80	@ 0x50
 800f322:	e72b      	b.n	800f17c <__gethex+0xf8>
 800f324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f326:	2b00      	cmp	r3, #0
 800f328:	d1f3      	bne.n	800f312 <__gethex+0x28e>
 800f32a:	e7e0      	b.n	800f2ee <__gethex+0x26a>
 800f32c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f32e:	2b00      	cmp	r3, #0
 800f330:	d1dd      	bne.n	800f2ee <__gethex+0x26a>
 800f332:	e7ee      	b.n	800f312 <__gethex+0x28e>
 800f334:	080115f7 	.word	0x080115f7
 800f338:	0801158d 	.word	0x0801158d
 800f33c:	0801164e 	.word	0x0801164e
 800f340:	1e6f      	subs	r7, r5, #1
 800f342:	f1b9 0f00 	cmp.w	r9, #0
 800f346:	d130      	bne.n	800f3aa <__gethex+0x326>
 800f348:	b127      	cbz	r7, 800f354 <__gethex+0x2d0>
 800f34a:	4639      	mov	r1, r7
 800f34c:	4620      	mov	r0, r4
 800f34e:	f7fe fd04 	bl	800dd5a <__any_on>
 800f352:	4681      	mov	r9, r0
 800f354:	117a      	asrs	r2, r7, #5
 800f356:	2301      	movs	r3, #1
 800f358:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f35c:	f007 071f 	and.w	r7, r7, #31
 800f360:	40bb      	lsls	r3, r7
 800f362:	4213      	tst	r3, r2
 800f364:	4629      	mov	r1, r5
 800f366:	4620      	mov	r0, r4
 800f368:	bf18      	it	ne
 800f36a:	f049 0902 	orrne.w	r9, r9, #2
 800f36e:	f7ff fe21 	bl	800efb4 <rshift>
 800f372:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f376:	1b76      	subs	r6, r6, r5
 800f378:	2502      	movs	r5, #2
 800f37a:	f1b9 0f00 	cmp.w	r9, #0
 800f37e:	d047      	beq.n	800f410 <__gethex+0x38c>
 800f380:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f384:	2b02      	cmp	r3, #2
 800f386:	d015      	beq.n	800f3b4 <__gethex+0x330>
 800f388:	2b03      	cmp	r3, #3
 800f38a:	d017      	beq.n	800f3bc <__gethex+0x338>
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	d109      	bne.n	800f3a4 <__gethex+0x320>
 800f390:	f019 0f02 	tst.w	r9, #2
 800f394:	d006      	beq.n	800f3a4 <__gethex+0x320>
 800f396:	f8da 3000 	ldr.w	r3, [sl]
 800f39a:	ea49 0903 	orr.w	r9, r9, r3
 800f39e:	f019 0f01 	tst.w	r9, #1
 800f3a2:	d10e      	bne.n	800f3c2 <__gethex+0x33e>
 800f3a4:	f045 0510 	orr.w	r5, r5, #16
 800f3a8:	e032      	b.n	800f410 <__gethex+0x38c>
 800f3aa:	f04f 0901 	mov.w	r9, #1
 800f3ae:	e7d1      	b.n	800f354 <__gethex+0x2d0>
 800f3b0:	2501      	movs	r5, #1
 800f3b2:	e7e2      	b.n	800f37a <__gethex+0x2f6>
 800f3b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3b6:	f1c3 0301 	rsb	r3, r3, #1
 800f3ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f3bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d0f0      	beq.n	800f3a4 <__gethex+0x320>
 800f3c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f3c6:	f104 0314 	add.w	r3, r4, #20
 800f3ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f3ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f3d2:	f04f 0c00 	mov.w	ip, #0
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f3e0:	d01b      	beq.n	800f41a <__gethex+0x396>
 800f3e2:	3201      	adds	r2, #1
 800f3e4:	6002      	str	r2, [r0, #0]
 800f3e6:	2d02      	cmp	r5, #2
 800f3e8:	f104 0314 	add.w	r3, r4, #20
 800f3ec:	d13c      	bne.n	800f468 <__gethex+0x3e4>
 800f3ee:	f8d8 2000 	ldr.w	r2, [r8]
 800f3f2:	3a01      	subs	r2, #1
 800f3f4:	42b2      	cmp	r2, r6
 800f3f6:	d109      	bne.n	800f40c <__gethex+0x388>
 800f3f8:	1171      	asrs	r1, r6, #5
 800f3fa:	2201      	movs	r2, #1
 800f3fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f400:	f006 061f 	and.w	r6, r6, #31
 800f404:	fa02 f606 	lsl.w	r6, r2, r6
 800f408:	421e      	tst	r6, r3
 800f40a:	d13a      	bne.n	800f482 <__gethex+0x3fe>
 800f40c:	f045 0520 	orr.w	r5, r5, #32
 800f410:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f412:	601c      	str	r4, [r3, #0]
 800f414:	9b02      	ldr	r3, [sp, #8]
 800f416:	601f      	str	r7, [r3, #0]
 800f418:	e6b0      	b.n	800f17c <__gethex+0xf8>
 800f41a:	4299      	cmp	r1, r3
 800f41c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f420:	d8d9      	bhi.n	800f3d6 <__gethex+0x352>
 800f422:	68a3      	ldr	r3, [r4, #8]
 800f424:	459b      	cmp	fp, r3
 800f426:	db17      	blt.n	800f458 <__gethex+0x3d4>
 800f428:	6861      	ldr	r1, [r4, #4]
 800f42a:	9801      	ldr	r0, [sp, #4]
 800f42c:	3101      	adds	r1, #1
 800f42e:	f7fe f80b 	bl	800d448 <_Balloc>
 800f432:	4681      	mov	r9, r0
 800f434:	b918      	cbnz	r0, 800f43e <__gethex+0x3ba>
 800f436:	4b1a      	ldr	r3, [pc, #104]	@ (800f4a0 <__gethex+0x41c>)
 800f438:	4602      	mov	r2, r0
 800f43a:	2184      	movs	r1, #132	@ 0x84
 800f43c:	e6c5      	b.n	800f1ca <__gethex+0x146>
 800f43e:	6922      	ldr	r2, [r4, #16]
 800f440:	3202      	adds	r2, #2
 800f442:	f104 010c 	add.w	r1, r4, #12
 800f446:	0092      	lsls	r2, r2, #2
 800f448:	300c      	adds	r0, #12
 800f44a:	f7ff fd6b 	bl	800ef24 <memcpy>
 800f44e:	4621      	mov	r1, r4
 800f450:	9801      	ldr	r0, [sp, #4]
 800f452:	f7fe f839 	bl	800d4c8 <_Bfree>
 800f456:	464c      	mov	r4, r9
 800f458:	6923      	ldr	r3, [r4, #16]
 800f45a:	1c5a      	adds	r2, r3, #1
 800f45c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f460:	6122      	str	r2, [r4, #16]
 800f462:	2201      	movs	r2, #1
 800f464:	615a      	str	r2, [r3, #20]
 800f466:	e7be      	b.n	800f3e6 <__gethex+0x362>
 800f468:	6922      	ldr	r2, [r4, #16]
 800f46a:	455a      	cmp	r2, fp
 800f46c:	dd0b      	ble.n	800f486 <__gethex+0x402>
 800f46e:	2101      	movs	r1, #1
 800f470:	4620      	mov	r0, r4
 800f472:	f7ff fd9f 	bl	800efb4 <rshift>
 800f476:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f47a:	3701      	adds	r7, #1
 800f47c:	42bb      	cmp	r3, r7
 800f47e:	f6ff aee0 	blt.w	800f242 <__gethex+0x1be>
 800f482:	2501      	movs	r5, #1
 800f484:	e7c2      	b.n	800f40c <__gethex+0x388>
 800f486:	f016 061f 	ands.w	r6, r6, #31
 800f48a:	d0fa      	beq.n	800f482 <__gethex+0x3fe>
 800f48c:	4453      	add	r3, sl
 800f48e:	f1c6 0620 	rsb	r6, r6, #32
 800f492:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f496:	f7fe f8c9 	bl	800d62c <__hi0bits>
 800f49a:	42b0      	cmp	r0, r6
 800f49c:	dbe7      	blt.n	800f46e <__gethex+0x3ea>
 800f49e:	e7f0      	b.n	800f482 <__gethex+0x3fe>
 800f4a0:	0801158d 	.word	0x0801158d

0800f4a4 <L_shift>:
 800f4a4:	f1c2 0208 	rsb	r2, r2, #8
 800f4a8:	0092      	lsls	r2, r2, #2
 800f4aa:	b570      	push	{r4, r5, r6, lr}
 800f4ac:	f1c2 0620 	rsb	r6, r2, #32
 800f4b0:	6843      	ldr	r3, [r0, #4]
 800f4b2:	6804      	ldr	r4, [r0, #0]
 800f4b4:	fa03 f506 	lsl.w	r5, r3, r6
 800f4b8:	432c      	orrs	r4, r5
 800f4ba:	40d3      	lsrs	r3, r2
 800f4bc:	6004      	str	r4, [r0, #0]
 800f4be:	f840 3f04 	str.w	r3, [r0, #4]!
 800f4c2:	4288      	cmp	r0, r1
 800f4c4:	d3f4      	bcc.n	800f4b0 <L_shift+0xc>
 800f4c6:	bd70      	pop	{r4, r5, r6, pc}

0800f4c8 <__match>:
 800f4c8:	b530      	push	{r4, r5, lr}
 800f4ca:	6803      	ldr	r3, [r0, #0]
 800f4cc:	3301      	adds	r3, #1
 800f4ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4d2:	b914      	cbnz	r4, 800f4da <__match+0x12>
 800f4d4:	6003      	str	r3, [r0, #0]
 800f4d6:	2001      	movs	r0, #1
 800f4d8:	bd30      	pop	{r4, r5, pc}
 800f4da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f4e2:	2d19      	cmp	r5, #25
 800f4e4:	bf98      	it	ls
 800f4e6:	3220      	addls	r2, #32
 800f4e8:	42a2      	cmp	r2, r4
 800f4ea:	d0f0      	beq.n	800f4ce <__match+0x6>
 800f4ec:	2000      	movs	r0, #0
 800f4ee:	e7f3      	b.n	800f4d8 <__match+0x10>

0800f4f0 <__hexnan>:
 800f4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4f4:	680b      	ldr	r3, [r1, #0]
 800f4f6:	6801      	ldr	r1, [r0, #0]
 800f4f8:	115e      	asrs	r6, r3, #5
 800f4fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f4fe:	f013 031f 	ands.w	r3, r3, #31
 800f502:	b087      	sub	sp, #28
 800f504:	bf18      	it	ne
 800f506:	3604      	addne	r6, #4
 800f508:	2500      	movs	r5, #0
 800f50a:	1f37      	subs	r7, r6, #4
 800f50c:	4682      	mov	sl, r0
 800f50e:	4690      	mov	r8, r2
 800f510:	9301      	str	r3, [sp, #4]
 800f512:	f846 5c04 	str.w	r5, [r6, #-4]
 800f516:	46b9      	mov	r9, r7
 800f518:	463c      	mov	r4, r7
 800f51a:	9502      	str	r5, [sp, #8]
 800f51c:	46ab      	mov	fp, r5
 800f51e:	784a      	ldrb	r2, [r1, #1]
 800f520:	1c4b      	adds	r3, r1, #1
 800f522:	9303      	str	r3, [sp, #12]
 800f524:	b342      	cbz	r2, 800f578 <__hexnan+0x88>
 800f526:	4610      	mov	r0, r2
 800f528:	9105      	str	r1, [sp, #20]
 800f52a:	9204      	str	r2, [sp, #16]
 800f52c:	f7ff fd94 	bl	800f058 <__hexdig_fun>
 800f530:	2800      	cmp	r0, #0
 800f532:	d151      	bne.n	800f5d8 <__hexnan+0xe8>
 800f534:	9a04      	ldr	r2, [sp, #16]
 800f536:	9905      	ldr	r1, [sp, #20]
 800f538:	2a20      	cmp	r2, #32
 800f53a:	d818      	bhi.n	800f56e <__hexnan+0x7e>
 800f53c:	9b02      	ldr	r3, [sp, #8]
 800f53e:	459b      	cmp	fp, r3
 800f540:	dd13      	ble.n	800f56a <__hexnan+0x7a>
 800f542:	454c      	cmp	r4, r9
 800f544:	d206      	bcs.n	800f554 <__hexnan+0x64>
 800f546:	2d07      	cmp	r5, #7
 800f548:	dc04      	bgt.n	800f554 <__hexnan+0x64>
 800f54a:	462a      	mov	r2, r5
 800f54c:	4649      	mov	r1, r9
 800f54e:	4620      	mov	r0, r4
 800f550:	f7ff ffa8 	bl	800f4a4 <L_shift>
 800f554:	4544      	cmp	r4, r8
 800f556:	d952      	bls.n	800f5fe <__hexnan+0x10e>
 800f558:	2300      	movs	r3, #0
 800f55a:	f1a4 0904 	sub.w	r9, r4, #4
 800f55e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f562:	f8cd b008 	str.w	fp, [sp, #8]
 800f566:	464c      	mov	r4, r9
 800f568:	461d      	mov	r5, r3
 800f56a:	9903      	ldr	r1, [sp, #12]
 800f56c:	e7d7      	b.n	800f51e <__hexnan+0x2e>
 800f56e:	2a29      	cmp	r2, #41	@ 0x29
 800f570:	d157      	bne.n	800f622 <__hexnan+0x132>
 800f572:	3102      	adds	r1, #2
 800f574:	f8ca 1000 	str.w	r1, [sl]
 800f578:	f1bb 0f00 	cmp.w	fp, #0
 800f57c:	d051      	beq.n	800f622 <__hexnan+0x132>
 800f57e:	454c      	cmp	r4, r9
 800f580:	d206      	bcs.n	800f590 <__hexnan+0xa0>
 800f582:	2d07      	cmp	r5, #7
 800f584:	dc04      	bgt.n	800f590 <__hexnan+0xa0>
 800f586:	462a      	mov	r2, r5
 800f588:	4649      	mov	r1, r9
 800f58a:	4620      	mov	r0, r4
 800f58c:	f7ff ff8a 	bl	800f4a4 <L_shift>
 800f590:	4544      	cmp	r4, r8
 800f592:	d936      	bls.n	800f602 <__hexnan+0x112>
 800f594:	f1a8 0204 	sub.w	r2, r8, #4
 800f598:	4623      	mov	r3, r4
 800f59a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f59e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f5a2:	429f      	cmp	r7, r3
 800f5a4:	d2f9      	bcs.n	800f59a <__hexnan+0xaa>
 800f5a6:	1b3b      	subs	r3, r7, r4
 800f5a8:	f023 0303 	bic.w	r3, r3, #3
 800f5ac:	3304      	adds	r3, #4
 800f5ae:	3401      	adds	r4, #1
 800f5b0:	3e03      	subs	r6, #3
 800f5b2:	42b4      	cmp	r4, r6
 800f5b4:	bf88      	it	hi
 800f5b6:	2304      	movhi	r3, #4
 800f5b8:	4443      	add	r3, r8
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	f843 2b04 	str.w	r2, [r3], #4
 800f5c0:	429f      	cmp	r7, r3
 800f5c2:	d2fb      	bcs.n	800f5bc <__hexnan+0xcc>
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	b91b      	cbnz	r3, 800f5d0 <__hexnan+0xe0>
 800f5c8:	4547      	cmp	r7, r8
 800f5ca:	d128      	bne.n	800f61e <__hexnan+0x12e>
 800f5cc:	2301      	movs	r3, #1
 800f5ce:	603b      	str	r3, [r7, #0]
 800f5d0:	2005      	movs	r0, #5
 800f5d2:	b007      	add	sp, #28
 800f5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5d8:	3501      	adds	r5, #1
 800f5da:	2d08      	cmp	r5, #8
 800f5dc:	f10b 0b01 	add.w	fp, fp, #1
 800f5e0:	dd06      	ble.n	800f5f0 <__hexnan+0x100>
 800f5e2:	4544      	cmp	r4, r8
 800f5e4:	d9c1      	bls.n	800f56a <__hexnan+0x7a>
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f5ec:	2501      	movs	r5, #1
 800f5ee:	3c04      	subs	r4, #4
 800f5f0:	6822      	ldr	r2, [r4, #0]
 800f5f2:	f000 000f 	and.w	r0, r0, #15
 800f5f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f5fa:	6020      	str	r0, [r4, #0]
 800f5fc:	e7b5      	b.n	800f56a <__hexnan+0x7a>
 800f5fe:	2508      	movs	r5, #8
 800f600:	e7b3      	b.n	800f56a <__hexnan+0x7a>
 800f602:	9b01      	ldr	r3, [sp, #4]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d0dd      	beq.n	800f5c4 <__hexnan+0xd4>
 800f608:	f1c3 0320 	rsb	r3, r3, #32
 800f60c:	f04f 32ff 	mov.w	r2, #4294967295
 800f610:	40da      	lsrs	r2, r3
 800f612:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f616:	4013      	ands	r3, r2
 800f618:	f846 3c04 	str.w	r3, [r6, #-4]
 800f61c:	e7d2      	b.n	800f5c4 <__hexnan+0xd4>
 800f61e:	3f04      	subs	r7, #4
 800f620:	e7d0      	b.n	800f5c4 <__hexnan+0xd4>
 800f622:	2004      	movs	r0, #4
 800f624:	e7d5      	b.n	800f5d2 <__hexnan+0xe2>

0800f626 <__ascii_mbtowc>:
 800f626:	b082      	sub	sp, #8
 800f628:	b901      	cbnz	r1, 800f62c <__ascii_mbtowc+0x6>
 800f62a:	a901      	add	r1, sp, #4
 800f62c:	b142      	cbz	r2, 800f640 <__ascii_mbtowc+0x1a>
 800f62e:	b14b      	cbz	r3, 800f644 <__ascii_mbtowc+0x1e>
 800f630:	7813      	ldrb	r3, [r2, #0]
 800f632:	600b      	str	r3, [r1, #0]
 800f634:	7812      	ldrb	r2, [r2, #0]
 800f636:	1e10      	subs	r0, r2, #0
 800f638:	bf18      	it	ne
 800f63a:	2001      	movne	r0, #1
 800f63c:	b002      	add	sp, #8
 800f63e:	4770      	bx	lr
 800f640:	4610      	mov	r0, r2
 800f642:	e7fb      	b.n	800f63c <__ascii_mbtowc+0x16>
 800f644:	f06f 0001 	mvn.w	r0, #1
 800f648:	e7f8      	b.n	800f63c <__ascii_mbtowc+0x16>

0800f64a <_realloc_r>:
 800f64a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f64e:	4607      	mov	r7, r0
 800f650:	4614      	mov	r4, r2
 800f652:	460d      	mov	r5, r1
 800f654:	b921      	cbnz	r1, 800f660 <_realloc_r+0x16>
 800f656:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f65a:	4611      	mov	r1, r2
 800f65c:	f7fd be68 	b.w	800d330 <_malloc_r>
 800f660:	b92a      	cbnz	r2, 800f66e <_realloc_r+0x24>
 800f662:	f7fd fdf1 	bl	800d248 <_free_r>
 800f666:	4625      	mov	r5, r4
 800f668:	4628      	mov	r0, r5
 800f66a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f66e:	f000 f840 	bl	800f6f2 <_malloc_usable_size_r>
 800f672:	4284      	cmp	r4, r0
 800f674:	4606      	mov	r6, r0
 800f676:	d802      	bhi.n	800f67e <_realloc_r+0x34>
 800f678:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f67c:	d8f4      	bhi.n	800f668 <_realloc_r+0x1e>
 800f67e:	4621      	mov	r1, r4
 800f680:	4638      	mov	r0, r7
 800f682:	f7fd fe55 	bl	800d330 <_malloc_r>
 800f686:	4680      	mov	r8, r0
 800f688:	b908      	cbnz	r0, 800f68e <_realloc_r+0x44>
 800f68a:	4645      	mov	r5, r8
 800f68c:	e7ec      	b.n	800f668 <_realloc_r+0x1e>
 800f68e:	42b4      	cmp	r4, r6
 800f690:	4622      	mov	r2, r4
 800f692:	4629      	mov	r1, r5
 800f694:	bf28      	it	cs
 800f696:	4632      	movcs	r2, r6
 800f698:	f7ff fc44 	bl	800ef24 <memcpy>
 800f69c:	4629      	mov	r1, r5
 800f69e:	4638      	mov	r0, r7
 800f6a0:	f7fd fdd2 	bl	800d248 <_free_r>
 800f6a4:	e7f1      	b.n	800f68a <_realloc_r+0x40>

0800f6a6 <__ascii_wctomb>:
 800f6a6:	4603      	mov	r3, r0
 800f6a8:	4608      	mov	r0, r1
 800f6aa:	b141      	cbz	r1, 800f6be <__ascii_wctomb+0x18>
 800f6ac:	2aff      	cmp	r2, #255	@ 0xff
 800f6ae:	d904      	bls.n	800f6ba <__ascii_wctomb+0x14>
 800f6b0:	228a      	movs	r2, #138	@ 0x8a
 800f6b2:	601a      	str	r2, [r3, #0]
 800f6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800f6b8:	4770      	bx	lr
 800f6ba:	700a      	strb	r2, [r1, #0]
 800f6bc:	2001      	movs	r0, #1
 800f6be:	4770      	bx	lr

0800f6c0 <fiprintf>:
 800f6c0:	b40e      	push	{r1, r2, r3}
 800f6c2:	b503      	push	{r0, r1, lr}
 800f6c4:	4601      	mov	r1, r0
 800f6c6:	ab03      	add	r3, sp, #12
 800f6c8:	4805      	ldr	r0, [pc, #20]	@ (800f6e0 <fiprintf+0x20>)
 800f6ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6ce:	6800      	ldr	r0, [r0, #0]
 800f6d0:	9301      	str	r3, [sp, #4]
 800f6d2:	f000 f83f 	bl	800f754 <_vfiprintf_r>
 800f6d6:	b002      	add	sp, #8
 800f6d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800f6dc:	b003      	add	sp, #12
 800f6de:	4770      	bx	lr
 800f6e0:	20000240 	.word	0x20000240

0800f6e4 <abort>:
 800f6e4:	b508      	push	{r3, lr}
 800f6e6:	2006      	movs	r0, #6
 800f6e8:	f000 fa08 	bl	800fafc <raise>
 800f6ec:	2001      	movs	r0, #1
 800f6ee:	f7f4 fbf9 	bl	8003ee4 <_exit>

0800f6f2 <_malloc_usable_size_r>:
 800f6f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6f6:	1f18      	subs	r0, r3, #4
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	bfbc      	itt	lt
 800f6fc:	580b      	ldrlt	r3, [r1, r0]
 800f6fe:	18c0      	addlt	r0, r0, r3
 800f700:	4770      	bx	lr

0800f702 <__sfputc_r>:
 800f702:	6893      	ldr	r3, [r2, #8]
 800f704:	3b01      	subs	r3, #1
 800f706:	2b00      	cmp	r3, #0
 800f708:	b410      	push	{r4}
 800f70a:	6093      	str	r3, [r2, #8]
 800f70c:	da08      	bge.n	800f720 <__sfputc_r+0x1e>
 800f70e:	6994      	ldr	r4, [r2, #24]
 800f710:	42a3      	cmp	r3, r4
 800f712:	db01      	blt.n	800f718 <__sfputc_r+0x16>
 800f714:	290a      	cmp	r1, #10
 800f716:	d103      	bne.n	800f720 <__sfputc_r+0x1e>
 800f718:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f71c:	f000 b932 	b.w	800f984 <__swbuf_r>
 800f720:	6813      	ldr	r3, [r2, #0]
 800f722:	1c58      	adds	r0, r3, #1
 800f724:	6010      	str	r0, [r2, #0]
 800f726:	7019      	strb	r1, [r3, #0]
 800f728:	4608      	mov	r0, r1
 800f72a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f72e:	4770      	bx	lr

0800f730 <__sfputs_r>:
 800f730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f732:	4606      	mov	r6, r0
 800f734:	460f      	mov	r7, r1
 800f736:	4614      	mov	r4, r2
 800f738:	18d5      	adds	r5, r2, r3
 800f73a:	42ac      	cmp	r4, r5
 800f73c:	d101      	bne.n	800f742 <__sfputs_r+0x12>
 800f73e:	2000      	movs	r0, #0
 800f740:	e007      	b.n	800f752 <__sfputs_r+0x22>
 800f742:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f746:	463a      	mov	r2, r7
 800f748:	4630      	mov	r0, r6
 800f74a:	f7ff ffda 	bl	800f702 <__sfputc_r>
 800f74e:	1c43      	adds	r3, r0, #1
 800f750:	d1f3      	bne.n	800f73a <__sfputs_r+0xa>
 800f752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f754 <_vfiprintf_r>:
 800f754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f758:	460d      	mov	r5, r1
 800f75a:	b09d      	sub	sp, #116	@ 0x74
 800f75c:	4614      	mov	r4, r2
 800f75e:	4698      	mov	r8, r3
 800f760:	4606      	mov	r6, r0
 800f762:	b118      	cbz	r0, 800f76c <_vfiprintf_r+0x18>
 800f764:	6a03      	ldr	r3, [r0, #32]
 800f766:	b90b      	cbnz	r3, 800f76c <_vfiprintf_r+0x18>
 800f768:	f7fc fdf4 	bl	800c354 <__sinit>
 800f76c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f76e:	07d9      	lsls	r1, r3, #31
 800f770:	d405      	bmi.n	800f77e <_vfiprintf_r+0x2a>
 800f772:	89ab      	ldrh	r3, [r5, #12]
 800f774:	059a      	lsls	r2, r3, #22
 800f776:	d402      	bmi.n	800f77e <_vfiprintf_r+0x2a>
 800f778:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f77a:	f7fc ff04 	bl	800c586 <__retarget_lock_acquire_recursive>
 800f77e:	89ab      	ldrh	r3, [r5, #12]
 800f780:	071b      	lsls	r3, r3, #28
 800f782:	d501      	bpl.n	800f788 <_vfiprintf_r+0x34>
 800f784:	692b      	ldr	r3, [r5, #16]
 800f786:	b99b      	cbnz	r3, 800f7b0 <_vfiprintf_r+0x5c>
 800f788:	4629      	mov	r1, r5
 800f78a:	4630      	mov	r0, r6
 800f78c:	f000 f938 	bl	800fa00 <__swsetup_r>
 800f790:	b170      	cbz	r0, 800f7b0 <_vfiprintf_r+0x5c>
 800f792:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f794:	07dc      	lsls	r4, r3, #31
 800f796:	d504      	bpl.n	800f7a2 <_vfiprintf_r+0x4e>
 800f798:	f04f 30ff 	mov.w	r0, #4294967295
 800f79c:	b01d      	add	sp, #116	@ 0x74
 800f79e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7a2:	89ab      	ldrh	r3, [r5, #12]
 800f7a4:	0598      	lsls	r0, r3, #22
 800f7a6:	d4f7      	bmi.n	800f798 <_vfiprintf_r+0x44>
 800f7a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f7aa:	f7fc feed 	bl	800c588 <__retarget_lock_release_recursive>
 800f7ae:	e7f3      	b.n	800f798 <_vfiprintf_r+0x44>
 800f7b0:	2300      	movs	r3, #0
 800f7b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7b4:	2320      	movs	r3, #32
 800f7b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f7ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800f7be:	2330      	movs	r3, #48	@ 0x30
 800f7c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f970 <_vfiprintf_r+0x21c>
 800f7c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f7c8:	f04f 0901 	mov.w	r9, #1
 800f7cc:	4623      	mov	r3, r4
 800f7ce:	469a      	mov	sl, r3
 800f7d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7d4:	b10a      	cbz	r2, 800f7da <_vfiprintf_r+0x86>
 800f7d6:	2a25      	cmp	r2, #37	@ 0x25
 800f7d8:	d1f9      	bne.n	800f7ce <_vfiprintf_r+0x7a>
 800f7da:	ebba 0b04 	subs.w	fp, sl, r4
 800f7de:	d00b      	beq.n	800f7f8 <_vfiprintf_r+0xa4>
 800f7e0:	465b      	mov	r3, fp
 800f7e2:	4622      	mov	r2, r4
 800f7e4:	4629      	mov	r1, r5
 800f7e6:	4630      	mov	r0, r6
 800f7e8:	f7ff ffa2 	bl	800f730 <__sfputs_r>
 800f7ec:	3001      	adds	r0, #1
 800f7ee:	f000 80a7 	beq.w	800f940 <_vfiprintf_r+0x1ec>
 800f7f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f7f4:	445a      	add	r2, fp
 800f7f6:	9209      	str	r2, [sp, #36]	@ 0x24
 800f7f8:	f89a 3000 	ldrb.w	r3, [sl]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	f000 809f 	beq.w	800f940 <_vfiprintf_r+0x1ec>
 800f802:	2300      	movs	r3, #0
 800f804:	f04f 32ff 	mov.w	r2, #4294967295
 800f808:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f80c:	f10a 0a01 	add.w	sl, sl, #1
 800f810:	9304      	str	r3, [sp, #16]
 800f812:	9307      	str	r3, [sp, #28]
 800f814:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f818:	931a      	str	r3, [sp, #104]	@ 0x68
 800f81a:	4654      	mov	r4, sl
 800f81c:	2205      	movs	r2, #5
 800f81e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f822:	4853      	ldr	r0, [pc, #332]	@ (800f970 <_vfiprintf_r+0x21c>)
 800f824:	f7f0 fcfc 	bl	8000220 <memchr>
 800f828:	9a04      	ldr	r2, [sp, #16]
 800f82a:	b9d8      	cbnz	r0, 800f864 <_vfiprintf_r+0x110>
 800f82c:	06d1      	lsls	r1, r2, #27
 800f82e:	bf44      	itt	mi
 800f830:	2320      	movmi	r3, #32
 800f832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f836:	0713      	lsls	r3, r2, #28
 800f838:	bf44      	itt	mi
 800f83a:	232b      	movmi	r3, #43	@ 0x2b
 800f83c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f840:	f89a 3000 	ldrb.w	r3, [sl]
 800f844:	2b2a      	cmp	r3, #42	@ 0x2a
 800f846:	d015      	beq.n	800f874 <_vfiprintf_r+0x120>
 800f848:	9a07      	ldr	r2, [sp, #28]
 800f84a:	4654      	mov	r4, sl
 800f84c:	2000      	movs	r0, #0
 800f84e:	f04f 0c0a 	mov.w	ip, #10
 800f852:	4621      	mov	r1, r4
 800f854:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f858:	3b30      	subs	r3, #48	@ 0x30
 800f85a:	2b09      	cmp	r3, #9
 800f85c:	d94b      	bls.n	800f8f6 <_vfiprintf_r+0x1a2>
 800f85e:	b1b0      	cbz	r0, 800f88e <_vfiprintf_r+0x13a>
 800f860:	9207      	str	r2, [sp, #28]
 800f862:	e014      	b.n	800f88e <_vfiprintf_r+0x13a>
 800f864:	eba0 0308 	sub.w	r3, r0, r8
 800f868:	fa09 f303 	lsl.w	r3, r9, r3
 800f86c:	4313      	orrs	r3, r2
 800f86e:	9304      	str	r3, [sp, #16]
 800f870:	46a2      	mov	sl, r4
 800f872:	e7d2      	b.n	800f81a <_vfiprintf_r+0xc6>
 800f874:	9b03      	ldr	r3, [sp, #12]
 800f876:	1d19      	adds	r1, r3, #4
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	9103      	str	r1, [sp, #12]
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	bfbb      	ittet	lt
 800f880:	425b      	neglt	r3, r3
 800f882:	f042 0202 	orrlt.w	r2, r2, #2
 800f886:	9307      	strge	r3, [sp, #28]
 800f888:	9307      	strlt	r3, [sp, #28]
 800f88a:	bfb8      	it	lt
 800f88c:	9204      	strlt	r2, [sp, #16]
 800f88e:	7823      	ldrb	r3, [r4, #0]
 800f890:	2b2e      	cmp	r3, #46	@ 0x2e
 800f892:	d10a      	bne.n	800f8aa <_vfiprintf_r+0x156>
 800f894:	7863      	ldrb	r3, [r4, #1]
 800f896:	2b2a      	cmp	r3, #42	@ 0x2a
 800f898:	d132      	bne.n	800f900 <_vfiprintf_r+0x1ac>
 800f89a:	9b03      	ldr	r3, [sp, #12]
 800f89c:	1d1a      	adds	r2, r3, #4
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	9203      	str	r2, [sp, #12]
 800f8a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f8a6:	3402      	adds	r4, #2
 800f8a8:	9305      	str	r3, [sp, #20]
 800f8aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f980 <_vfiprintf_r+0x22c>
 800f8ae:	7821      	ldrb	r1, [r4, #0]
 800f8b0:	2203      	movs	r2, #3
 800f8b2:	4650      	mov	r0, sl
 800f8b4:	f7f0 fcb4 	bl	8000220 <memchr>
 800f8b8:	b138      	cbz	r0, 800f8ca <_vfiprintf_r+0x176>
 800f8ba:	9b04      	ldr	r3, [sp, #16]
 800f8bc:	eba0 000a 	sub.w	r0, r0, sl
 800f8c0:	2240      	movs	r2, #64	@ 0x40
 800f8c2:	4082      	lsls	r2, r0
 800f8c4:	4313      	orrs	r3, r2
 800f8c6:	3401      	adds	r4, #1
 800f8c8:	9304      	str	r3, [sp, #16]
 800f8ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8ce:	4829      	ldr	r0, [pc, #164]	@ (800f974 <_vfiprintf_r+0x220>)
 800f8d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f8d4:	2206      	movs	r2, #6
 800f8d6:	f7f0 fca3 	bl	8000220 <memchr>
 800f8da:	2800      	cmp	r0, #0
 800f8dc:	d03f      	beq.n	800f95e <_vfiprintf_r+0x20a>
 800f8de:	4b26      	ldr	r3, [pc, #152]	@ (800f978 <_vfiprintf_r+0x224>)
 800f8e0:	bb1b      	cbnz	r3, 800f92a <_vfiprintf_r+0x1d6>
 800f8e2:	9b03      	ldr	r3, [sp, #12]
 800f8e4:	3307      	adds	r3, #7
 800f8e6:	f023 0307 	bic.w	r3, r3, #7
 800f8ea:	3308      	adds	r3, #8
 800f8ec:	9303      	str	r3, [sp, #12]
 800f8ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f8f0:	443b      	add	r3, r7
 800f8f2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f8f4:	e76a      	b.n	800f7cc <_vfiprintf_r+0x78>
 800f8f6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f8fa:	460c      	mov	r4, r1
 800f8fc:	2001      	movs	r0, #1
 800f8fe:	e7a8      	b.n	800f852 <_vfiprintf_r+0xfe>
 800f900:	2300      	movs	r3, #0
 800f902:	3401      	adds	r4, #1
 800f904:	9305      	str	r3, [sp, #20]
 800f906:	4619      	mov	r1, r3
 800f908:	f04f 0c0a 	mov.w	ip, #10
 800f90c:	4620      	mov	r0, r4
 800f90e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f912:	3a30      	subs	r2, #48	@ 0x30
 800f914:	2a09      	cmp	r2, #9
 800f916:	d903      	bls.n	800f920 <_vfiprintf_r+0x1cc>
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d0c6      	beq.n	800f8aa <_vfiprintf_r+0x156>
 800f91c:	9105      	str	r1, [sp, #20]
 800f91e:	e7c4      	b.n	800f8aa <_vfiprintf_r+0x156>
 800f920:	fb0c 2101 	mla	r1, ip, r1, r2
 800f924:	4604      	mov	r4, r0
 800f926:	2301      	movs	r3, #1
 800f928:	e7f0      	b.n	800f90c <_vfiprintf_r+0x1b8>
 800f92a:	ab03      	add	r3, sp, #12
 800f92c:	9300      	str	r3, [sp, #0]
 800f92e:	462a      	mov	r2, r5
 800f930:	4b12      	ldr	r3, [pc, #72]	@ (800f97c <_vfiprintf_r+0x228>)
 800f932:	a904      	add	r1, sp, #16
 800f934:	4630      	mov	r0, r6
 800f936:	f7fb febd 	bl	800b6b4 <_printf_float>
 800f93a:	4607      	mov	r7, r0
 800f93c:	1c78      	adds	r0, r7, #1
 800f93e:	d1d6      	bne.n	800f8ee <_vfiprintf_r+0x19a>
 800f940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f942:	07d9      	lsls	r1, r3, #31
 800f944:	d405      	bmi.n	800f952 <_vfiprintf_r+0x1fe>
 800f946:	89ab      	ldrh	r3, [r5, #12]
 800f948:	059a      	lsls	r2, r3, #22
 800f94a:	d402      	bmi.n	800f952 <_vfiprintf_r+0x1fe>
 800f94c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f94e:	f7fc fe1b 	bl	800c588 <__retarget_lock_release_recursive>
 800f952:	89ab      	ldrh	r3, [r5, #12]
 800f954:	065b      	lsls	r3, r3, #25
 800f956:	f53f af1f 	bmi.w	800f798 <_vfiprintf_r+0x44>
 800f95a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f95c:	e71e      	b.n	800f79c <_vfiprintf_r+0x48>
 800f95e:	ab03      	add	r3, sp, #12
 800f960:	9300      	str	r3, [sp, #0]
 800f962:	462a      	mov	r2, r5
 800f964:	4b05      	ldr	r3, [pc, #20]	@ (800f97c <_vfiprintf_r+0x228>)
 800f966:	a904      	add	r1, sp, #16
 800f968:	4630      	mov	r0, r6
 800f96a:	f7fc f93b 	bl	800bbe4 <_printf_i>
 800f96e:	e7e4      	b.n	800f93a <_vfiprintf_r+0x1e6>
 800f970:	080115f9 	.word	0x080115f9
 800f974:	08011603 	.word	0x08011603
 800f978:	0800b6b5 	.word	0x0800b6b5
 800f97c:	0800f731 	.word	0x0800f731
 800f980:	080115ff 	.word	0x080115ff

0800f984 <__swbuf_r>:
 800f984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f986:	460e      	mov	r6, r1
 800f988:	4614      	mov	r4, r2
 800f98a:	4605      	mov	r5, r0
 800f98c:	b118      	cbz	r0, 800f996 <__swbuf_r+0x12>
 800f98e:	6a03      	ldr	r3, [r0, #32]
 800f990:	b90b      	cbnz	r3, 800f996 <__swbuf_r+0x12>
 800f992:	f7fc fcdf 	bl	800c354 <__sinit>
 800f996:	69a3      	ldr	r3, [r4, #24]
 800f998:	60a3      	str	r3, [r4, #8]
 800f99a:	89a3      	ldrh	r3, [r4, #12]
 800f99c:	071a      	lsls	r2, r3, #28
 800f99e:	d501      	bpl.n	800f9a4 <__swbuf_r+0x20>
 800f9a0:	6923      	ldr	r3, [r4, #16]
 800f9a2:	b943      	cbnz	r3, 800f9b6 <__swbuf_r+0x32>
 800f9a4:	4621      	mov	r1, r4
 800f9a6:	4628      	mov	r0, r5
 800f9a8:	f000 f82a 	bl	800fa00 <__swsetup_r>
 800f9ac:	b118      	cbz	r0, 800f9b6 <__swbuf_r+0x32>
 800f9ae:	f04f 37ff 	mov.w	r7, #4294967295
 800f9b2:	4638      	mov	r0, r7
 800f9b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f9b6:	6823      	ldr	r3, [r4, #0]
 800f9b8:	6922      	ldr	r2, [r4, #16]
 800f9ba:	1a98      	subs	r0, r3, r2
 800f9bc:	6963      	ldr	r3, [r4, #20]
 800f9be:	b2f6      	uxtb	r6, r6
 800f9c0:	4283      	cmp	r3, r0
 800f9c2:	4637      	mov	r7, r6
 800f9c4:	dc05      	bgt.n	800f9d2 <__swbuf_r+0x4e>
 800f9c6:	4621      	mov	r1, r4
 800f9c8:	4628      	mov	r0, r5
 800f9ca:	f7ff fa47 	bl	800ee5c <_fflush_r>
 800f9ce:	2800      	cmp	r0, #0
 800f9d0:	d1ed      	bne.n	800f9ae <__swbuf_r+0x2a>
 800f9d2:	68a3      	ldr	r3, [r4, #8]
 800f9d4:	3b01      	subs	r3, #1
 800f9d6:	60a3      	str	r3, [r4, #8]
 800f9d8:	6823      	ldr	r3, [r4, #0]
 800f9da:	1c5a      	adds	r2, r3, #1
 800f9dc:	6022      	str	r2, [r4, #0]
 800f9de:	701e      	strb	r6, [r3, #0]
 800f9e0:	6962      	ldr	r2, [r4, #20]
 800f9e2:	1c43      	adds	r3, r0, #1
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d004      	beq.n	800f9f2 <__swbuf_r+0x6e>
 800f9e8:	89a3      	ldrh	r3, [r4, #12]
 800f9ea:	07db      	lsls	r3, r3, #31
 800f9ec:	d5e1      	bpl.n	800f9b2 <__swbuf_r+0x2e>
 800f9ee:	2e0a      	cmp	r6, #10
 800f9f0:	d1df      	bne.n	800f9b2 <__swbuf_r+0x2e>
 800f9f2:	4621      	mov	r1, r4
 800f9f4:	4628      	mov	r0, r5
 800f9f6:	f7ff fa31 	bl	800ee5c <_fflush_r>
 800f9fa:	2800      	cmp	r0, #0
 800f9fc:	d0d9      	beq.n	800f9b2 <__swbuf_r+0x2e>
 800f9fe:	e7d6      	b.n	800f9ae <__swbuf_r+0x2a>

0800fa00 <__swsetup_r>:
 800fa00:	b538      	push	{r3, r4, r5, lr}
 800fa02:	4b29      	ldr	r3, [pc, #164]	@ (800faa8 <__swsetup_r+0xa8>)
 800fa04:	4605      	mov	r5, r0
 800fa06:	6818      	ldr	r0, [r3, #0]
 800fa08:	460c      	mov	r4, r1
 800fa0a:	b118      	cbz	r0, 800fa14 <__swsetup_r+0x14>
 800fa0c:	6a03      	ldr	r3, [r0, #32]
 800fa0e:	b90b      	cbnz	r3, 800fa14 <__swsetup_r+0x14>
 800fa10:	f7fc fca0 	bl	800c354 <__sinit>
 800fa14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa18:	0719      	lsls	r1, r3, #28
 800fa1a:	d422      	bmi.n	800fa62 <__swsetup_r+0x62>
 800fa1c:	06da      	lsls	r2, r3, #27
 800fa1e:	d407      	bmi.n	800fa30 <__swsetup_r+0x30>
 800fa20:	2209      	movs	r2, #9
 800fa22:	602a      	str	r2, [r5, #0]
 800fa24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa28:	81a3      	strh	r3, [r4, #12]
 800fa2a:	f04f 30ff 	mov.w	r0, #4294967295
 800fa2e:	e033      	b.n	800fa98 <__swsetup_r+0x98>
 800fa30:	0758      	lsls	r0, r3, #29
 800fa32:	d512      	bpl.n	800fa5a <__swsetup_r+0x5a>
 800fa34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800fa36:	b141      	cbz	r1, 800fa4a <__swsetup_r+0x4a>
 800fa38:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800fa3c:	4299      	cmp	r1, r3
 800fa3e:	d002      	beq.n	800fa46 <__swsetup_r+0x46>
 800fa40:	4628      	mov	r0, r5
 800fa42:	f7fd fc01 	bl	800d248 <_free_r>
 800fa46:	2300      	movs	r3, #0
 800fa48:	6363      	str	r3, [r4, #52]	@ 0x34
 800fa4a:	89a3      	ldrh	r3, [r4, #12]
 800fa4c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800fa50:	81a3      	strh	r3, [r4, #12]
 800fa52:	2300      	movs	r3, #0
 800fa54:	6063      	str	r3, [r4, #4]
 800fa56:	6923      	ldr	r3, [r4, #16]
 800fa58:	6023      	str	r3, [r4, #0]
 800fa5a:	89a3      	ldrh	r3, [r4, #12]
 800fa5c:	f043 0308 	orr.w	r3, r3, #8
 800fa60:	81a3      	strh	r3, [r4, #12]
 800fa62:	6923      	ldr	r3, [r4, #16]
 800fa64:	b94b      	cbnz	r3, 800fa7a <__swsetup_r+0x7a>
 800fa66:	89a3      	ldrh	r3, [r4, #12]
 800fa68:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800fa6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa70:	d003      	beq.n	800fa7a <__swsetup_r+0x7a>
 800fa72:	4621      	mov	r1, r4
 800fa74:	4628      	mov	r0, r5
 800fa76:	f000 f883 	bl	800fb80 <__smakebuf_r>
 800fa7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa7e:	f013 0201 	ands.w	r2, r3, #1
 800fa82:	d00a      	beq.n	800fa9a <__swsetup_r+0x9a>
 800fa84:	2200      	movs	r2, #0
 800fa86:	60a2      	str	r2, [r4, #8]
 800fa88:	6962      	ldr	r2, [r4, #20]
 800fa8a:	4252      	negs	r2, r2
 800fa8c:	61a2      	str	r2, [r4, #24]
 800fa8e:	6922      	ldr	r2, [r4, #16]
 800fa90:	b942      	cbnz	r2, 800faa4 <__swsetup_r+0xa4>
 800fa92:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800fa96:	d1c5      	bne.n	800fa24 <__swsetup_r+0x24>
 800fa98:	bd38      	pop	{r3, r4, r5, pc}
 800fa9a:	0799      	lsls	r1, r3, #30
 800fa9c:	bf58      	it	pl
 800fa9e:	6962      	ldrpl	r2, [r4, #20]
 800faa0:	60a2      	str	r2, [r4, #8]
 800faa2:	e7f4      	b.n	800fa8e <__swsetup_r+0x8e>
 800faa4:	2000      	movs	r0, #0
 800faa6:	e7f7      	b.n	800fa98 <__swsetup_r+0x98>
 800faa8:	20000240 	.word	0x20000240

0800faac <_raise_r>:
 800faac:	291f      	cmp	r1, #31
 800faae:	b538      	push	{r3, r4, r5, lr}
 800fab0:	4605      	mov	r5, r0
 800fab2:	460c      	mov	r4, r1
 800fab4:	d904      	bls.n	800fac0 <_raise_r+0x14>
 800fab6:	2316      	movs	r3, #22
 800fab8:	6003      	str	r3, [r0, #0]
 800faba:	f04f 30ff 	mov.w	r0, #4294967295
 800fabe:	bd38      	pop	{r3, r4, r5, pc}
 800fac0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800fac2:	b112      	cbz	r2, 800faca <_raise_r+0x1e>
 800fac4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800fac8:	b94b      	cbnz	r3, 800fade <_raise_r+0x32>
 800faca:	4628      	mov	r0, r5
 800facc:	f000 f830 	bl	800fb30 <_getpid_r>
 800fad0:	4622      	mov	r2, r4
 800fad2:	4601      	mov	r1, r0
 800fad4:	4628      	mov	r0, r5
 800fad6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fada:	f000 b817 	b.w	800fb0c <_kill_r>
 800fade:	2b01      	cmp	r3, #1
 800fae0:	d00a      	beq.n	800faf8 <_raise_r+0x4c>
 800fae2:	1c59      	adds	r1, r3, #1
 800fae4:	d103      	bne.n	800faee <_raise_r+0x42>
 800fae6:	2316      	movs	r3, #22
 800fae8:	6003      	str	r3, [r0, #0]
 800faea:	2001      	movs	r0, #1
 800faec:	e7e7      	b.n	800fabe <_raise_r+0x12>
 800faee:	2100      	movs	r1, #0
 800faf0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800faf4:	4620      	mov	r0, r4
 800faf6:	4798      	blx	r3
 800faf8:	2000      	movs	r0, #0
 800fafa:	e7e0      	b.n	800fabe <_raise_r+0x12>

0800fafc <raise>:
 800fafc:	4b02      	ldr	r3, [pc, #8]	@ (800fb08 <raise+0xc>)
 800fafe:	4601      	mov	r1, r0
 800fb00:	6818      	ldr	r0, [r3, #0]
 800fb02:	f7ff bfd3 	b.w	800faac <_raise_r>
 800fb06:	bf00      	nop
 800fb08:	20000240 	.word	0x20000240

0800fb0c <_kill_r>:
 800fb0c:	b538      	push	{r3, r4, r5, lr}
 800fb0e:	4d07      	ldr	r5, [pc, #28]	@ (800fb2c <_kill_r+0x20>)
 800fb10:	2300      	movs	r3, #0
 800fb12:	4604      	mov	r4, r0
 800fb14:	4608      	mov	r0, r1
 800fb16:	4611      	mov	r1, r2
 800fb18:	602b      	str	r3, [r5, #0]
 800fb1a:	f7f4 f9d3 	bl	8003ec4 <_kill>
 800fb1e:	1c43      	adds	r3, r0, #1
 800fb20:	d102      	bne.n	800fb28 <_kill_r+0x1c>
 800fb22:	682b      	ldr	r3, [r5, #0]
 800fb24:	b103      	cbz	r3, 800fb28 <_kill_r+0x1c>
 800fb26:	6023      	str	r3, [r4, #0]
 800fb28:	bd38      	pop	{r3, r4, r5, pc}
 800fb2a:	bf00      	nop
 800fb2c:	20006898 	.word	0x20006898

0800fb30 <_getpid_r>:
 800fb30:	f7f4 b9c0 	b.w	8003eb4 <_getpid>

0800fb34 <__swhatbuf_r>:
 800fb34:	b570      	push	{r4, r5, r6, lr}
 800fb36:	460c      	mov	r4, r1
 800fb38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb3c:	2900      	cmp	r1, #0
 800fb3e:	b096      	sub	sp, #88	@ 0x58
 800fb40:	4615      	mov	r5, r2
 800fb42:	461e      	mov	r6, r3
 800fb44:	da0d      	bge.n	800fb62 <__swhatbuf_r+0x2e>
 800fb46:	89a3      	ldrh	r3, [r4, #12]
 800fb48:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fb4c:	f04f 0100 	mov.w	r1, #0
 800fb50:	bf14      	ite	ne
 800fb52:	2340      	movne	r3, #64	@ 0x40
 800fb54:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fb58:	2000      	movs	r0, #0
 800fb5a:	6031      	str	r1, [r6, #0]
 800fb5c:	602b      	str	r3, [r5, #0]
 800fb5e:	b016      	add	sp, #88	@ 0x58
 800fb60:	bd70      	pop	{r4, r5, r6, pc}
 800fb62:	466a      	mov	r2, sp
 800fb64:	f000 f848 	bl	800fbf8 <_fstat_r>
 800fb68:	2800      	cmp	r0, #0
 800fb6a:	dbec      	blt.n	800fb46 <__swhatbuf_r+0x12>
 800fb6c:	9901      	ldr	r1, [sp, #4]
 800fb6e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fb72:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fb76:	4259      	negs	r1, r3
 800fb78:	4159      	adcs	r1, r3
 800fb7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fb7e:	e7eb      	b.n	800fb58 <__swhatbuf_r+0x24>

0800fb80 <__smakebuf_r>:
 800fb80:	898b      	ldrh	r3, [r1, #12]
 800fb82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb84:	079d      	lsls	r5, r3, #30
 800fb86:	4606      	mov	r6, r0
 800fb88:	460c      	mov	r4, r1
 800fb8a:	d507      	bpl.n	800fb9c <__smakebuf_r+0x1c>
 800fb8c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fb90:	6023      	str	r3, [r4, #0]
 800fb92:	6123      	str	r3, [r4, #16]
 800fb94:	2301      	movs	r3, #1
 800fb96:	6163      	str	r3, [r4, #20]
 800fb98:	b003      	add	sp, #12
 800fb9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb9c:	ab01      	add	r3, sp, #4
 800fb9e:	466a      	mov	r2, sp
 800fba0:	f7ff ffc8 	bl	800fb34 <__swhatbuf_r>
 800fba4:	9f00      	ldr	r7, [sp, #0]
 800fba6:	4605      	mov	r5, r0
 800fba8:	4639      	mov	r1, r7
 800fbaa:	4630      	mov	r0, r6
 800fbac:	f7fd fbc0 	bl	800d330 <_malloc_r>
 800fbb0:	b948      	cbnz	r0, 800fbc6 <__smakebuf_r+0x46>
 800fbb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fbb6:	059a      	lsls	r2, r3, #22
 800fbb8:	d4ee      	bmi.n	800fb98 <__smakebuf_r+0x18>
 800fbba:	f023 0303 	bic.w	r3, r3, #3
 800fbbe:	f043 0302 	orr.w	r3, r3, #2
 800fbc2:	81a3      	strh	r3, [r4, #12]
 800fbc4:	e7e2      	b.n	800fb8c <__smakebuf_r+0xc>
 800fbc6:	89a3      	ldrh	r3, [r4, #12]
 800fbc8:	6020      	str	r0, [r4, #0]
 800fbca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fbce:	81a3      	strh	r3, [r4, #12]
 800fbd0:	9b01      	ldr	r3, [sp, #4]
 800fbd2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fbd6:	b15b      	cbz	r3, 800fbf0 <__smakebuf_r+0x70>
 800fbd8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fbdc:	4630      	mov	r0, r6
 800fbde:	f000 f81d 	bl	800fc1c <_isatty_r>
 800fbe2:	b128      	cbz	r0, 800fbf0 <__smakebuf_r+0x70>
 800fbe4:	89a3      	ldrh	r3, [r4, #12]
 800fbe6:	f023 0303 	bic.w	r3, r3, #3
 800fbea:	f043 0301 	orr.w	r3, r3, #1
 800fbee:	81a3      	strh	r3, [r4, #12]
 800fbf0:	89a3      	ldrh	r3, [r4, #12]
 800fbf2:	431d      	orrs	r5, r3
 800fbf4:	81a5      	strh	r5, [r4, #12]
 800fbf6:	e7cf      	b.n	800fb98 <__smakebuf_r+0x18>

0800fbf8 <_fstat_r>:
 800fbf8:	b538      	push	{r3, r4, r5, lr}
 800fbfa:	4d07      	ldr	r5, [pc, #28]	@ (800fc18 <_fstat_r+0x20>)
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	4604      	mov	r4, r0
 800fc00:	4608      	mov	r0, r1
 800fc02:	4611      	mov	r1, r2
 800fc04:	602b      	str	r3, [r5, #0]
 800fc06:	f7f4 f9bd 	bl	8003f84 <_fstat>
 800fc0a:	1c43      	adds	r3, r0, #1
 800fc0c:	d102      	bne.n	800fc14 <_fstat_r+0x1c>
 800fc0e:	682b      	ldr	r3, [r5, #0]
 800fc10:	b103      	cbz	r3, 800fc14 <_fstat_r+0x1c>
 800fc12:	6023      	str	r3, [r4, #0]
 800fc14:	bd38      	pop	{r3, r4, r5, pc}
 800fc16:	bf00      	nop
 800fc18:	20006898 	.word	0x20006898

0800fc1c <_isatty_r>:
 800fc1c:	b538      	push	{r3, r4, r5, lr}
 800fc1e:	4d06      	ldr	r5, [pc, #24]	@ (800fc38 <_isatty_r+0x1c>)
 800fc20:	2300      	movs	r3, #0
 800fc22:	4604      	mov	r4, r0
 800fc24:	4608      	mov	r0, r1
 800fc26:	602b      	str	r3, [r5, #0]
 800fc28:	f7f4 f9bc 	bl	8003fa4 <_isatty>
 800fc2c:	1c43      	adds	r3, r0, #1
 800fc2e:	d102      	bne.n	800fc36 <_isatty_r+0x1a>
 800fc30:	682b      	ldr	r3, [r5, #0]
 800fc32:	b103      	cbz	r3, 800fc36 <_isatty_r+0x1a>
 800fc34:	6023      	str	r3, [r4, #0]
 800fc36:	bd38      	pop	{r3, r4, r5, pc}
 800fc38:	20006898 	.word	0x20006898

0800fc3c <atan2>:
 800fc3c:	f000 ba5c 	b.w	80100f8 <__ieee754_atan2>

0800fc40 <fmod>:
 800fc40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc42:	ed2d 8b02 	vpush	{d8}
 800fc46:	ec57 6b10 	vmov	r6, r7, d0
 800fc4a:	ec55 4b11 	vmov	r4, r5, d1
 800fc4e:	f000 fb19 	bl	8010284 <__ieee754_fmod>
 800fc52:	4622      	mov	r2, r4
 800fc54:	462b      	mov	r3, r5
 800fc56:	4630      	mov	r0, r6
 800fc58:	4639      	mov	r1, r7
 800fc5a:	eeb0 8a40 	vmov.f32	s16, s0
 800fc5e:	eef0 8a60 	vmov.f32	s17, s1
 800fc62:	f7f0 ff8b 	bl	8000b7c <__aeabi_dcmpun>
 800fc66:	b990      	cbnz	r0, 800fc8e <fmod+0x4e>
 800fc68:	2200      	movs	r2, #0
 800fc6a:	2300      	movs	r3, #0
 800fc6c:	4620      	mov	r0, r4
 800fc6e:	4629      	mov	r1, r5
 800fc70:	f7f0 ff52 	bl	8000b18 <__aeabi_dcmpeq>
 800fc74:	b158      	cbz	r0, 800fc8e <fmod+0x4e>
 800fc76:	f7fc fc5b 	bl	800c530 <__errno>
 800fc7a:	2321      	movs	r3, #33	@ 0x21
 800fc7c:	6003      	str	r3, [r0, #0]
 800fc7e:	2200      	movs	r2, #0
 800fc80:	2300      	movs	r3, #0
 800fc82:	4610      	mov	r0, r2
 800fc84:	4619      	mov	r1, r3
 800fc86:	f7f0 fe09 	bl	800089c <__aeabi_ddiv>
 800fc8a:	ec41 0b18 	vmov	d8, r0, r1
 800fc8e:	eeb0 0a48 	vmov.f32	s0, s16
 800fc92:	eef0 0a68 	vmov.f32	s1, s17
 800fc96:	ecbd 8b02 	vpop	{d8}
 800fc9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc9c:	0000      	movs	r0, r0
	...

0800fca0 <cos>:
 800fca0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fca2:	ec53 2b10 	vmov	r2, r3, d0
 800fca6:	4826      	ldr	r0, [pc, #152]	@ (800fd40 <cos+0xa0>)
 800fca8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fcac:	4281      	cmp	r1, r0
 800fcae:	d806      	bhi.n	800fcbe <cos+0x1e>
 800fcb0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800fd38 <cos+0x98>
 800fcb4:	b005      	add	sp, #20
 800fcb6:	f85d eb04 	ldr.w	lr, [sp], #4
 800fcba:	f000 b899 	b.w	800fdf0 <__kernel_cos>
 800fcbe:	4821      	ldr	r0, [pc, #132]	@ (800fd44 <cos+0xa4>)
 800fcc0:	4281      	cmp	r1, r0
 800fcc2:	d908      	bls.n	800fcd6 <cos+0x36>
 800fcc4:	4610      	mov	r0, r2
 800fcc6:	4619      	mov	r1, r3
 800fcc8:	f7f0 fb06 	bl	80002d8 <__aeabi_dsub>
 800fccc:	ec41 0b10 	vmov	d0, r0, r1
 800fcd0:	b005      	add	sp, #20
 800fcd2:	f85d fb04 	ldr.w	pc, [sp], #4
 800fcd6:	4668      	mov	r0, sp
 800fcd8:	f000 fbde 	bl	8010498 <__ieee754_rem_pio2>
 800fcdc:	f000 0003 	and.w	r0, r0, #3
 800fce0:	2801      	cmp	r0, #1
 800fce2:	d00b      	beq.n	800fcfc <cos+0x5c>
 800fce4:	2802      	cmp	r0, #2
 800fce6:	d015      	beq.n	800fd14 <cos+0x74>
 800fce8:	b9d8      	cbnz	r0, 800fd22 <cos+0x82>
 800fcea:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fcee:	ed9d 0b00 	vldr	d0, [sp]
 800fcf2:	f000 f87d 	bl	800fdf0 <__kernel_cos>
 800fcf6:	ec51 0b10 	vmov	r0, r1, d0
 800fcfa:	e7e7      	b.n	800fccc <cos+0x2c>
 800fcfc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd00:	ed9d 0b00 	vldr	d0, [sp]
 800fd04:	f000 f93c 	bl	800ff80 <__kernel_sin>
 800fd08:	ec53 2b10 	vmov	r2, r3, d0
 800fd0c:	4610      	mov	r0, r2
 800fd0e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800fd12:	e7db      	b.n	800fccc <cos+0x2c>
 800fd14:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd18:	ed9d 0b00 	vldr	d0, [sp]
 800fd1c:	f000 f868 	bl	800fdf0 <__kernel_cos>
 800fd20:	e7f2      	b.n	800fd08 <cos+0x68>
 800fd22:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd26:	ed9d 0b00 	vldr	d0, [sp]
 800fd2a:	2001      	movs	r0, #1
 800fd2c:	f000 f928 	bl	800ff80 <__kernel_sin>
 800fd30:	e7e1      	b.n	800fcf6 <cos+0x56>
 800fd32:	bf00      	nop
 800fd34:	f3af 8000 	nop.w
	...
 800fd40:	3fe921fb 	.word	0x3fe921fb
 800fd44:	7fefffff 	.word	0x7fefffff

0800fd48 <sin>:
 800fd48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd4a:	ec53 2b10 	vmov	r2, r3, d0
 800fd4e:	4826      	ldr	r0, [pc, #152]	@ (800fde8 <sin+0xa0>)
 800fd50:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800fd54:	4281      	cmp	r1, r0
 800fd56:	d807      	bhi.n	800fd68 <sin+0x20>
 800fd58:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800fde0 <sin+0x98>
 800fd5c:	2000      	movs	r0, #0
 800fd5e:	b005      	add	sp, #20
 800fd60:	f85d eb04 	ldr.w	lr, [sp], #4
 800fd64:	f000 b90c 	b.w	800ff80 <__kernel_sin>
 800fd68:	4820      	ldr	r0, [pc, #128]	@ (800fdec <sin+0xa4>)
 800fd6a:	4281      	cmp	r1, r0
 800fd6c:	d908      	bls.n	800fd80 <sin+0x38>
 800fd6e:	4610      	mov	r0, r2
 800fd70:	4619      	mov	r1, r3
 800fd72:	f7f0 fab1 	bl	80002d8 <__aeabi_dsub>
 800fd76:	ec41 0b10 	vmov	d0, r0, r1
 800fd7a:	b005      	add	sp, #20
 800fd7c:	f85d fb04 	ldr.w	pc, [sp], #4
 800fd80:	4668      	mov	r0, sp
 800fd82:	f000 fb89 	bl	8010498 <__ieee754_rem_pio2>
 800fd86:	f000 0003 	and.w	r0, r0, #3
 800fd8a:	2801      	cmp	r0, #1
 800fd8c:	d00c      	beq.n	800fda8 <sin+0x60>
 800fd8e:	2802      	cmp	r0, #2
 800fd90:	d011      	beq.n	800fdb6 <sin+0x6e>
 800fd92:	b9e8      	cbnz	r0, 800fdd0 <sin+0x88>
 800fd94:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fd98:	ed9d 0b00 	vldr	d0, [sp]
 800fd9c:	2001      	movs	r0, #1
 800fd9e:	f000 f8ef 	bl	800ff80 <__kernel_sin>
 800fda2:	ec51 0b10 	vmov	r0, r1, d0
 800fda6:	e7e6      	b.n	800fd76 <sin+0x2e>
 800fda8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdac:	ed9d 0b00 	vldr	d0, [sp]
 800fdb0:	f000 f81e 	bl	800fdf0 <__kernel_cos>
 800fdb4:	e7f5      	b.n	800fda2 <sin+0x5a>
 800fdb6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdba:	ed9d 0b00 	vldr	d0, [sp]
 800fdbe:	2001      	movs	r0, #1
 800fdc0:	f000 f8de 	bl	800ff80 <__kernel_sin>
 800fdc4:	ec53 2b10 	vmov	r2, r3, d0
 800fdc8:	4610      	mov	r0, r2
 800fdca:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800fdce:	e7d2      	b.n	800fd76 <sin+0x2e>
 800fdd0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fdd4:	ed9d 0b00 	vldr	d0, [sp]
 800fdd8:	f000 f80a 	bl	800fdf0 <__kernel_cos>
 800fddc:	e7f2      	b.n	800fdc4 <sin+0x7c>
 800fdde:	bf00      	nop
	...
 800fde8:	3fe921fb 	.word	0x3fe921fb
 800fdec:	7fefffff 	.word	0x7fefffff

0800fdf0 <__kernel_cos>:
 800fdf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdf4:	ec57 6b10 	vmov	r6, r7, d0
 800fdf8:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800fdfc:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800fe00:	ed8d 1b00 	vstr	d1, [sp]
 800fe04:	d206      	bcs.n	800fe14 <__kernel_cos+0x24>
 800fe06:	4630      	mov	r0, r6
 800fe08:	4639      	mov	r1, r7
 800fe0a:	f7f0 fecd 	bl	8000ba8 <__aeabi_d2iz>
 800fe0e:	2800      	cmp	r0, #0
 800fe10:	f000 8088 	beq.w	800ff24 <__kernel_cos+0x134>
 800fe14:	4632      	mov	r2, r6
 800fe16:	463b      	mov	r3, r7
 800fe18:	4630      	mov	r0, r6
 800fe1a:	4639      	mov	r1, r7
 800fe1c:	f7f0 fc14 	bl	8000648 <__aeabi_dmul>
 800fe20:	4b51      	ldr	r3, [pc, #324]	@ (800ff68 <__kernel_cos+0x178>)
 800fe22:	2200      	movs	r2, #0
 800fe24:	4604      	mov	r4, r0
 800fe26:	460d      	mov	r5, r1
 800fe28:	f7f0 fc0e 	bl	8000648 <__aeabi_dmul>
 800fe2c:	a340      	add	r3, pc, #256	@ (adr r3, 800ff30 <__kernel_cos+0x140>)
 800fe2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe32:	4682      	mov	sl, r0
 800fe34:	468b      	mov	fp, r1
 800fe36:	4620      	mov	r0, r4
 800fe38:	4629      	mov	r1, r5
 800fe3a:	f7f0 fc05 	bl	8000648 <__aeabi_dmul>
 800fe3e:	a33e      	add	r3, pc, #248	@ (adr r3, 800ff38 <__kernel_cos+0x148>)
 800fe40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe44:	f7f0 fa4a 	bl	80002dc <__adddf3>
 800fe48:	4622      	mov	r2, r4
 800fe4a:	462b      	mov	r3, r5
 800fe4c:	f7f0 fbfc 	bl	8000648 <__aeabi_dmul>
 800fe50:	a33b      	add	r3, pc, #236	@ (adr r3, 800ff40 <__kernel_cos+0x150>)
 800fe52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe56:	f7f0 fa3f 	bl	80002d8 <__aeabi_dsub>
 800fe5a:	4622      	mov	r2, r4
 800fe5c:	462b      	mov	r3, r5
 800fe5e:	f7f0 fbf3 	bl	8000648 <__aeabi_dmul>
 800fe62:	a339      	add	r3, pc, #228	@ (adr r3, 800ff48 <__kernel_cos+0x158>)
 800fe64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe68:	f7f0 fa38 	bl	80002dc <__adddf3>
 800fe6c:	4622      	mov	r2, r4
 800fe6e:	462b      	mov	r3, r5
 800fe70:	f7f0 fbea 	bl	8000648 <__aeabi_dmul>
 800fe74:	a336      	add	r3, pc, #216	@ (adr r3, 800ff50 <__kernel_cos+0x160>)
 800fe76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe7a:	f7f0 fa2d 	bl	80002d8 <__aeabi_dsub>
 800fe7e:	4622      	mov	r2, r4
 800fe80:	462b      	mov	r3, r5
 800fe82:	f7f0 fbe1 	bl	8000648 <__aeabi_dmul>
 800fe86:	a334      	add	r3, pc, #208	@ (adr r3, 800ff58 <__kernel_cos+0x168>)
 800fe88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe8c:	f7f0 fa26 	bl	80002dc <__adddf3>
 800fe90:	4622      	mov	r2, r4
 800fe92:	462b      	mov	r3, r5
 800fe94:	f7f0 fbd8 	bl	8000648 <__aeabi_dmul>
 800fe98:	4622      	mov	r2, r4
 800fe9a:	462b      	mov	r3, r5
 800fe9c:	f7f0 fbd4 	bl	8000648 <__aeabi_dmul>
 800fea0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fea4:	4604      	mov	r4, r0
 800fea6:	460d      	mov	r5, r1
 800fea8:	4630      	mov	r0, r6
 800feaa:	4639      	mov	r1, r7
 800feac:	f7f0 fbcc 	bl	8000648 <__aeabi_dmul>
 800feb0:	460b      	mov	r3, r1
 800feb2:	4602      	mov	r2, r0
 800feb4:	4629      	mov	r1, r5
 800feb6:	4620      	mov	r0, r4
 800feb8:	f7f0 fa0e 	bl	80002d8 <__aeabi_dsub>
 800febc:	4b2b      	ldr	r3, [pc, #172]	@ (800ff6c <__kernel_cos+0x17c>)
 800febe:	4598      	cmp	r8, r3
 800fec0:	4606      	mov	r6, r0
 800fec2:	460f      	mov	r7, r1
 800fec4:	d810      	bhi.n	800fee8 <__kernel_cos+0xf8>
 800fec6:	4602      	mov	r2, r0
 800fec8:	460b      	mov	r3, r1
 800feca:	4650      	mov	r0, sl
 800fecc:	4659      	mov	r1, fp
 800fece:	f7f0 fa03 	bl	80002d8 <__aeabi_dsub>
 800fed2:	460b      	mov	r3, r1
 800fed4:	4926      	ldr	r1, [pc, #152]	@ (800ff70 <__kernel_cos+0x180>)
 800fed6:	4602      	mov	r2, r0
 800fed8:	2000      	movs	r0, #0
 800feda:	f7f0 f9fd 	bl	80002d8 <__aeabi_dsub>
 800fede:	ec41 0b10 	vmov	d0, r0, r1
 800fee2:	b003      	add	sp, #12
 800fee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fee8:	4b22      	ldr	r3, [pc, #136]	@ (800ff74 <__kernel_cos+0x184>)
 800feea:	4921      	ldr	r1, [pc, #132]	@ (800ff70 <__kernel_cos+0x180>)
 800feec:	4598      	cmp	r8, r3
 800feee:	bf8c      	ite	hi
 800fef0:	4d21      	ldrhi	r5, [pc, #132]	@ (800ff78 <__kernel_cos+0x188>)
 800fef2:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800fef6:	2400      	movs	r4, #0
 800fef8:	4622      	mov	r2, r4
 800fefa:	462b      	mov	r3, r5
 800fefc:	2000      	movs	r0, #0
 800fefe:	f7f0 f9eb 	bl	80002d8 <__aeabi_dsub>
 800ff02:	4622      	mov	r2, r4
 800ff04:	4680      	mov	r8, r0
 800ff06:	4689      	mov	r9, r1
 800ff08:	462b      	mov	r3, r5
 800ff0a:	4650      	mov	r0, sl
 800ff0c:	4659      	mov	r1, fp
 800ff0e:	f7f0 f9e3 	bl	80002d8 <__aeabi_dsub>
 800ff12:	4632      	mov	r2, r6
 800ff14:	463b      	mov	r3, r7
 800ff16:	f7f0 f9df 	bl	80002d8 <__aeabi_dsub>
 800ff1a:	4602      	mov	r2, r0
 800ff1c:	460b      	mov	r3, r1
 800ff1e:	4640      	mov	r0, r8
 800ff20:	4649      	mov	r1, r9
 800ff22:	e7da      	b.n	800feda <__kernel_cos+0xea>
 800ff24:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800ff60 <__kernel_cos+0x170>
 800ff28:	e7db      	b.n	800fee2 <__kernel_cos+0xf2>
 800ff2a:	bf00      	nop
 800ff2c:	f3af 8000 	nop.w
 800ff30:	be8838d4 	.word	0xbe8838d4
 800ff34:	bda8fae9 	.word	0xbda8fae9
 800ff38:	bdb4b1c4 	.word	0xbdb4b1c4
 800ff3c:	3e21ee9e 	.word	0x3e21ee9e
 800ff40:	809c52ad 	.word	0x809c52ad
 800ff44:	3e927e4f 	.word	0x3e927e4f
 800ff48:	19cb1590 	.word	0x19cb1590
 800ff4c:	3efa01a0 	.word	0x3efa01a0
 800ff50:	16c15177 	.word	0x16c15177
 800ff54:	3f56c16c 	.word	0x3f56c16c
 800ff58:	5555554c 	.word	0x5555554c
 800ff5c:	3fa55555 	.word	0x3fa55555
 800ff60:	00000000 	.word	0x00000000
 800ff64:	3ff00000 	.word	0x3ff00000
 800ff68:	3fe00000 	.word	0x3fe00000
 800ff6c:	3fd33332 	.word	0x3fd33332
 800ff70:	3ff00000 	.word	0x3ff00000
 800ff74:	3fe90000 	.word	0x3fe90000
 800ff78:	3fd20000 	.word	0x3fd20000
 800ff7c:	00000000 	.word	0x00000000

0800ff80 <__kernel_sin>:
 800ff80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff84:	ec55 4b10 	vmov	r4, r5, d0
 800ff88:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ff8c:	b085      	sub	sp, #20
 800ff8e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800ff92:	ed8d 1b02 	vstr	d1, [sp, #8]
 800ff96:	4680      	mov	r8, r0
 800ff98:	d205      	bcs.n	800ffa6 <__kernel_sin+0x26>
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	4629      	mov	r1, r5
 800ff9e:	f7f0 fe03 	bl	8000ba8 <__aeabi_d2iz>
 800ffa2:	2800      	cmp	r0, #0
 800ffa4:	d052      	beq.n	801004c <__kernel_sin+0xcc>
 800ffa6:	4622      	mov	r2, r4
 800ffa8:	462b      	mov	r3, r5
 800ffaa:	4620      	mov	r0, r4
 800ffac:	4629      	mov	r1, r5
 800ffae:	f7f0 fb4b 	bl	8000648 <__aeabi_dmul>
 800ffb2:	4682      	mov	sl, r0
 800ffb4:	468b      	mov	fp, r1
 800ffb6:	4602      	mov	r2, r0
 800ffb8:	460b      	mov	r3, r1
 800ffba:	4620      	mov	r0, r4
 800ffbc:	4629      	mov	r1, r5
 800ffbe:	f7f0 fb43 	bl	8000648 <__aeabi_dmul>
 800ffc2:	a342      	add	r3, pc, #264	@ (adr r3, 80100cc <__kernel_sin+0x14c>)
 800ffc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc8:	e9cd 0100 	strd	r0, r1, [sp]
 800ffcc:	4650      	mov	r0, sl
 800ffce:	4659      	mov	r1, fp
 800ffd0:	f7f0 fb3a 	bl	8000648 <__aeabi_dmul>
 800ffd4:	a33f      	add	r3, pc, #252	@ (adr r3, 80100d4 <__kernel_sin+0x154>)
 800ffd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffda:	f7f0 f97d 	bl	80002d8 <__aeabi_dsub>
 800ffde:	4652      	mov	r2, sl
 800ffe0:	465b      	mov	r3, fp
 800ffe2:	f7f0 fb31 	bl	8000648 <__aeabi_dmul>
 800ffe6:	a33d      	add	r3, pc, #244	@ (adr r3, 80100dc <__kernel_sin+0x15c>)
 800ffe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffec:	f7f0 f976 	bl	80002dc <__adddf3>
 800fff0:	4652      	mov	r2, sl
 800fff2:	465b      	mov	r3, fp
 800fff4:	f7f0 fb28 	bl	8000648 <__aeabi_dmul>
 800fff8:	a33a      	add	r3, pc, #232	@ (adr r3, 80100e4 <__kernel_sin+0x164>)
 800fffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffe:	f7f0 f96b 	bl	80002d8 <__aeabi_dsub>
 8010002:	4652      	mov	r2, sl
 8010004:	465b      	mov	r3, fp
 8010006:	f7f0 fb1f 	bl	8000648 <__aeabi_dmul>
 801000a:	a338      	add	r3, pc, #224	@ (adr r3, 80100ec <__kernel_sin+0x16c>)
 801000c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010010:	f7f0 f964 	bl	80002dc <__adddf3>
 8010014:	4606      	mov	r6, r0
 8010016:	460f      	mov	r7, r1
 8010018:	f1b8 0f00 	cmp.w	r8, #0
 801001c:	d11b      	bne.n	8010056 <__kernel_sin+0xd6>
 801001e:	4602      	mov	r2, r0
 8010020:	460b      	mov	r3, r1
 8010022:	4650      	mov	r0, sl
 8010024:	4659      	mov	r1, fp
 8010026:	f7f0 fb0f 	bl	8000648 <__aeabi_dmul>
 801002a:	a325      	add	r3, pc, #148	@ (adr r3, 80100c0 <__kernel_sin+0x140>)
 801002c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010030:	f7f0 f952 	bl	80002d8 <__aeabi_dsub>
 8010034:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010038:	f7f0 fb06 	bl	8000648 <__aeabi_dmul>
 801003c:	4602      	mov	r2, r0
 801003e:	460b      	mov	r3, r1
 8010040:	4620      	mov	r0, r4
 8010042:	4629      	mov	r1, r5
 8010044:	f7f0 f94a 	bl	80002dc <__adddf3>
 8010048:	4604      	mov	r4, r0
 801004a:	460d      	mov	r5, r1
 801004c:	ec45 4b10 	vmov	d0, r4, r5
 8010050:	b005      	add	sp, #20
 8010052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010056:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801005a:	4b1b      	ldr	r3, [pc, #108]	@ (80100c8 <__kernel_sin+0x148>)
 801005c:	2200      	movs	r2, #0
 801005e:	f7f0 faf3 	bl	8000648 <__aeabi_dmul>
 8010062:	4632      	mov	r2, r6
 8010064:	4680      	mov	r8, r0
 8010066:	4689      	mov	r9, r1
 8010068:	463b      	mov	r3, r7
 801006a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801006e:	f7f0 faeb 	bl	8000648 <__aeabi_dmul>
 8010072:	4602      	mov	r2, r0
 8010074:	460b      	mov	r3, r1
 8010076:	4640      	mov	r0, r8
 8010078:	4649      	mov	r1, r9
 801007a:	f7f0 f92d 	bl	80002d8 <__aeabi_dsub>
 801007e:	4652      	mov	r2, sl
 8010080:	465b      	mov	r3, fp
 8010082:	f7f0 fae1 	bl	8000648 <__aeabi_dmul>
 8010086:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801008a:	f7f0 f925 	bl	80002d8 <__aeabi_dsub>
 801008e:	a30c      	add	r3, pc, #48	@ (adr r3, 80100c0 <__kernel_sin+0x140>)
 8010090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010094:	4606      	mov	r6, r0
 8010096:	460f      	mov	r7, r1
 8010098:	e9dd 0100 	ldrd	r0, r1, [sp]
 801009c:	f7f0 fad4 	bl	8000648 <__aeabi_dmul>
 80100a0:	4602      	mov	r2, r0
 80100a2:	460b      	mov	r3, r1
 80100a4:	4630      	mov	r0, r6
 80100a6:	4639      	mov	r1, r7
 80100a8:	f7f0 f918 	bl	80002dc <__adddf3>
 80100ac:	4602      	mov	r2, r0
 80100ae:	460b      	mov	r3, r1
 80100b0:	4620      	mov	r0, r4
 80100b2:	4629      	mov	r1, r5
 80100b4:	f7f0 f910 	bl	80002d8 <__aeabi_dsub>
 80100b8:	e7c6      	b.n	8010048 <__kernel_sin+0xc8>
 80100ba:	bf00      	nop
 80100bc:	f3af 8000 	nop.w
 80100c0:	55555549 	.word	0x55555549
 80100c4:	3fc55555 	.word	0x3fc55555
 80100c8:	3fe00000 	.word	0x3fe00000
 80100cc:	5acfd57c 	.word	0x5acfd57c
 80100d0:	3de5d93a 	.word	0x3de5d93a
 80100d4:	8a2b9ceb 	.word	0x8a2b9ceb
 80100d8:	3e5ae5e6 	.word	0x3e5ae5e6
 80100dc:	57b1fe7d 	.word	0x57b1fe7d
 80100e0:	3ec71de3 	.word	0x3ec71de3
 80100e4:	19c161d5 	.word	0x19c161d5
 80100e8:	3f2a01a0 	.word	0x3f2a01a0
 80100ec:	1110f8a6 	.word	0x1110f8a6
 80100f0:	3f811111 	.word	0x3f811111
 80100f4:	00000000 	.word	0x00000000

080100f8 <__ieee754_atan2>:
 80100f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80100fc:	ec57 6b11 	vmov	r6, r7, d1
 8010100:	4273      	negs	r3, r6
 8010102:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8010280 <__ieee754_atan2+0x188>
 8010106:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801010a:	4333      	orrs	r3, r6
 801010c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8010110:	4543      	cmp	r3, r8
 8010112:	ec51 0b10 	vmov	r0, r1, d0
 8010116:	4635      	mov	r5, r6
 8010118:	d809      	bhi.n	801012e <__ieee754_atan2+0x36>
 801011a:	4244      	negs	r4, r0
 801011c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010120:	4304      	orrs	r4, r0
 8010122:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8010126:	4544      	cmp	r4, r8
 8010128:	468e      	mov	lr, r1
 801012a:	4681      	mov	r9, r0
 801012c:	d907      	bls.n	801013e <__ieee754_atan2+0x46>
 801012e:	4632      	mov	r2, r6
 8010130:	463b      	mov	r3, r7
 8010132:	f7f0 f8d3 	bl	80002dc <__adddf3>
 8010136:	ec41 0b10 	vmov	d0, r0, r1
 801013a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801013e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 8010142:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 8010146:	4334      	orrs	r4, r6
 8010148:	d103      	bne.n	8010152 <__ieee754_atan2+0x5a>
 801014a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801014e:	f000 bb9f 	b.w	8010890 <atan>
 8010152:	17bc      	asrs	r4, r7, #30
 8010154:	f004 0402 	and.w	r4, r4, #2
 8010158:	ea53 0909 	orrs.w	r9, r3, r9
 801015c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8010160:	d107      	bne.n	8010172 <__ieee754_atan2+0x7a>
 8010162:	2c02      	cmp	r4, #2
 8010164:	d05f      	beq.n	8010226 <__ieee754_atan2+0x12e>
 8010166:	2c03      	cmp	r4, #3
 8010168:	d1e5      	bne.n	8010136 <__ieee754_atan2+0x3e>
 801016a:	a143      	add	r1, pc, #268	@ (adr r1, 8010278 <__ieee754_atan2+0x180>)
 801016c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010170:	e7e1      	b.n	8010136 <__ieee754_atan2+0x3e>
 8010172:	4315      	orrs	r5, r2
 8010174:	d106      	bne.n	8010184 <__ieee754_atan2+0x8c>
 8010176:	f1be 0f00 	cmp.w	lr, #0
 801017a:	db5f      	blt.n	801023c <__ieee754_atan2+0x144>
 801017c:	a136      	add	r1, pc, #216	@ (adr r1, 8010258 <__ieee754_atan2+0x160>)
 801017e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010182:	e7d8      	b.n	8010136 <__ieee754_atan2+0x3e>
 8010184:	4542      	cmp	r2, r8
 8010186:	d10f      	bne.n	80101a8 <__ieee754_atan2+0xb0>
 8010188:	4293      	cmp	r3, r2
 801018a:	f104 34ff 	add.w	r4, r4, #4294967295
 801018e:	d107      	bne.n	80101a0 <__ieee754_atan2+0xa8>
 8010190:	2c02      	cmp	r4, #2
 8010192:	d84c      	bhi.n	801022e <__ieee754_atan2+0x136>
 8010194:	4b36      	ldr	r3, [pc, #216]	@ (8010270 <__ieee754_atan2+0x178>)
 8010196:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801019a:	e9d3 0100 	ldrd	r0, r1, [r3]
 801019e:	e7ca      	b.n	8010136 <__ieee754_atan2+0x3e>
 80101a0:	2c02      	cmp	r4, #2
 80101a2:	d848      	bhi.n	8010236 <__ieee754_atan2+0x13e>
 80101a4:	4b33      	ldr	r3, [pc, #204]	@ (8010274 <__ieee754_atan2+0x17c>)
 80101a6:	e7f6      	b.n	8010196 <__ieee754_atan2+0x9e>
 80101a8:	4543      	cmp	r3, r8
 80101aa:	d0e4      	beq.n	8010176 <__ieee754_atan2+0x7e>
 80101ac:	1a9b      	subs	r3, r3, r2
 80101ae:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 80101b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80101b6:	da1e      	bge.n	80101f6 <__ieee754_atan2+0xfe>
 80101b8:	2f00      	cmp	r7, #0
 80101ba:	da01      	bge.n	80101c0 <__ieee754_atan2+0xc8>
 80101bc:	323c      	adds	r2, #60	@ 0x3c
 80101be:	db1e      	blt.n	80101fe <__ieee754_atan2+0x106>
 80101c0:	4632      	mov	r2, r6
 80101c2:	463b      	mov	r3, r7
 80101c4:	f7f0 fb6a 	bl	800089c <__aeabi_ddiv>
 80101c8:	ec41 0b10 	vmov	d0, r0, r1
 80101cc:	f000 fcf8 	bl	8010bc0 <fabs>
 80101d0:	f000 fb5e 	bl	8010890 <atan>
 80101d4:	ec51 0b10 	vmov	r0, r1, d0
 80101d8:	2c01      	cmp	r4, #1
 80101da:	d013      	beq.n	8010204 <__ieee754_atan2+0x10c>
 80101dc:	2c02      	cmp	r4, #2
 80101de:	d015      	beq.n	801020c <__ieee754_atan2+0x114>
 80101e0:	2c00      	cmp	r4, #0
 80101e2:	d0a8      	beq.n	8010136 <__ieee754_atan2+0x3e>
 80101e4:	a318      	add	r3, pc, #96	@ (adr r3, 8010248 <__ieee754_atan2+0x150>)
 80101e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101ea:	f7f0 f875 	bl	80002d8 <__aeabi_dsub>
 80101ee:	a318      	add	r3, pc, #96	@ (adr r3, 8010250 <__ieee754_atan2+0x158>)
 80101f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f4:	e014      	b.n	8010220 <__ieee754_atan2+0x128>
 80101f6:	a118      	add	r1, pc, #96	@ (adr r1, 8010258 <__ieee754_atan2+0x160>)
 80101f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80101fc:	e7ec      	b.n	80101d8 <__ieee754_atan2+0xe0>
 80101fe:	2000      	movs	r0, #0
 8010200:	2100      	movs	r1, #0
 8010202:	e7e9      	b.n	80101d8 <__ieee754_atan2+0xe0>
 8010204:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010208:	4619      	mov	r1, r3
 801020a:	e794      	b.n	8010136 <__ieee754_atan2+0x3e>
 801020c:	a30e      	add	r3, pc, #56	@ (adr r3, 8010248 <__ieee754_atan2+0x150>)
 801020e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010212:	f7f0 f861 	bl	80002d8 <__aeabi_dsub>
 8010216:	4602      	mov	r2, r0
 8010218:	460b      	mov	r3, r1
 801021a:	a10d      	add	r1, pc, #52	@ (adr r1, 8010250 <__ieee754_atan2+0x158>)
 801021c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010220:	f7f0 f85a 	bl	80002d8 <__aeabi_dsub>
 8010224:	e787      	b.n	8010136 <__ieee754_atan2+0x3e>
 8010226:	a10a      	add	r1, pc, #40	@ (adr r1, 8010250 <__ieee754_atan2+0x158>)
 8010228:	e9d1 0100 	ldrd	r0, r1, [r1]
 801022c:	e783      	b.n	8010136 <__ieee754_atan2+0x3e>
 801022e:	a10c      	add	r1, pc, #48	@ (adr r1, 8010260 <__ieee754_atan2+0x168>)
 8010230:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010234:	e77f      	b.n	8010136 <__ieee754_atan2+0x3e>
 8010236:	2000      	movs	r0, #0
 8010238:	2100      	movs	r1, #0
 801023a:	e77c      	b.n	8010136 <__ieee754_atan2+0x3e>
 801023c:	a10a      	add	r1, pc, #40	@ (adr r1, 8010268 <__ieee754_atan2+0x170>)
 801023e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010242:	e778      	b.n	8010136 <__ieee754_atan2+0x3e>
 8010244:	f3af 8000 	nop.w
 8010248:	33145c07 	.word	0x33145c07
 801024c:	3ca1a626 	.word	0x3ca1a626
 8010250:	54442d18 	.word	0x54442d18
 8010254:	400921fb 	.word	0x400921fb
 8010258:	54442d18 	.word	0x54442d18
 801025c:	3ff921fb 	.word	0x3ff921fb
 8010260:	54442d18 	.word	0x54442d18
 8010264:	3fe921fb 	.word	0x3fe921fb
 8010268:	54442d18 	.word	0x54442d18
 801026c:	bff921fb 	.word	0xbff921fb
 8010270:	08011920 	.word	0x08011920
 8010274:	08011908 	.word	0x08011908
 8010278:	54442d18 	.word	0x54442d18
 801027c:	c00921fb 	.word	0xc00921fb
 8010280:	7ff00000 	.word	0x7ff00000

08010284 <__ieee754_fmod>:
 8010284:	ec53 2b11 	vmov	r2, r3, d1
 8010288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801028c:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
 8010290:	ea52 0408 	orrs.w	r4, r2, r8
 8010294:	ec51 0b10 	vmov	r0, r1, d0
 8010298:	461e      	mov	r6, r3
 801029a:	4696      	mov	lr, r2
 801029c:	4694      	mov	ip, r2
 801029e:	d00c      	beq.n	80102ba <__ieee754_fmod+0x36>
 80102a0:	4d76      	ldr	r5, [pc, #472]	@ (801047c <__ieee754_fmod+0x1f8>)
 80102a2:	f021 4900 	bic.w	r9, r1, #2147483648	@ 0x80000000
 80102a6:	45a9      	cmp	r9, r5
 80102a8:	460c      	mov	r4, r1
 80102aa:	d806      	bhi.n	80102ba <__ieee754_fmod+0x36>
 80102ac:	4255      	negs	r5, r2
 80102ae:	4f74      	ldr	r7, [pc, #464]	@ (8010480 <__ieee754_fmod+0x1fc>)
 80102b0:	4315      	orrs	r5, r2
 80102b2:	ea48 75d5 	orr.w	r5, r8, r5, lsr #31
 80102b6:	42bd      	cmp	r5, r7
 80102b8:	d909      	bls.n	80102ce <__ieee754_fmod+0x4a>
 80102ba:	f7f0 f9c5 	bl	8000648 <__aeabi_dmul>
 80102be:	4602      	mov	r2, r0
 80102c0:	460b      	mov	r3, r1
 80102c2:	f7f0 faeb 	bl	800089c <__aeabi_ddiv>
 80102c6:	ec41 0b10 	vmov	d0, r0, r1
 80102ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102ce:	45c1      	cmp	r9, r8
 80102d0:	4682      	mov	sl, r0
 80102d2:	4607      	mov	r7, r0
 80102d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80102d8:	dc09      	bgt.n	80102ee <__ieee754_fmod+0x6a>
 80102da:	dbf4      	blt.n	80102c6 <__ieee754_fmod+0x42>
 80102dc:	4282      	cmp	r2, r0
 80102de:	d8f2      	bhi.n	80102c6 <__ieee754_fmod+0x42>
 80102e0:	d105      	bne.n	80102ee <__ieee754_fmod+0x6a>
 80102e2:	4b68      	ldr	r3, [pc, #416]	@ (8010484 <__ieee754_fmod+0x200>)
 80102e4:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 80102e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80102ec:	e7eb      	b.n	80102c6 <__ieee754_fmod+0x42>
 80102ee:	4964      	ldr	r1, [pc, #400]	@ (8010480 <__ieee754_fmod+0x1fc>)
 80102f0:	420c      	tst	r4, r1
 80102f2:	d148      	bne.n	8010386 <__ieee754_fmod+0x102>
 80102f4:	f1b9 0f00 	cmp.w	r9, #0
 80102f8:	d13d      	bne.n	8010376 <__ieee754_fmod+0xf2>
 80102fa:	4a63      	ldr	r2, [pc, #396]	@ (8010488 <__ieee754_fmod+0x204>)
 80102fc:	4653      	mov	r3, sl
 80102fe:	2b00      	cmp	r3, #0
 8010300:	dc36      	bgt.n	8010370 <__ieee754_fmod+0xec>
 8010302:	420e      	tst	r6, r1
 8010304:	d14f      	bne.n	80103a6 <__ieee754_fmod+0x122>
 8010306:	f1b8 0f00 	cmp.w	r8, #0
 801030a:	d144      	bne.n	8010396 <__ieee754_fmod+0x112>
 801030c:	4b5e      	ldr	r3, [pc, #376]	@ (8010488 <__ieee754_fmod+0x204>)
 801030e:	4671      	mov	r1, lr
 8010310:	2900      	cmp	r1, #0
 8010312:	dc3d      	bgt.n	8010390 <__ieee754_fmod+0x10c>
 8010314:	485d      	ldr	r0, [pc, #372]	@ (801048c <__ieee754_fmod+0x208>)
 8010316:	4282      	cmp	r2, r0
 8010318:	db4a      	blt.n	80103b0 <__ieee754_fmod+0x12c>
 801031a:	f3c4 0113 	ubfx	r1, r4, #0, #20
 801031e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8010322:	485a      	ldr	r0, [pc, #360]	@ (801048c <__ieee754_fmod+0x208>)
 8010324:	4283      	cmp	r3, r0
 8010326:	db57      	blt.n	80103d8 <__ieee754_fmod+0x154>
 8010328:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801032c:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 8010330:	1ad0      	subs	r0, r2, r3
 8010332:	1b8a      	subs	r2, r1, r6
 8010334:	eba7 040c 	sub.w	r4, r7, ip
 8010338:	2800      	cmp	r0, #0
 801033a:	d162      	bne.n	8010402 <__ieee754_fmod+0x17e>
 801033c:	4567      	cmp	r7, ip
 801033e:	bf38      	it	cc
 8010340:	f102 32ff 	addcc.w	r2, r2, #4294967295
 8010344:	2a00      	cmp	r2, #0
 8010346:	bfbc      	itt	lt
 8010348:	463c      	movlt	r4, r7
 801034a:	460a      	movlt	r2, r1
 801034c:	ea52 0104 	orrs.w	r1, r2, r4
 8010350:	d0c7      	beq.n	80102e2 <__ieee754_fmod+0x5e>
 8010352:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8010356:	db69      	blt.n	801042c <__ieee754_fmod+0x1a8>
 8010358:	494c      	ldr	r1, [pc, #304]	@ (801048c <__ieee754_fmod+0x208>)
 801035a:	428b      	cmp	r3, r1
 801035c:	db6c      	blt.n	8010438 <__ieee754_fmod+0x1b4>
 801035e:	f5a2 1280 	sub.w	r2, r2, #1048576	@ 0x100000
 8010362:	432a      	orrs	r2, r5
 8010364:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8010368:	ea42 5103 	orr.w	r1, r2, r3, lsl #20
 801036c:	4620      	mov	r0, r4
 801036e:	e7aa      	b.n	80102c6 <__ieee754_fmod+0x42>
 8010370:	3a01      	subs	r2, #1
 8010372:	005b      	lsls	r3, r3, #1
 8010374:	e7c3      	b.n	80102fe <__ieee754_fmod+0x7a>
 8010376:	4a45      	ldr	r2, [pc, #276]	@ (801048c <__ieee754_fmod+0x208>)
 8010378:	ea4f 23c9 	mov.w	r3, r9, lsl #11
 801037c:	2b00      	cmp	r3, #0
 801037e:	ddc0      	ble.n	8010302 <__ieee754_fmod+0x7e>
 8010380:	3a01      	subs	r2, #1
 8010382:	005b      	lsls	r3, r3, #1
 8010384:	e7fa      	b.n	801037c <__ieee754_fmod+0xf8>
 8010386:	ea4f 5229 	mov.w	r2, r9, asr #20
 801038a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 801038e:	e7b8      	b.n	8010302 <__ieee754_fmod+0x7e>
 8010390:	3b01      	subs	r3, #1
 8010392:	0049      	lsls	r1, r1, #1
 8010394:	e7bc      	b.n	8010310 <__ieee754_fmod+0x8c>
 8010396:	4b3d      	ldr	r3, [pc, #244]	@ (801048c <__ieee754_fmod+0x208>)
 8010398:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 801039c:	2900      	cmp	r1, #0
 801039e:	ddb9      	ble.n	8010314 <__ieee754_fmod+0x90>
 80103a0:	3b01      	subs	r3, #1
 80103a2:	0049      	lsls	r1, r1, #1
 80103a4:	e7fa      	b.n	801039c <__ieee754_fmod+0x118>
 80103a6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80103aa:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80103ae:	e7b1      	b.n	8010314 <__ieee754_fmod+0x90>
 80103b0:	1a80      	subs	r0, r0, r2
 80103b2:	281f      	cmp	r0, #31
 80103b4:	dc0a      	bgt.n	80103cc <__ieee754_fmod+0x148>
 80103b6:	f202 411e 	addw	r1, r2, #1054	@ 0x41e
 80103ba:	fa09 f900 	lsl.w	r9, r9, r0
 80103be:	fa2a f101 	lsr.w	r1, sl, r1
 80103c2:	ea41 0109 	orr.w	r1, r1, r9
 80103c6:	fa0a f700 	lsl.w	r7, sl, r0
 80103ca:	e7aa      	b.n	8010322 <__ieee754_fmod+0x9e>
 80103cc:	4930      	ldr	r1, [pc, #192]	@ (8010490 <__ieee754_fmod+0x20c>)
 80103ce:	1a89      	subs	r1, r1, r2
 80103d0:	fa0a f101 	lsl.w	r1, sl, r1
 80103d4:	2700      	movs	r7, #0
 80103d6:	e7a4      	b.n	8010322 <__ieee754_fmod+0x9e>
 80103d8:	1ac0      	subs	r0, r0, r3
 80103da:	281f      	cmp	r0, #31
 80103dc:	dc0a      	bgt.n	80103f4 <__ieee754_fmod+0x170>
 80103de:	f203 461e 	addw	r6, r3, #1054	@ 0x41e
 80103e2:	fa08 f800 	lsl.w	r8, r8, r0
 80103e6:	fa2e f606 	lsr.w	r6, lr, r6
 80103ea:	ea46 0608 	orr.w	r6, r6, r8
 80103ee:	fa0e fc00 	lsl.w	ip, lr, r0
 80103f2:	e79d      	b.n	8010330 <__ieee754_fmod+0xac>
 80103f4:	4e26      	ldr	r6, [pc, #152]	@ (8010490 <__ieee754_fmod+0x20c>)
 80103f6:	1af6      	subs	r6, r6, r3
 80103f8:	fa0e f606 	lsl.w	r6, lr, r6
 80103fc:	f04f 0c00 	mov.w	ip, #0
 8010400:	e796      	b.n	8010330 <__ieee754_fmod+0xac>
 8010402:	4567      	cmp	r7, ip
 8010404:	bf38      	it	cc
 8010406:	f102 32ff 	addcc.w	r2, r2, #4294967295
 801040a:	2a00      	cmp	r2, #0
 801040c:	da05      	bge.n	801041a <__ieee754_fmod+0x196>
 801040e:	0ffa      	lsrs	r2, r7, #31
 8010410:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8010414:	007f      	lsls	r7, r7, #1
 8010416:	3801      	subs	r0, #1
 8010418:	e78b      	b.n	8010332 <__ieee754_fmod+0xae>
 801041a:	ea52 0104 	orrs.w	r1, r2, r4
 801041e:	f43f af60 	beq.w	80102e2 <__ieee754_fmod+0x5e>
 8010422:	0fe1      	lsrs	r1, r4, #31
 8010424:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8010428:	0067      	lsls	r7, r4, #1
 801042a:	e7f4      	b.n	8010416 <__ieee754_fmod+0x192>
 801042c:	0fe1      	lsrs	r1, r4, #31
 801042e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8010432:	0064      	lsls	r4, r4, #1
 8010434:	3b01      	subs	r3, #1
 8010436:	e78c      	b.n	8010352 <__ieee754_fmod+0xce>
 8010438:	1ac9      	subs	r1, r1, r3
 801043a:	2914      	cmp	r1, #20
 801043c:	dc0a      	bgt.n	8010454 <__ieee754_fmod+0x1d0>
 801043e:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 8010442:	fa02 f303 	lsl.w	r3, r2, r3
 8010446:	40cc      	lsrs	r4, r1
 8010448:	4323      	orrs	r3, r4
 801044a:	410a      	asrs	r2, r1
 801044c:	ea42 0105 	orr.w	r1, r2, r5
 8010450:	4618      	mov	r0, r3
 8010452:	e738      	b.n	80102c6 <__ieee754_fmod+0x42>
 8010454:	291f      	cmp	r1, #31
 8010456:	dc07      	bgt.n	8010468 <__ieee754_fmod+0x1e4>
 8010458:	f203 431e 	addw	r3, r3, #1054	@ 0x41e
 801045c:	40cc      	lsrs	r4, r1
 801045e:	fa02 f303 	lsl.w	r3, r2, r3
 8010462:	4323      	orrs	r3, r4
 8010464:	462a      	mov	r2, r5
 8010466:	e7f1      	b.n	801044c <__ieee754_fmod+0x1c8>
 8010468:	f1c3 437f 	rsb	r3, r3, #4278190080	@ 0xff000000
 801046c:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8010470:	f503 437b 	add.w	r3, r3, #64256	@ 0xfb00
 8010474:	33e2      	adds	r3, #226	@ 0xe2
 8010476:	fa42 f303 	asr.w	r3, r2, r3
 801047a:	e7f3      	b.n	8010464 <__ieee754_fmod+0x1e0>
 801047c:	7fefffff 	.word	0x7fefffff
 8010480:	7ff00000 	.word	0x7ff00000
 8010484:	08011938 	.word	0x08011938
 8010488:	fffffbed 	.word	0xfffffbed
 801048c:	fffffc02 	.word	0xfffffc02
 8010490:	fffffbe2 	.word	0xfffffbe2
 8010494:	00000000 	.word	0x00000000

08010498 <__ieee754_rem_pio2>:
 8010498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801049c:	ec57 6b10 	vmov	r6, r7, d0
 80104a0:	4bc5      	ldr	r3, [pc, #788]	@ (80107b8 <__ieee754_rem_pio2+0x320>)
 80104a2:	b08d      	sub	sp, #52	@ 0x34
 80104a4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80104a8:	4598      	cmp	r8, r3
 80104aa:	4604      	mov	r4, r0
 80104ac:	9704      	str	r7, [sp, #16]
 80104ae:	d807      	bhi.n	80104c0 <__ieee754_rem_pio2+0x28>
 80104b0:	2200      	movs	r2, #0
 80104b2:	2300      	movs	r3, #0
 80104b4:	ed80 0b00 	vstr	d0, [r0]
 80104b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80104bc:	2500      	movs	r5, #0
 80104be:	e028      	b.n	8010512 <__ieee754_rem_pio2+0x7a>
 80104c0:	4bbe      	ldr	r3, [pc, #760]	@ (80107bc <__ieee754_rem_pio2+0x324>)
 80104c2:	4598      	cmp	r8, r3
 80104c4:	d878      	bhi.n	80105b8 <__ieee754_rem_pio2+0x120>
 80104c6:	9b04      	ldr	r3, [sp, #16]
 80104c8:	4dbd      	ldr	r5, [pc, #756]	@ (80107c0 <__ieee754_rem_pio2+0x328>)
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	4630      	mov	r0, r6
 80104ce:	a3ac      	add	r3, pc, #688	@ (adr r3, 8010780 <__ieee754_rem_pio2+0x2e8>)
 80104d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d4:	4639      	mov	r1, r7
 80104d6:	dd38      	ble.n	801054a <__ieee754_rem_pio2+0xb2>
 80104d8:	f7ef fefe 	bl	80002d8 <__aeabi_dsub>
 80104dc:	45a8      	cmp	r8, r5
 80104de:	4606      	mov	r6, r0
 80104e0:	460f      	mov	r7, r1
 80104e2:	d01a      	beq.n	801051a <__ieee754_rem_pio2+0x82>
 80104e4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8010788 <__ieee754_rem_pio2+0x2f0>)
 80104e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ea:	f7ef fef5 	bl	80002d8 <__aeabi_dsub>
 80104ee:	4602      	mov	r2, r0
 80104f0:	460b      	mov	r3, r1
 80104f2:	4680      	mov	r8, r0
 80104f4:	4689      	mov	r9, r1
 80104f6:	4630      	mov	r0, r6
 80104f8:	4639      	mov	r1, r7
 80104fa:	f7ef feed 	bl	80002d8 <__aeabi_dsub>
 80104fe:	a3a2      	add	r3, pc, #648	@ (adr r3, 8010788 <__ieee754_rem_pio2+0x2f0>)
 8010500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010504:	f7ef fee8 	bl	80002d8 <__aeabi_dsub>
 8010508:	e9c4 8900 	strd	r8, r9, [r4]
 801050c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010510:	2501      	movs	r5, #1
 8010512:	4628      	mov	r0, r5
 8010514:	b00d      	add	sp, #52	@ 0x34
 8010516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801051a:	a39d      	add	r3, pc, #628	@ (adr r3, 8010790 <__ieee754_rem_pio2+0x2f8>)
 801051c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010520:	f7ef feda 	bl	80002d8 <__aeabi_dsub>
 8010524:	a39c      	add	r3, pc, #624	@ (adr r3, 8010798 <__ieee754_rem_pio2+0x300>)
 8010526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801052a:	4606      	mov	r6, r0
 801052c:	460f      	mov	r7, r1
 801052e:	f7ef fed3 	bl	80002d8 <__aeabi_dsub>
 8010532:	4602      	mov	r2, r0
 8010534:	460b      	mov	r3, r1
 8010536:	4680      	mov	r8, r0
 8010538:	4689      	mov	r9, r1
 801053a:	4630      	mov	r0, r6
 801053c:	4639      	mov	r1, r7
 801053e:	f7ef fecb 	bl	80002d8 <__aeabi_dsub>
 8010542:	a395      	add	r3, pc, #596	@ (adr r3, 8010798 <__ieee754_rem_pio2+0x300>)
 8010544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010548:	e7dc      	b.n	8010504 <__ieee754_rem_pio2+0x6c>
 801054a:	f7ef fec7 	bl	80002dc <__adddf3>
 801054e:	45a8      	cmp	r8, r5
 8010550:	4606      	mov	r6, r0
 8010552:	460f      	mov	r7, r1
 8010554:	d018      	beq.n	8010588 <__ieee754_rem_pio2+0xf0>
 8010556:	a38c      	add	r3, pc, #560	@ (adr r3, 8010788 <__ieee754_rem_pio2+0x2f0>)
 8010558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055c:	f7ef febe 	bl	80002dc <__adddf3>
 8010560:	4602      	mov	r2, r0
 8010562:	460b      	mov	r3, r1
 8010564:	4680      	mov	r8, r0
 8010566:	4689      	mov	r9, r1
 8010568:	4630      	mov	r0, r6
 801056a:	4639      	mov	r1, r7
 801056c:	f7ef feb4 	bl	80002d8 <__aeabi_dsub>
 8010570:	a385      	add	r3, pc, #532	@ (adr r3, 8010788 <__ieee754_rem_pio2+0x2f0>)
 8010572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010576:	f7ef feb1 	bl	80002dc <__adddf3>
 801057a:	f04f 35ff 	mov.w	r5, #4294967295
 801057e:	e9c4 8900 	strd	r8, r9, [r4]
 8010582:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010586:	e7c4      	b.n	8010512 <__ieee754_rem_pio2+0x7a>
 8010588:	a381      	add	r3, pc, #516	@ (adr r3, 8010790 <__ieee754_rem_pio2+0x2f8>)
 801058a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801058e:	f7ef fea5 	bl	80002dc <__adddf3>
 8010592:	a381      	add	r3, pc, #516	@ (adr r3, 8010798 <__ieee754_rem_pio2+0x300>)
 8010594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010598:	4606      	mov	r6, r0
 801059a:	460f      	mov	r7, r1
 801059c:	f7ef fe9e 	bl	80002dc <__adddf3>
 80105a0:	4602      	mov	r2, r0
 80105a2:	460b      	mov	r3, r1
 80105a4:	4680      	mov	r8, r0
 80105a6:	4689      	mov	r9, r1
 80105a8:	4630      	mov	r0, r6
 80105aa:	4639      	mov	r1, r7
 80105ac:	f7ef fe94 	bl	80002d8 <__aeabi_dsub>
 80105b0:	a379      	add	r3, pc, #484	@ (adr r3, 8010798 <__ieee754_rem_pio2+0x300>)
 80105b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105b6:	e7de      	b.n	8010576 <__ieee754_rem_pio2+0xde>
 80105b8:	4b82      	ldr	r3, [pc, #520]	@ (80107c4 <__ieee754_rem_pio2+0x32c>)
 80105ba:	4598      	cmp	r8, r3
 80105bc:	f200 80d1 	bhi.w	8010762 <__ieee754_rem_pio2+0x2ca>
 80105c0:	f000 fafe 	bl	8010bc0 <fabs>
 80105c4:	ec57 6b10 	vmov	r6, r7, d0
 80105c8:	a375      	add	r3, pc, #468	@ (adr r3, 80107a0 <__ieee754_rem_pio2+0x308>)
 80105ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ce:	4630      	mov	r0, r6
 80105d0:	4639      	mov	r1, r7
 80105d2:	f7f0 f839 	bl	8000648 <__aeabi_dmul>
 80105d6:	4b7c      	ldr	r3, [pc, #496]	@ (80107c8 <__ieee754_rem_pio2+0x330>)
 80105d8:	2200      	movs	r2, #0
 80105da:	f7ef fe7f 	bl	80002dc <__adddf3>
 80105de:	f7f0 fae3 	bl	8000ba8 <__aeabi_d2iz>
 80105e2:	4605      	mov	r5, r0
 80105e4:	f7ef ffc6 	bl	8000574 <__aeabi_i2d>
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80105f0:	a363      	add	r3, pc, #396	@ (adr r3, 8010780 <__ieee754_rem_pio2+0x2e8>)
 80105f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105f6:	f7f0 f827 	bl	8000648 <__aeabi_dmul>
 80105fa:	4602      	mov	r2, r0
 80105fc:	460b      	mov	r3, r1
 80105fe:	4630      	mov	r0, r6
 8010600:	4639      	mov	r1, r7
 8010602:	f7ef fe69 	bl	80002d8 <__aeabi_dsub>
 8010606:	a360      	add	r3, pc, #384	@ (adr r3, 8010788 <__ieee754_rem_pio2+0x2f0>)
 8010608:	e9d3 2300 	ldrd	r2, r3, [r3]
 801060c:	4682      	mov	sl, r0
 801060e:	468b      	mov	fp, r1
 8010610:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010614:	f7f0 f818 	bl	8000648 <__aeabi_dmul>
 8010618:	2d1f      	cmp	r5, #31
 801061a:	4606      	mov	r6, r0
 801061c:	460f      	mov	r7, r1
 801061e:	dc0c      	bgt.n	801063a <__ieee754_rem_pio2+0x1a2>
 8010620:	4b6a      	ldr	r3, [pc, #424]	@ (80107cc <__ieee754_rem_pio2+0x334>)
 8010622:	1e6a      	subs	r2, r5, #1
 8010624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010628:	4543      	cmp	r3, r8
 801062a:	d006      	beq.n	801063a <__ieee754_rem_pio2+0x1a2>
 801062c:	4632      	mov	r2, r6
 801062e:	463b      	mov	r3, r7
 8010630:	4650      	mov	r0, sl
 8010632:	4659      	mov	r1, fp
 8010634:	f7ef fe50 	bl	80002d8 <__aeabi_dsub>
 8010638:	e00e      	b.n	8010658 <__ieee754_rem_pio2+0x1c0>
 801063a:	463b      	mov	r3, r7
 801063c:	4632      	mov	r2, r6
 801063e:	4650      	mov	r0, sl
 8010640:	4659      	mov	r1, fp
 8010642:	f7ef fe49 	bl	80002d8 <__aeabi_dsub>
 8010646:	ea4f 5328 	mov.w	r3, r8, asr #20
 801064a:	9305      	str	r3, [sp, #20]
 801064c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010650:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8010654:	2b10      	cmp	r3, #16
 8010656:	dc02      	bgt.n	801065e <__ieee754_rem_pio2+0x1c6>
 8010658:	e9c4 0100 	strd	r0, r1, [r4]
 801065c:	e039      	b.n	80106d2 <__ieee754_rem_pio2+0x23a>
 801065e:	a34c      	add	r3, pc, #304	@ (adr r3, 8010790 <__ieee754_rem_pio2+0x2f8>)
 8010660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010668:	f7ef ffee 	bl	8000648 <__aeabi_dmul>
 801066c:	4606      	mov	r6, r0
 801066e:	460f      	mov	r7, r1
 8010670:	4602      	mov	r2, r0
 8010672:	460b      	mov	r3, r1
 8010674:	4650      	mov	r0, sl
 8010676:	4659      	mov	r1, fp
 8010678:	f7ef fe2e 	bl	80002d8 <__aeabi_dsub>
 801067c:	4602      	mov	r2, r0
 801067e:	460b      	mov	r3, r1
 8010680:	4680      	mov	r8, r0
 8010682:	4689      	mov	r9, r1
 8010684:	4650      	mov	r0, sl
 8010686:	4659      	mov	r1, fp
 8010688:	f7ef fe26 	bl	80002d8 <__aeabi_dsub>
 801068c:	4632      	mov	r2, r6
 801068e:	463b      	mov	r3, r7
 8010690:	f7ef fe22 	bl	80002d8 <__aeabi_dsub>
 8010694:	a340      	add	r3, pc, #256	@ (adr r3, 8010798 <__ieee754_rem_pio2+0x300>)
 8010696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069a:	4606      	mov	r6, r0
 801069c:	460f      	mov	r7, r1
 801069e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106a2:	f7ef ffd1 	bl	8000648 <__aeabi_dmul>
 80106a6:	4632      	mov	r2, r6
 80106a8:	463b      	mov	r3, r7
 80106aa:	f7ef fe15 	bl	80002d8 <__aeabi_dsub>
 80106ae:	4602      	mov	r2, r0
 80106b0:	460b      	mov	r3, r1
 80106b2:	4606      	mov	r6, r0
 80106b4:	460f      	mov	r7, r1
 80106b6:	4640      	mov	r0, r8
 80106b8:	4649      	mov	r1, r9
 80106ba:	f7ef fe0d 	bl	80002d8 <__aeabi_dsub>
 80106be:	9a05      	ldr	r2, [sp, #20]
 80106c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80106c4:	1ad3      	subs	r3, r2, r3
 80106c6:	2b31      	cmp	r3, #49	@ 0x31
 80106c8:	dc20      	bgt.n	801070c <__ieee754_rem_pio2+0x274>
 80106ca:	e9c4 0100 	strd	r0, r1, [r4]
 80106ce:	46c2      	mov	sl, r8
 80106d0:	46cb      	mov	fp, r9
 80106d2:	e9d4 8900 	ldrd	r8, r9, [r4]
 80106d6:	4650      	mov	r0, sl
 80106d8:	4642      	mov	r2, r8
 80106da:	464b      	mov	r3, r9
 80106dc:	4659      	mov	r1, fp
 80106de:	f7ef fdfb 	bl	80002d8 <__aeabi_dsub>
 80106e2:	463b      	mov	r3, r7
 80106e4:	4632      	mov	r2, r6
 80106e6:	f7ef fdf7 	bl	80002d8 <__aeabi_dsub>
 80106ea:	9b04      	ldr	r3, [sp, #16]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80106f2:	f6bf af0e 	bge.w	8010512 <__ieee754_rem_pio2+0x7a>
 80106f6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80106fa:	6063      	str	r3, [r4, #4]
 80106fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010700:	f8c4 8000 	str.w	r8, [r4]
 8010704:	60a0      	str	r0, [r4, #8]
 8010706:	60e3      	str	r3, [r4, #12]
 8010708:	426d      	negs	r5, r5
 801070a:	e702      	b.n	8010512 <__ieee754_rem_pio2+0x7a>
 801070c:	a326      	add	r3, pc, #152	@ (adr r3, 80107a8 <__ieee754_rem_pio2+0x310>)
 801070e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010712:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010716:	f7ef ff97 	bl	8000648 <__aeabi_dmul>
 801071a:	4606      	mov	r6, r0
 801071c:	460f      	mov	r7, r1
 801071e:	4602      	mov	r2, r0
 8010720:	460b      	mov	r3, r1
 8010722:	4640      	mov	r0, r8
 8010724:	4649      	mov	r1, r9
 8010726:	f7ef fdd7 	bl	80002d8 <__aeabi_dsub>
 801072a:	4602      	mov	r2, r0
 801072c:	460b      	mov	r3, r1
 801072e:	4682      	mov	sl, r0
 8010730:	468b      	mov	fp, r1
 8010732:	4640      	mov	r0, r8
 8010734:	4649      	mov	r1, r9
 8010736:	f7ef fdcf 	bl	80002d8 <__aeabi_dsub>
 801073a:	4632      	mov	r2, r6
 801073c:	463b      	mov	r3, r7
 801073e:	f7ef fdcb 	bl	80002d8 <__aeabi_dsub>
 8010742:	a31b      	add	r3, pc, #108	@ (adr r3, 80107b0 <__ieee754_rem_pio2+0x318>)
 8010744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010748:	4606      	mov	r6, r0
 801074a:	460f      	mov	r7, r1
 801074c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010750:	f7ef ff7a 	bl	8000648 <__aeabi_dmul>
 8010754:	4632      	mov	r2, r6
 8010756:	463b      	mov	r3, r7
 8010758:	f7ef fdbe 	bl	80002d8 <__aeabi_dsub>
 801075c:	4606      	mov	r6, r0
 801075e:	460f      	mov	r7, r1
 8010760:	e764      	b.n	801062c <__ieee754_rem_pio2+0x194>
 8010762:	4b1b      	ldr	r3, [pc, #108]	@ (80107d0 <__ieee754_rem_pio2+0x338>)
 8010764:	4598      	cmp	r8, r3
 8010766:	d935      	bls.n	80107d4 <__ieee754_rem_pio2+0x33c>
 8010768:	4632      	mov	r2, r6
 801076a:	463b      	mov	r3, r7
 801076c:	4630      	mov	r0, r6
 801076e:	4639      	mov	r1, r7
 8010770:	f7ef fdb2 	bl	80002d8 <__aeabi_dsub>
 8010774:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010778:	e9c4 0100 	strd	r0, r1, [r4]
 801077c:	e69e      	b.n	80104bc <__ieee754_rem_pio2+0x24>
 801077e:	bf00      	nop
 8010780:	54400000 	.word	0x54400000
 8010784:	3ff921fb 	.word	0x3ff921fb
 8010788:	1a626331 	.word	0x1a626331
 801078c:	3dd0b461 	.word	0x3dd0b461
 8010790:	1a600000 	.word	0x1a600000
 8010794:	3dd0b461 	.word	0x3dd0b461
 8010798:	2e037073 	.word	0x2e037073
 801079c:	3ba3198a 	.word	0x3ba3198a
 80107a0:	6dc9c883 	.word	0x6dc9c883
 80107a4:	3fe45f30 	.word	0x3fe45f30
 80107a8:	2e000000 	.word	0x2e000000
 80107ac:	3ba3198a 	.word	0x3ba3198a
 80107b0:	252049c1 	.word	0x252049c1
 80107b4:	397b839a 	.word	0x397b839a
 80107b8:	3fe921fb 	.word	0x3fe921fb
 80107bc:	4002d97b 	.word	0x4002d97b
 80107c0:	3ff921fb 	.word	0x3ff921fb
 80107c4:	413921fb 	.word	0x413921fb
 80107c8:	3fe00000 	.word	0x3fe00000
 80107cc:	08011948 	.word	0x08011948
 80107d0:	7fefffff 	.word	0x7fefffff
 80107d4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80107d8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80107dc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80107e0:	4630      	mov	r0, r6
 80107e2:	460f      	mov	r7, r1
 80107e4:	f7f0 f9e0 	bl	8000ba8 <__aeabi_d2iz>
 80107e8:	f7ef fec4 	bl	8000574 <__aeabi_i2d>
 80107ec:	4602      	mov	r2, r0
 80107ee:	460b      	mov	r3, r1
 80107f0:	4630      	mov	r0, r6
 80107f2:	4639      	mov	r1, r7
 80107f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80107f8:	f7ef fd6e 	bl	80002d8 <__aeabi_dsub>
 80107fc:	4b22      	ldr	r3, [pc, #136]	@ (8010888 <__ieee754_rem_pio2+0x3f0>)
 80107fe:	2200      	movs	r2, #0
 8010800:	f7ef ff22 	bl	8000648 <__aeabi_dmul>
 8010804:	460f      	mov	r7, r1
 8010806:	4606      	mov	r6, r0
 8010808:	f7f0 f9ce 	bl	8000ba8 <__aeabi_d2iz>
 801080c:	f7ef feb2 	bl	8000574 <__aeabi_i2d>
 8010810:	4602      	mov	r2, r0
 8010812:	460b      	mov	r3, r1
 8010814:	4630      	mov	r0, r6
 8010816:	4639      	mov	r1, r7
 8010818:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801081c:	f7ef fd5c 	bl	80002d8 <__aeabi_dsub>
 8010820:	4b19      	ldr	r3, [pc, #100]	@ (8010888 <__ieee754_rem_pio2+0x3f0>)
 8010822:	2200      	movs	r2, #0
 8010824:	f7ef ff10 	bl	8000648 <__aeabi_dmul>
 8010828:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801082c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8010830:	f04f 0803 	mov.w	r8, #3
 8010834:	2600      	movs	r6, #0
 8010836:	2700      	movs	r7, #0
 8010838:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801083c:	4632      	mov	r2, r6
 801083e:	463b      	mov	r3, r7
 8010840:	46c2      	mov	sl, r8
 8010842:	f108 38ff 	add.w	r8, r8, #4294967295
 8010846:	f7f0 f967 	bl	8000b18 <__aeabi_dcmpeq>
 801084a:	2800      	cmp	r0, #0
 801084c:	d1f4      	bne.n	8010838 <__ieee754_rem_pio2+0x3a0>
 801084e:	4b0f      	ldr	r3, [pc, #60]	@ (801088c <__ieee754_rem_pio2+0x3f4>)
 8010850:	9301      	str	r3, [sp, #4]
 8010852:	2302      	movs	r3, #2
 8010854:	9300      	str	r3, [sp, #0]
 8010856:	462a      	mov	r2, r5
 8010858:	4653      	mov	r3, sl
 801085a:	4621      	mov	r1, r4
 801085c:	a806      	add	r0, sp, #24
 801085e:	f000 f9b7 	bl	8010bd0 <__kernel_rem_pio2>
 8010862:	9b04      	ldr	r3, [sp, #16]
 8010864:	2b00      	cmp	r3, #0
 8010866:	4605      	mov	r5, r0
 8010868:	f6bf ae53 	bge.w	8010512 <__ieee754_rem_pio2+0x7a>
 801086c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8010870:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010874:	e9c4 2300 	strd	r2, r3, [r4]
 8010878:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801087c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010880:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8010884:	e740      	b.n	8010708 <__ieee754_rem_pio2+0x270>
 8010886:	bf00      	nop
 8010888:	41700000 	.word	0x41700000
 801088c:	080119c8 	.word	0x080119c8

08010890 <atan>:
 8010890:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010894:	ec55 4b10 	vmov	r4, r5, d0
 8010898:	4bbf      	ldr	r3, [pc, #764]	@ (8010b98 <atan+0x308>)
 801089a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801089e:	429e      	cmp	r6, r3
 80108a0:	46ab      	mov	fp, r5
 80108a2:	d918      	bls.n	80108d6 <atan+0x46>
 80108a4:	4bbd      	ldr	r3, [pc, #756]	@ (8010b9c <atan+0x30c>)
 80108a6:	429e      	cmp	r6, r3
 80108a8:	d801      	bhi.n	80108ae <atan+0x1e>
 80108aa:	d109      	bne.n	80108c0 <atan+0x30>
 80108ac:	b144      	cbz	r4, 80108c0 <atan+0x30>
 80108ae:	4622      	mov	r2, r4
 80108b0:	462b      	mov	r3, r5
 80108b2:	4620      	mov	r0, r4
 80108b4:	4629      	mov	r1, r5
 80108b6:	f7ef fd11 	bl	80002dc <__adddf3>
 80108ba:	4604      	mov	r4, r0
 80108bc:	460d      	mov	r5, r1
 80108be:	e006      	b.n	80108ce <atan+0x3e>
 80108c0:	f1bb 0f00 	cmp.w	fp, #0
 80108c4:	f340 812b 	ble.w	8010b1e <atan+0x28e>
 80108c8:	a597      	add	r5, pc, #604	@ (adr r5, 8010b28 <atan+0x298>)
 80108ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 80108ce:	ec45 4b10 	vmov	d0, r4, r5
 80108d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80108d6:	4bb2      	ldr	r3, [pc, #712]	@ (8010ba0 <atan+0x310>)
 80108d8:	429e      	cmp	r6, r3
 80108da:	d813      	bhi.n	8010904 <atan+0x74>
 80108dc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 80108e0:	429e      	cmp	r6, r3
 80108e2:	d80c      	bhi.n	80108fe <atan+0x6e>
 80108e4:	a392      	add	r3, pc, #584	@ (adr r3, 8010b30 <atan+0x2a0>)
 80108e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108ea:	4620      	mov	r0, r4
 80108ec:	4629      	mov	r1, r5
 80108ee:	f7ef fcf5 	bl	80002dc <__adddf3>
 80108f2:	4bac      	ldr	r3, [pc, #688]	@ (8010ba4 <atan+0x314>)
 80108f4:	2200      	movs	r2, #0
 80108f6:	f7f0 f937 	bl	8000b68 <__aeabi_dcmpgt>
 80108fa:	2800      	cmp	r0, #0
 80108fc:	d1e7      	bne.n	80108ce <atan+0x3e>
 80108fe:	f04f 3aff 	mov.w	sl, #4294967295
 8010902:	e029      	b.n	8010958 <atan+0xc8>
 8010904:	f000 f95c 	bl	8010bc0 <fabs>
 8010908:	4ba7      	ldr	r3, [pc, #668]	@ (8010ba8 <atan+0x318>)
 801090a:	429e      	cmp	r6, r3
 801090c:	ec55 4b10 	vmov	r4, r5, d0
 8010910:	f200 80bc 	bhi.w	8010a8c <atan+0x1fc>
 8010914:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 8010918:	429e      	cmp	r6, r3
 801091a:	f200 809e 	bhi.w	8010a5a <atan+0x1ca>
 801091e:	4622      	mov	r2, r4
 8010920:	462b      	mov	r3, r5
 8010922:	4620      	mov	r0, r4
 8010924:	4629      	mov	r1, r5
 8010926:	f7ef fcd9 	bl	80002dc <__adddf3>
 801092a:	4b9e      	ldr	r3, [pc, #632]	@ (8010ba4 <atan+0x314>)
 801092c:	2200      	movs	r2, #0
 801092e:	f7ef fcd3 	bl	80002d8 <__aeabi_dsub>
 8010932:	2200      	movs	r2, #0
 8010934:	4606      	mov	r6, r0
 8010936:	460f      	mov	r7, r1
 8010938:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801093c:	4620      	mov	r0, r4
 801093e:	4629      	mov	r1, r5
 8010940:	f7ef fccc 	bl	80002dc <__adddf3>
 8010944:	4602      	mov	r2, r0
 8010946:	460b      	mov	r3, r1
 8010948:	4630      	mov	r0, r6
 801094a:	4639      	mov	r1, r7
 801094c:	f7ef ffa6 	bl	800089c <__aeabi_ddiv>
 8010950:	f04f 0a00 	mov.w	sl, #0
 8010954:	4604      	mov	r4, r0
 8010956:	460d      	mov	r5, r1
 8010958:	4622      	mov	r2, r4
 801095a:	462b      	mov	r3, r5
 801095c:	4620      	mov	r0, r4
 801095e:	4629      	mov	r1, r5
 8010960:	f7ef fe72 	bl	8000648 <__aeabi_dmul>
 8010964:	4602      	mov	r2, r0
 8010966:	460b      	mov	r3, r1
 8010968:	4680      	mov	r8, r0
 801096a:	4689      	mov	r9, r1
 801096c:	f7ef fe6c 	bl	8000648 <__aeabi_dmul>
 8010970:	a371      	add	r3, pc, #452	@ (adr r3, 8010b38 <atan+0x2a8>)
 8010972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010976:	4606      	mov	r6, r0
 8010978:	460f      	mov	r7, r1
 801097a:	f7ef fe65 	bl	8000648 <__aeabi_dmul>
 801097e:	a370      	add	r3, pc, #448	@ (adr r3, 8010b40 <atan+0x2b0>)
 8010980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010984:	f7ef fcaa 	bl	80002dc <__adddf3>
 8010988:	4632      	mov	r2, r6
 801098a:	463b      	mov	r3, r7
 801098c:	f7ef fe5c 	bl	8000648 <__aeabi_dmul>
 8010990:	a36d      	add	r3, pc, #436	@ (adr r3, 8010b48 <atan+0x2b8>)
 8010992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010996:	f7ef fca1 	bl	80002dc <__adddf3>
 801099a:	4632      	mov	r2, r6
 801099c:	463b      	mov	r3, r7
 801099e:	f7ef fe53 	bl	8000648 <__aeabi_dmul>
 80109a2:	a36b      	add	r3, pc, #428	@ (adr r3, 8010b50 <atan+0x2c0>)
 80109a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109a8:	f7ef fc98 	bl	80002dc <__adddf3>
 80109ac:	4632      	mov	r2, r6
 80109ae:	463b      	mov	r3, r7
 80109b0:	f7ef fe4a 	bl	8000648 <__aeabi_dmul>
 80109b4:	a368      	add	r3, pc, #416	@ (adr r3, 8010b58 <atan+0x2c8>)
 80109b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ba:	f7ef fc8f 	bl	80002dc <__adddf3>
 80109be:	4632      	mov	r2, r6
 80109c0:	463b      	mov	r3, r7
 80109c2:	f7ef fe41 	bl	8000648 <__aeabi_dmul>
 80109c6:	a366      	add	r3, pc, #408	@ (adr r3, 8010b60 <atan+0x2d0>)
 80109c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109cc:	f7ef fc86 	bl	80002dc <__adddf3>
 80109d0:	4642      	mov	r2, r8
 80109d2:	464b      	mov	r3, r9
 80109d4:	f7ef fe38 	bl	8000648 <__aeabi_dmul>
 80109d8:	a363      	add	r3, pc, #396	@ (adr r3, 8010b68 <atan+0x2d8>)
 80109da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109de:	4680      	mov	r8, r0
 80109e0:	4689      	mov	r9, r1
 80109e2:	4630      	mov	r0, r6
 80109e4:	4639      	mov	r1, r7
 80109e6:	f7ef fe2f 	bl	8000648 <__aeabi_dmul>
 80109ea:	a361      	add	r3, pc, #388	@ (adr r3, 8010b70 <atan+0x2e0>)
 80109ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f0:	f7ef fc72 	bl	80002d8 <__aeabi_dsub>
 80109f4:	4632      	mov	r2, r6
 80109f6:	463b      	mov	r3, r7
 80109f8:	f7ef fe26 	bl	8000648 <__aeabi_dmul>
 80109fc:	a35e      	add	r3, pc, #376	@ (adr r3, 8010b78 <atan+0x2e8>)
 80109fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a02:	f7ef fc69 	bl	80002d8 <__aeabi_dsub>
 8010a06:	4632      	mov	r2, r6
 8010a08:	463b      	mov	r3, r7
 8010a0a:	f7ef fe1d 	bl	8000648 <__aeabi_dmul>
 8010a0e:	a35c      	add	r3, pc, #368	@ (adr r3, 8010b80 <atan+0x2f0>)
 8010a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a14:	f7ef fc60 	bl	80002d8 <__aeabi_dsub>
 8010a18:	4632      	mov	r2, r6
 8010a1a:	463b      	mov	r3, r7
 8010a1c:	f7ef fe14 	bl	8000648 <__aeabi_dmul>
 8010a20:	a359      	add	r3, pc, #356	@ (adr r3, 8010b88 <atan+0x2f8>)
 8010a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a26:	f7ef fc57 	bl	80002d8 <__aeabi_dsub>
 8010a2a:	4632      	mov	r2, r6
 8010a2c:	463b      	mov	r3, r7
 8010a2e:	f7ef fe0b 	bl	8000648 <__aeabi_dmul>
 8010a32:	4602      	mov	r2, r0
 8010a34:	460b      	mov	r3, r1
 8010a36:	4640      	mov	r0, r8
 8010a38:	4649      	mov	r1, r9
 8010a3a:	f7ef fc4f 	bl	80002dc <__adddf3>
 8010a3e:	4622      	mov	r2, r4
 8010a40:	462b      	mov	r3, r5
 8010a42:	f7ef fe01 	bl	8000648 <__aeabi_dmul>
 8010a46:	f1ba 3fff 	cmp.w	sl, #4294967295
 8010a4a:	4602      	mov	r2, r0
 8010a4c:	460b      	mov	r3, r1
 8010a4e:	d148      	bne.n	8010ae2 <atan+0x252>
 8010a50:	4620      	mov	r0, r4
 8010a52:	4629      	mov	r1, r5
 8010a54:	f7ef fc40 	bl	80002d8 <__aeabi_dsub>
 8010a58:	e72f      	b.n	80108ba <atan+0x2a>
 8010a5a:	4b52      	ldr	r3, [pc, #328]	@ (8010ba4 <atan+0x314>)
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	4620      	mov	r0, r4
 8010a60:	4629      	mov	r1, r5
 8010a62:	f7ef fc39 	bl	80002d8 <__aeabi_dsub>
 8010a66:	4b4f      	ldr	r3, [pc, #316]	@ (8010ba4 <atan+0x314>)
 8010a68:	4606      	mov	r6, r0
 8010a6a:	460f      	mov	r7, r1
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	4620      	mov	r0, r4
 8010a70:	4629      	mov	r1, r5
 8010a72:	f7ef fc33 	bl	80002dc <__adddf3>
 8010a76:	4602      	mov	r2, r0
 8010a78:	460b      	mov	r3, r1
 8010a7a:	4630      	mov	r0, r6
 8010a7c:	4639      	mov	r1, r7
 8010a7e:	f7ef ff0d 	bl	800089c <__aeabi_ddiv>
 8010a82:	f04f 0a01 	mov.w	sl, #1
 8010a86:	4604      	mov	r4, r0
 8010a88:	460d      	mov	r5, r1
 8010a8a:	e765      	b.n	8010958 <atan+0xc8>
 8010a8c:	4b47      	ldr	r3, [pc, #284]	@ (8010bac <atan+0x31c>)
 8010a8e:	429e      	cmp	r6, r3
 8010a90:	d21c      	bcs.n	8010acc <atan+0x23c>
 8010a92:	4b47      	ldr	r3, [pc, #284]	@ (8010bb0 <atan+0x320>)
 8010a94:	2200      	movs	r2, #0
 8010a96:	4620      	mov	r0, r4
 8010a98:	4629      	mov	r1, r5
 8010a9a:	f7ef fc1d 	bl	80002d8 <__aeabi_dsub>
 8010a9e:	4b44      	ldr	r3, [pc, #272]	@ (8010bb0 <atan+0x320>)
 8010aa0:	4606      	mov	r6, r0
 8010aa2:	460f      	mov	r7, r1
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	4620      	mov	r0, r4
 8010aa8:	4629      	mov	r1, r5
 8010aaa:	f7ef fdcd 	bl	8000648 <__aeabi_dmul>
 8010aae:	4b3d      	ldr	r3, [pc, #244]	@ (8010ba4 <atan+0x314>)
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	f7ef fc13 	bl	80002dc <__adddf3>
 8010ab6:	4602      	mov	r2, r0
 8010ab8:	460b      	mov	r3, r1
 8010aba:	4630      	mov	r0, r6
 8010abc:	4639      	mov	r1, r7
 8010abe:	f7ef feed 	bl	800089c <__aeabi_ddiv>
 8010ac2:	f04f 0a02 	mov.w	sl, #2
 8010ac6:	4604      	mov	r4, r0
 8010ac8:	460d      	mov	r5, r1
 8010aca:	e745      	b.n	8010958 <atan+0xc8>
 8010acc:	4622      	mov	r2, r4
 8010ace:	462b      	mov	r3, r5
 8010ad0:	4938      	ldr	r1, [pc, #224]	@ (8010bb4 <atan+0x324>)
 8010ad2:	2000      	movs	r0, #0
 8010ad4:	f7ef fee2 	bl	800089c <__aeabi_ddiv>
 8010ad8:	f04f 0a03 	mov.w	sl, #3
 8010adc:	4604      	mov	r4, r0
 8010ade:	460d      	mov	r5, r1
 8010ae0:	e73a      	b.n	8010958 <atan+0xc8>
 8010ae2:	4b35      	ldr	r3, [pc, #212]	@ (8010bb8 <atan+0x328>)
 8010ae4:	4e35      	ldr	r6, [pc, #212]	@ (8010bbc <atan+0x32c>)
 8010ae6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aee:	f7ef fbf3 	bl	80002d8 <__aeabi_dsub>
 8010af2:	4622      	mov	r2, r4
 8010af4:	462b      	mov	r3, r5
 8010af6:	f7ef fbef 	bl	80002d8 <__aeabi_dsub>
 8010afa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010afe:	4602      	mov	r2, r0
 8010b00:	460b      	mov	r3, r1
 8010b02:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010b06:	f7ef fbe7 	bl	80002d8 <__aeabi_dsub>
 8010b0a:	f1bb 0f00 	cmp.w	fp, #0
 8010b0e:	4604      	mov	r4, r0
 8010b10:	460d      	mov	r5, r1
 8010b12:	f6bf aedc 	bge.w	80108ce <atan+0x3e>
 8010b16:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8010b1a:	461d      	mov	r5, r3
 8010b1c:	e6d7      	b.n	80108ce <atan+0x3e>
 8010b1e:	a51c      	add	r5, pc, #112	@ (adr r5, 8010b90 <atan+0x300>)
 8010b20:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010b24:	e6d3      	b.n	80108ce <atan+0x3e>
 8010b26:	bf00      	nop
 8010b28:	54442d18 	.word	0x54442d18
 8010b2c:	3ff921fb 	.word	0x3ff921fb
 8010b30:	8800759c 	.word	0x8800759c
 8010b34:	7e37e43c 	.word	0x7e37e43c
 8010b38:	e322da11 	.word	0xe322da11
 8010b3c:	3f90ad3a 	.word	0x3f90ad3a
 8010b40:	24760deb 	.word	0x24760deb
 8010b44:	3fa97b4b 	.word	0x3fa97b4b
 8010b48:	a0d03d51 	.word	0xa0d03d51
 8010b4c:	3fb10d66 	.word	0x3fb10d66
 8010b50:	c54c206e 	.word	0xc54c206e
 8010b54:	3fb745cd 	.word	0x3fb745cd
 8010b58:	920083ff 	.word	0x920083ff
 8010b5c:	3fc24924 	.word	0x3fc24924
 8010b60:	5555550d 	.word	0x5555550d
 8010b64:	3fd55555 	.word	0x3fd55555
 8010b68:	2c6a6c2f 	.word	0x2c6a6c2f
 8010b6c:	bfa2b444 	.word	0xbfa2b444
 8010b70:	52defd9a 	.word	0x52defd9a
 8010b74:	3fadde2d 	.word	0x3fadde2d
 8010b78:	af749a6d 	.word	0xaf749a6d
 8010b7c:	3fb3b0f2 	.word	0x3fb3b0f2
 8010b80:	fe231671 	.word	0xfe231671
 8010b84:	3fbc71c6 	.word	0x3fbc71c6
 8010b88:	9998ebc4 	.word	0x9998ebc4
 8010b8c:	3fc99999 	.word	0x3fc99999
 8010b90:	54442d18 	.word	0x54442d18
 8010b94:	bff921fb 	.word	0xbff921fb
 8010b98:	440fffff 	.word	0x440fffff
 8010b9c:	7ff00000 	.word	0x7ff00000
 8010ba0:	3fdbffff 	.word	0x3fdbffff
 8010ba4:	3ff00000 	.word	0x3ff00000
 8010ba8:	3ff2ffff 	.word	0x3ff2ffff
 8010bac:	40038000 	.word	0x40038000
 8010bb0:	3ff80000 	.word	0x3ff80000
 8010bb4:	bff00000 	.word	0xbff00000
 8010bb8:	08011ad0 	.word	0x08011ad0
 8010bbc:	08011af0 	.word	0x08011af0

08010bc0 <fabs>:
 8010bc0:	ec51 0b10 	vmov	r0, r1, d0
 8010bc4:	4602      	mov	r2, r0
 8010bc6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8010bca:	ec43 2b10 	vmov	d0, r2, r3
 8010bce:	4770      	bx	lr

08010bd0 <__kernel_rem_pio2>:
 8010bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bd4:	ed2d 8b02 	vpush	{d8}
 8010bd8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8010bdc:	f112 0f14 	cmn.w	r2, #20
 8010be0:	9306      	str	r3, [sp, #24]
 8010be2:	9104      	str	r1, [sp, #16]
 8010be4:	4bc2      	ldr	r3, [pc, #776]	@ (8010ef0 <__kernel_rem_pio2+0x320>)
 8010be6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8010be8:	9008      	str	r0, [sp, #32]
 8010bea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010bee:	9300      	str	r3, [sp, #0]
 8010bf0:	9b06      	ldr	r3, [sp, #24]
 8010bf2:	f103 33ff 	add.w	r3, r3, #4294967295
 8010bf6:	bfa8      	it	ge
 8010bf8:	1ed4      	subge	r4, r2, #3
 8010bfa:	9305      	str	r3, [sp, #20]
 8010bfc:	bfb2      	itee	lt
 8010bfe:	2400      	movlt	r4, #0
 8010c00:	2318      	movge	r3, #24
 8010c02:	fb94 f4f3 	sdivge	r4, r4, r3
 8010c06:	f06f 0317 	mvn.w	r3, #23
 8010c0a:	fb04 3303 	mla	r3, r4, r3, r3
 8010c0e:	eb03 0b02 	add.w	fp, r3, r2
 8010c12:	9b00      	ldr	r3, [sp, #0]
 8010c14:	9a05      	ldr	r2, [sp, #20]
 8010c16:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8010ee0 <__kernel_rem_pio2+0x310>
 8010c1a:	eb03 0802 	add.w	r8, r3, r2
 8010c1e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010c20:	1aa7      	subs	r7, r4, r2
 8010c22:	ae20      	add	r6, sp, #128	@ 0x80
 8010c24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010c28:	2500      	movs	r5, #0
 8010c2a:	4545      	cmp	r5, r8
 8010c2c:	dd12      	ble.n	8010c54 <__kernel_rem_pio2+0x84>
 8010c2e:	9b06      	ldr	r3, [sp, #24]
 8010c30:	aa20      	add	r2, sp, #128	@ 0x80
 8010c32:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8010c36:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8010c3a:	2700      	movs	r7, #0
 8010c3c:	9b00      	ldr	r3, [sp, #0]
 8010c3e:	429f      	cmp	r7, r3
 8010c40:	dc2e      	bgt.n	8010ca0 <__kernel_rem_pio2+0xd0>
 8010c42:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8010ee0 <__kernel_rem_pio2+0x310>
 8010c46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010c4a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010c4e:	46a8      	mov	r8, r5
 8010c50:	2600      	movs	r6, #0
 8010c52:	e01b      	b.n	8010c8c <__kernel_rem_pio2+0xbc>
 8010c54:	42ef      	cmn	r7, r5
 8010c56:	d407      	bmi.n	8010c68 <__kernel_rem_pio2+0x98>
 8010c58:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010c5c:	f7ef fc8a 	bl	8000574 <__aeabi_i2d>
 8010c60:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010c64:	3501      	adds	r5, #1
 8010c66:	e7e0      	b.n	8010c2a <__kernel_rem_pio2+0x5a>
 8010c68:	ec51 0b18 	vmov	r0, r1, d8
 8010c6c:	e7f8      	b.n	8010c60 <__kernel_rem_pio2+0x90>
 8010c6e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8010c72:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010c76:	f7ef fce7 	bl	8000648 <__aeabi_dmul>
 8010c7a:	4602      	mov	r2, r0
 8010c7c:	460b      	mov	r3, r1
 8010c7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010c82:	f7ef fb2b 	bl	80002dc <__adddf3>
 8010c86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c8a:	3601      	adds	r6, #1
 8010c8c:	9b05      	ldr	r3, [sp, #20]
 8010c8e:	429e      	cmp	r6, r3
 8010c90:	dded      	ble.n	8010c6e <__kernel_rem_pio2+0x9e>
 8010c92:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010c96:	3701      	adds	r7, #1
 8010c98:	ecaa 7b02 	vstmia	sl!, {d7}
 8010c9c:	3508      	adds	r5, #8
 8010c9e:	e7cd      	b.n	8010c3c <__kernel_rem_pio2+0x6c>
 8010ca0:	9b00      	ldr	r3, [sp, #0]
 8010ca2:	f8dd 8000 	ldr.w	r8, [sp]
 8010ca6:	aa0c      	add	r2, sp, #48	@ 0x30
 8010ca8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010cac:	930a      	str	r3, [sp, #40]	@ 0x28
 8010cae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8010cb0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010cb6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8010cba:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010cbc:	ab98      	add	r3, sp, #608	@ 0x260
 8010cbe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010cc2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8010cc6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010cca:	ac0c      	add	r4, sp, #48	@ 0x30
 8010ccc:	ab70      	add	r3, sp, #448	@ 0x1c0
 8010cce:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8010cd2:	46a1      	mov	r9, r4
 8010cd4:	46c2      	mov	sl, r8
 8010cd6:	f1ba 0f00 	cmp.w	sl, #0
 8010cda:	dc77      	bgt.n	8010dcc <__kernel_rem_pio2+0x1fc>
 8010cdc:	4658      	mov	r0, fp
 8010cde:	ed9d 0b02 	vldr	d0, [sp, #8]
 8010ce2:	f000 fac5 	bl	8011270 <scalbn>
 8010ce6:	ec57 6b10 	vmov	r6, r7, d0
 8010cea:	2200      	movs	r2, #0
 8010cec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8010cf0:	4630      	mov	r0, r6
 8010cf2:	4639      	mov	r1, r7
 8010cf4:	f7ef fca8 	bl	8000648 <__aeabi_dmul>
 8010cf8:	ec41 0b10 	vmov	d0, r0, r1
 8010cfc:	f000 fb34 	bl	8011368 <floor>
 8010d00:	4b7c      	ldr	r3, [pc, #496]	@ (8010ef4 <__kernel_rem_pio2+0x324>)
 8010d02:	ec51 0b10 	vmov	r0, r1, d0
 8010d06:	2200      	movs	r2, #0
 8010d08:	f7ef fc9e 	bl	8000648 <__aeabi_dmul>
 8010d0c:	4602      	mov	r2, r0
 8010d0e:	460b      	mov	r3, r1
 8010d10:	4630      	mov	r0, r6
 8010d12:	4639      	mov	r1, r7
 8010d14:	f7ef fae0 	bl	80002d8 <__aeabi_dsub>
 8010d18:	460f      	mov	r7, r1
 8010d1a:	4606      	mov	r6, r0
 8010d1c:	f7ef ff44 	bl	8000ba8 <__aeabi_d2iz>
 8010d20:	9002      	str	r0, [sp, #8]
 8010d22:	f7ef fc27 	bl	8000574 <__aeabi_i2d>
 8010d26:	4602      	mov	r2, r0
 8010d28:	460b      	mov	r3, r1
 8010d2a:	4630      	mov	r0, r6
 8010d2c:	4639      	mov	r1, r7
 8010d2e:	f7ef fad3 	bl	80002d8 <__aeabi_dsub>
 8010d32:	f1bb 0f00 	cmp.w	fp, #0
 8010d36:	4606      	mov	r6, r0
 8010d38:	460f      	mov	r7, r1
 8010d3a:	dd6c      	ble.n	8010e16 <__kernel_rem_pio2+0x246>
 8010d3c:	f108 31ff 	add.w	r1, r8, #4294967295
 8010d40:	ab0c      	add	r3, sp, #48	@ 0x30
 8010d42:	9d02      	ldr	r5, [sp, #8]
 8010d44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010d48:	f1cb 0018 	rsb	r0, fp, #24
 8010d4c:	fa43 f200 	asr.w	r2, r3, r0
 8010d50:	4415      	add	r5, r2
 8010d52:	4082      	lsls	r2, r0
 8010d54:	1a9b      	subs	r3, r3, r2
 8010d56:	aa0c      	add	r2, sp, #48	@ 0x30
 8010d58:	9502      	str	r5, [sp, #8]
 8010d5a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8010d5e:	f1cb 0217 	rsb	r2, fp, #23
 8010d62:	fa43 f902 	asr.w	r9, r3, r2
 8010d66:	f1b9 0f00 	cmp.w	r9, #0
 8010d6a:	dd64      	ble.n	8010e36 <__kernel_rem_pio2+0x266>
 8010d6c:	9b02      	ldr	r3, [sp, #8]
 8010d6e:	2200      	movs	r2, #0
 8010d70:	3301      	adds	r3, #1
 8010d72:	9302      	str	r3, [sp, #8]
 8010d74:	4615      	mov	r5, r2
 8010d76:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8010d7a:	4590      	cmp	r8, r2
 8010d7c:	f300 80a1 	bgt.w	8010ec2 <__kernel_rem_pio2+0x2f2>
 8010d80:	f1bb 0f00 	cmp.w	fp, #0
 8010d84:	dd07      	ble.n	8010d96 <__kernel_rem_pio2+0x1c6>
 8010d86:	f1bb 0f01 	cmp.w	fp, #1
 8010d8a:	f000 80c1 	beq.w	8010f10 <__kernel_rem_pio2+0x340>
 8010d8e:	f1bb 0f02 	cmp.w	fp, #2
 8010d92:	f000 80c8 	beq.w	8010f26 <__kernel_rem_pio2+0x356>
 8010d96:	f1b9 0f02 	cmp.w	r9, #2
 8010d9a:	d14c      	bne.n	8010e36 <__kernel_rem_pio2+0x266>
 8010d9c:	4632      	mov	r2, r6
 8010d9e:	463b      	mov	r3, r7
 8010da0:	4955      	ldr	r1, [pc, #340]	@ (8010ef8 <__kernel_rem_pio2+0x328>)
 8010da2:	2000      	movs	r0, #0
 8010da4:	f7ef fa98 	bl	80002d8 <__aeabi_dsub>
 8010da8:	4606      	mov	r6, r0
 8010daa:	460f      	mov	r7, r1
 8010dac:	2d00      	cmp	r5, #0
 8010dae:	d042      	beq.n	8010e36 <__kernel_rem_pio2+0x266>
 8010db0:	4658      	mov	r0, fp
 8010db2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8010ee8 <__kernel_rem_pio2+0x318>
 8010db6:	f000 fa5b 	bl	8011270 <scalbn>
 8010dba:	4630      	mov	r0, r6
 8010dbc:	4639      	mov	r1, r7
 8010dbe:	ec53 2b10 	vmov	r2, r3, d0
 8010dc2:	f7ef fa89 	bl	80002d8 <__aeabi_dsub>
 8010dc6:	4606      	mov	r6, r0
 8010dc8:	460f      	mov	r7, r1
 8010dca:	e034      	b.n	8010e36 <__kernel_rem_pio2+0x266>
 8010dcc:	4b4b      	ldr	r3, [pc, #300]	@ (8010efc <__kernel_rem_pio2+0x32c>)
 8010dce:	2200      	movs	r2, #0
 8010dd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010dd4:	f7ef fc38 	bl	8000648 <__aeabi_dmul>
 8010dd8:	f7ef fee6 	bl	8000ba8 <__aeabi_d2iz>
 8010ddc:	f7ef fbca 	bl	8000574 <__aeabi_i2d>
 8010de0:	4b47      	ldr	r3, [pc, #284]	@ (8010f00 <__kernel_rem_pio2+0x330>)
 8010de2:	2200      	movs	r2, #0
 8010de4:	4606      	mov	r6, r0
 8010de6:	460f      	mov	r7, r1
 8010de8:	f7ef fc2e 	bl	8000648 <__aeabi_dmul>
 8010dec:	4602      	mov	r2, r0
 8010dee:	460b      	mov	r3, r1
 8010df0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010df4:	f7ef fa70 	bl	80002d8 <__aeabi_dsub>
 8010df8:	f7ef fed6 	bl	8000ba8 <__aeabi_d2iz>
 8010dfc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8010e00:	f849 0b04 	str.w	r0, [r9], #4
 8010e04:	4639      	mov	r1, r7
 8010e06:	4630      	mov	r0, r6
 8010e08:	f7ef fa68 	bl	80002dc <__adddf3>
 8010e0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010e10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e14:	e75f      	b.n	8010cd6 <__kernel_rem_pio2+0x106>
 8010e16:	d107      	bne.n	8010e28 <__kernel_rem_pio2+0x258>
 8010e18:	f108 33ff 	add.w	r3, r8, #4294967295
 8010e1c:	aa0c      	add	r2, sp, #48	@ 0x30
 8010e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e22:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8010e26:	e79e      	b.n	8010d66 <__kernel_rem_pio2+0x196>
 8010e28:	4b36      	ldr	r3, [pc, #216]	@ (8010f04 <__kernel_rem_pio2+0x334>)
 8010e2a:	2200      	movs	r2, #0
 8010e2c:	f7ef fe92 	bl	8000b54 <__aeabi_dcmpge>
 8010e30:	2800      	cmp	r0, #0
 8010e32:	d143      	bne.n	8010ebc <__kernel_rem_pio2+0x2ec>
 8010e34:	4681      	mov	r9, r0
 8010e36:	2200      	movs	r2, #0
 8010e38:	2300      	movs	r3, #0
 8010e3a:	4630      	mov	r0, r6
 8010e3c:	4639      	mov	r1, r7
 8010e3e:	f7ef fe6b 	bl	8000b18 <__aeabi_dcmpeq>
 8010e42:	2800      	cmp	r0, #0
 8010e44:	f000 80c1 	beq.w	8010fca <__kernel_rem_pio2+0x3fa>
 8010e48:	f108 33ff 	add.w	r3, r8, #4294967295
 8010e4c:	2200      	movs	r2, #0
 8010e4e:	9900      	ldr	r1, [sp, #0]
 8010e50:	428b      	cmp	r3, r1
 8010e52:	da70      	bge.n	8010f36 <__kernel_rem_pio2+0x366>
 8010e54:	2a00      	cmp	r2, #0
 8010e56:	f000 808b 	beq.w	8010f70 <__kernel_rem_pio2+0x3a0>
 8010e5a:	f108 38ff 	add.w	r8, r8, #4294967295
 8010e5e:	ab0c      	add	r3, sp, #48	@ 0x30
 8010e60:	f1ab 0b18 	sub.w	fp, fp, #24
 8010e64:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d0f6      	beq.n	8010e5a <__kernel_rem_pio2+0x28a>
 8010e6c:	4658      	mov	r0, fp
 8010e6e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8010ee8 <__kernel_rem_pio2+0x318>
 8010e72:	f000 f9fd 	bl	8011270 <scalbn>
 8010e76:	f108 0301 	add.w	r3, r8, #1
 8010e7a:	00da      	lsls	r2, r3, #3
 8010e7c:	9205      	str	r2, [sp, #20]
 8010e7e:	ec55 4b10 	vmov	r4, r5, d0
 8010e82:	aa70      	add	r2, sp, #448	@ 0x1c0
 8010e84:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8010efc <__kernel_rem_pio2+0x32c>
 8010e88:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8010e8c:	4646      	mov	r6, r8
 8010e8e:	f04f 0a00 	mov.w	sl, #0
 8010e92:	2e00      	cmp	r6, #0
 8010e94:	f280 80d1 	bge.w	801103a <__kernel_rem_pio2+0x46a>
 8010e98:	4644      	mov	r4, r8
 8010e9a:	2c00      	cmp	r4, #0
 8010e9c:	f2c0 80ff 	blt.w	801109e <__kernel_rem_pio2+0x4ce>
 8010ea0:	4b19      	ldr	r3, [pc, #100]	@ (8010f08 <__kernel_rem_pio2+0x338>)
 8010ea2:	461f      	mov	r7, r3
 8010ea4:	ab70      	add	r3, sp, #448	@ 0x1c0
 8010ea6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010eaa:	9306      	str	r3, [sp, #24]
 8010eac:	f04f 0a00 	mov.w	sl, #0
 8010eb0:	f04f 0b00 	mov.w	fp, #0
 8010eb4:	2600      	movs	r6, #0
 8010eb6:	eba8 0504 	sub.w	r5, r8, r4
 8010eba:	e0e4      	b.n	8011086 <__kernel_rem_pio2+0x4b6>
 8010ebc:	f04f 0902 	mov.w	r9, #2
 8010ec0:	e754      	b.n	8010d6c <__kernel_rem_pio2+0x19c>
 8010ec2:	f854 3b04 	ldr.w	r3, [r4], #4
 8010ec6:	bb0d      	cbnz	r5, 8010f0c <__kernel_rem_pio2+0x33c>
 8010ec8:	b123      	cbz	r3, 8010ed4 <__kernel_rem_pio2+0x304>
 8010eca:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8010ece:	f844 3c04 	str.w	r3, [r4, #-4]
 8010ed2:	2301      	movs	r3, #1
 8010ed4:	3201      	adds	r2, #1
 8010ed6:	461d      	mov	r5, r3
 8010ed8:	e74f      	b.n	8010d7a <__kernel_rem_pio2+0x1aa>
 8010eda:	bf00      	nop
 8010edc:	f3af 8000 	nop.w
	...
 8010eec:	3ff00000 	.word	0x3ff00000
 8010ef0:	08011b50 	.word	0x08011b50
 8010ef4:	40200000 	.word	0x40200000
 8010ef8:	3ff00000 	.word	0x3ff00000
 8010efc:	3e700000 	.word	0x3e700000
 8010f00:	41700000 	.word	0x41700000
 8010f04:	3fe00000 	.word	0x3fe00000
 8010f08:	08011b10 	.word	0x08011b10
 8010f0c:	1acb      	subs	r3, r1, r3
 8010f0e:	e7de      	b.n	8010ece <__kernel_rem_pio2+0x2fe>
 8010f10:	f108 32ff 	add.w	r2, r8, #4294967295
 8010f14:	ab0c      	add	r3, sp, #48	@ 0x30
 8010f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f1a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010f1e:	a90c      	add	r1, sp, #48	@ 0x30
 8010f20:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010f24:	e737      	b.n	8010d96 <__kernel_rem_pio2+0x1c6>
 8010f26:	f108 32ff 	add.w	r2, r8, #4294967295
 8010f2a:	ab0c      	add	r3, sp, #48	@ 0x30
 8010f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f30:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010f34:	e7f3      	b.n	8010f1e <__kernel_rem_pio2+0x34e>
 8010f36:	a90c      	add	r1, sp, #48	@ 0x30
 8010f38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010f3c:	3b01      	subs	r3, #1
 8010f3e:	430a      	orrs	r2, r1
 8010f40:	e785      	b.n	8010e4e <__kernel_rem_pio2+0x27e>
 8010f42:	3401      	adds	r4, #1
 8010f44:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8010f48:	2a00      	cmp	r2, #0
 8010f4a:	d0fa      	beq.n	8010f42 <__kernel_rem_pio2+0x372>
 8010f4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f4e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010f52:	eb0d 0503 	add.w	r5, sp, r3
 8010f56:	9b06      	ldr	r3, [sp, #24]
 8010f58:	aa20      	add	r2, sp, #128	@ 0x80
 8010f5a:	4443      	add	r3, r8
 8010f5c:	f108 0701 	add.w	r7, r8, #1
 8010f60:	3d98      	subs	r5, #152	@ 0x98
 8010f62:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8010f66:	4444      	add	r4, r8
 8010f68:	42bc      	cmp	r4, r7
 8010f6a:	da04      	bge.n	8010f76 <__kernel_rem_pio2+0x3a6>
 8010f6c:	46a0      	mov	r8, r4
 8010f6e:	e6a2      	b.n	8010cb6 <__kernel_rem_pio2+0xe6>
 8010f70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f72:	2401      	movs	r4, #1
 8010f74:	e7e6      	b.n	8010f44 <__kernel_rem_pio2+0x374>
 8010f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f78:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8010f7c:	f7ef fafa 	bl	8000574 <__aeabi_i2d>
 8010f80:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8011240 <__kernel_rem_pio2+0x670>
 8010f84:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010f88:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010f8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010f90:	46b2      	mov	sl, r6
 8010f92:	f04f 0800 	mov.w	r8, #0
 8010f96:	9b05      	ldr	r3, [sp, #20]
 8010f98:	4598      	cmp	r8, r3
 8010f9a:	dd05      	ble.n	8010fa8 <__kernel_rem_pio2+0x3d8>
 8010f9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010fa0:	3701      	adds	r7, #1
 8010fa2:	eca5 7b02 	vstmia	r5!, {d7}
 8010fa6:	e7df      	b.n	8010f68 <__kernel_rem_pio2+0x398>
 8010fa8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8010fac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010fb0:	f7ef fb4a 	bl	8000648 <__aeabi_dmul>
 8010fb4:	4602      	mov	r2, r0
 8010fb6:	460b      	mov	r3, r1
 8010fb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010fbc:	f7ef f98e 	bl	80002dc <__adddf3>
 8010fc0:	f108 0801 	add.w	r8, r8, #1
 8010fc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010fc8:	e7e5      	b.n	8010f96 <__kernel_rem_pio2+0x3c6>
 8010fca:	f1cb 0000 	rsb	r0, fp, #0
 8010fce:	ec47 6b10 	vmov	d0, r6, r7
 8010fd2:	f000 f94d 	bl	8011270 <scalbn>
 8010fd6:	ec55 4b10 	vmov	r4, r5, d0
 8010fda:	4b9b      	ldr	r3, [pc, #620]	@ (8011248 <__kernel_rem_pio2+0x678>)
 8010fdc:	2200      	movs	r2, #0
 8010fde:	4620      	mov	r0, r4
 8010fe0:	4629      	mov	r1, r5
 8010fe2:	f7ef fdb7 	bl	8000b54 <__aeabi_dcmpge>
 8010fe6:	b300      	cbz	r0, 801102a <__kernel_rem_pio2+0x45a>
 8010fe8:	4b98      	ldr	r3, [pc, #608]	@ (801124c <__kernel_rem_pio2+0x67c>)
 8010fea:	2200      	movs	r2, #0
 8010fec:	4620      	mov	r0, r4
 8010fee:	4629      	mov	r1, r5
 8010ff0:	f7ef fb2a 	bl	8000648 <__aeabi_dmul>
 8010ff4:	f7ef fdd8 	bl	8000ba8 <__aeabi_d2iz>
 8010ff8:	4606      	mov	r6, r0
 8010ffa:	f7ef fabb 	bl	8000574 <__aeabi_i2d>
 8010ffe:	4b92      	ldr	r3, [pc, #584]	@ (8011248 <__kernel_rem_pio2+0x678>)
 8011000:	2200      	movs	r2, #0
 8011002:	f7ef fb21 	bl	8000648 <__aeabi_dmul>
 8011006:	460b      	mov	r3, r1
 8011008:	4602      	mov	r2, r0
 801100a:	4629      	mov	r1, r5
 801100c:	4620      	mov	r0, r4
 801100e:	f7ef f963 	bl	80002d8 <__aeabi_dsub>
 8011012:	f7ef fdc9 	bl	8000ba8 <__aeabi_d2iz>
 8011016:	ab0c      	add	r3, sp, #48	@ 0x30
 8011018:	f10b 0b18 	add.w	fp, fp, #24
 801101c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011020:	f108 0801 	add.w	r8, r8, #1
 8011024:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8011028:	e720      	b.n	8010e6c <__kernel_rem_pio2+0x29c>
 801102a:	4620      	mov	r0, r4
 801102c:	4629      	mov	r1, r5
 801102e:	f7ef fdbb 	bl	8000ba8 <__aeabi_d2iz>
 8011032:	ab0c      	add	r3, sp, #48	@ 0x30
 8011034:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8011038:	e718      	b.n	8010e6c <__kernel_rem_pio2+0x29c>
 801103a:	ab0c      	add	r3, sp, #48	@ 0x30
 801103c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011040:	f7ef fa98 	bl	8000574 <__aeabi_i2d>
 8011044:	4622      	mov	r2, r4
 8011046:	462b      	mov	r3, r5
 8011048:	f7ef fafe 	bl	8000648 <__aeabi_dmul>
 801104c:	4652      	mov	r2, sl
 801104e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8011052:	465b      	mov	r3, fp
 8011054:	4620      	mov	r0, r4
 8011056:	4629      	mov	r1, r5
 8011058:	f7ef faf6 	bl	8000648 <__aeabi_dmul>
 801105c:	3e01      	subs	r6, #1
 801105e:	4604      	mov	r4, r0
 8011060:	460d      	mov	r5, r1
 8011062:	e716      	b.n	8010e92 <__kernel_rem_pio2+0x2c2>
 8011064:	9906      	ldr	r1, [sp, #24]
 8011066:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801106a:	9106      	str	r1, [sp, #24]
 801106c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8011070:	f7ef faea 	bl	8000648 <__aeabi_dmul>
 8011074:	4602      	mov	r2, r0
 8011076:	460b      	mov	r3, r1
 8011078:	4650      	mov	r0, sl
 801107a:	4659      	mov	r1, fp
 801107c:	f7ef f92e 	bl	80002dc <__adddf3>
 8011080:	3601      	adds	r6, #1
 8011082:	4682      	mov	sl, r0
 8011084:	468b      	mov	fp, r1
 8011086:	9b00      	ldr	r3, [sp, #0]
 8011088:	429e      	cmp	r6, r3
 801108a:	dc01      	bgt.n	8011090 <__kernel_rem_pio2+0x4c0>
 801108c:	42ae      	cmp	r6, r5
 801108e:	dde9      	ble.n	8011064 <__kernel_rem_pio2+0x494>
 8011090:	ab48      	add	r3, sp, #288	@ 0x120
 8011092:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8011096:	e9c5 ab00 	strd	sl, fp, [r5]
 801109a:	3c01      	subs	r4, #1
 801109c:	e6fd      	b.n	8010e9a <__kernel_rem_pio2+0x2ca>
 801109e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80110a0:	2b02      	cmp	r3, #2
 80110a2:	dc0b      	bgt.n	80110bc <__kernel_rem_pio2+0x4ec>
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	dc35      	bgt.n	8011114 <__kernel_rem_pio2+0x544>
 80110a8:	d059      	beq.n	801115e <__kernel_rem_pio2+0x58e>
 80110aa:	9b02      	ldr	r3, [sp, #8]
 80110ac:	f003 0007 	and.w	r0, r3, #7
 80110b0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80110b4:	ecbd 8b02 	vpop	{d8}
 80110b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110bc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80110be:	2b03      	cmp	r3, #3
 80110c0:	d1f3      	bne.n	80110aa <__kernel_rem_pio2+0x4da>
 80110c2:	9b05      	ldr	r3, [sp, #20]
 80110c4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80110c8:	eb0d 0403 	add.w	r4, sp, r3
 80110cc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80110d0:	4625      	mov	r5, r4
 80110d2:	46c2      	mov	sl, r8
 80110d4:	f1ba 0f00 	cmp.w	sl, #0
 80110d8:	dc69      	bgt.n	80111ae <__kernel_rem_pio2+0x5de>
 80110da:	4645      	mov	r5, r8
 80110dc:	2d01      	cmp	r5, #1
 80110de:	f300 8087 	bgt.w	80111f0 <__kernel_rem_pio2+0x620>
 80110e2:	9c05      	ldr	r4, [sp, #20]
 80110e4:	ab48      	add	r3, sp, #288	@ 0x120
 80110e6:	441c      	add	r4, r3
 80110e8:	2000      	movs	r0, #0
 80110ea:	2100      	movs	r1, #0
 80110ec:	f1b8 0f01 	cmp.w	r8, #1
 80110f0:	f300 809c 	bgt.w	801122c <__kernel_rem_pio2+0x65c>
 80110f4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 80110f8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 80110fc:	f1b9 0f00 	cmp.w	r9, #0
 8011100:	f040 80a6 	bne.w	8011250 <__kernel_rem_pio2+0x680>
 8011104:	9b04      	ldr	r3, [sp, #16]
 8011106:	e9c3 5600 	strd	r5, r6, [r3]
 801110a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801110e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8011112:	e7ca      	b.n	80110aa <__kernel_rem_pio2+0x4da>
 8011114:	9d05      	ldr	r5, [sp, #20]
 8011116:	ab48      	add	r3, sp, #288	@ 0x120
 8011118:	441d      	add	r5, r3
 801111a:	4644      	mov	r4, r8
 801111c:	2000      	movs	r0, #0
 801111e:	2100      	movs	r1, #0
 8011120:	2c00      	cmp	r4, #0
 8011122:	da35      	bge.n	8011190 <__kernel_rem_pio2+0x5c0>
 8011124:	f1b9 0f00 	cmp.w	r9, #0
 8011128:	d038      	beq.n	801119c <__kernel_rem_pio2+0x5cc>
 801112a:	4602      	mov	r2, r0
 801112c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011130:	9c04      	ldr	r4, [sp, #16]
 8011132:	e9c4 2300 	strd	r2, r3, [r4]
 8011136:	4602      	mov	r2, r0
 8011138:	460b      	mov	r3, r1
 801113a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801113e:	f7ef f8cb 	bl	80002d8 <__aeabi_dsub>
 8011142:	ad4a      	add	r5, sp, #296	@ 0x128
 8011144:	2401      	movs	r4, #1
 8011146:	45a0      	cmp	r8, r4
 8011148:	da2b      	bge.n	80111a2 <__kernel_rem_pio2+0x5d2>
 801114a:	f1b9 0f00 	cmp.w	r9, #0
 801114e:	d002      	beq.n	8011156 <__kernel_rem_pio2+0x586>
 8011150:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011154:	4619      	mov	r1, r3
 8011156:	9b04      	ldr	r3, [sp, #16]
 8011158:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801115c:	e7a5      	b.n	80110aa <__kernel_rem_pio2+0x4da>
 801115e:	9c05      	ldr	r4, [sp, #20]
 8011160:	ab48      	add	r3, sp, #288	@ 0x120
 8011162:	441c      	add	r4, r3
 8011164:	2000      	movs	r0, #0
 8011166:	2100      	movs	r1, #0
 8011168:	f1b8 0f00 	cmp.w	r8, #0
 801116c:	da09      	bge.n	8011182 <__kernel_rem_pio2+0x5b2>
 801116e:	f1b9 0f00 	cmp.w	r9, #0
 8011172:	d002      	beq.n	801117a <__kernel_rem_pio2+0x5aa>
 8011174:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011178:	4619      	mov	r1, r3
 801117a:	9b04      	ldr	r3, [sp, #16]
 801117c:	e9c3 0100 	strd	r0, r1, [r3]
 8011180:	e793      	b.n	80110aa <__kernel_rem_pio2+0x4da>
 8011182:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011186:	f7ef f8a9 	bl	80002dc <__adddf3>
 801118a:	f108 38ff 	add.w	r8, r8, #4294967295
 801118e:	e7eb      	b.n	8011168 <__kernel_rem_pio2+0x598>
 8011190:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8011194:	f7ef f8a2 	bl	80002dc <__adddf3>
 8011198:	3c01      	subs	r4, #1
 801119a:	e7c1      	b.n	8011120 <__kernel_rem_pio2+0x550>
 801119c:	4602      	mov	r2, r0
 801119e:	460b      	mov	r3, r1
 80111a0:	e7c6      	b.n	8011130 <__kernel_rem_pio2+0x560>
 80111a2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80111a6:	f7ef f899 	bl	80002dc <__adddf3>
 80111aa:	3401      	adds	r4, #1
 80111ac:	e7cb      	b.n	8011146 <__kernel_rem_pio2+0x576>
 80111ae:	ed35 7b02 	vldmdb	r5!, {d7}
 80111b2:	ed8d 7b00 	vstr	d7, [sp]
 80111b6:	ed95 7b02 	vldr	d7, [r5, #8]
 80111ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111be:	ec53 2b17 	vmov	r2, r3, d7
 80111c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80111c6:	f7ef f889 	bl	80002dc <__adddf3>
 80111ca:	4602      	mov	r2, r0
 80111cc:	460b      	mov	r3, r1
 80111ce:	4606      	mov	r6, r0
 80111d0:	460f      	mov	r7, r1
 80111d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80111d6:	f7ef f87f 	bl	80002d8 <__aeabi_dsub>
 80111da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80111de:	f7ef f87d 	bl	80002dc <__adddf3>
 80111e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80111e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80111ea:	e9c5 6700 	strd	r6, r7, [r5]
 80111ee:	e771      	b.n	80110d4 <__kernel_rem_pio2+0x504>
 80111f0:	ed34 7b02 	vldmdb	r4!, {d7}
 80111f4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80111f8:	ec51 0b17 	vmov	r0, r1, d7
 80111fc:	4652      	mov	r2, sl
 80111fe:	465b      	mov	r3, fp
 8011200:	ed8d 7b00 	vstr	d7, [sp]
 8011204:	f7ef f86a 	bl	80002dc <__adddf3>
 8011208:	4602      	mov	r2, r0
 801120a:	460b      	mov	r3, r1
 801120c:	4606      	mov	r6, r0
 801120e:	460f      	mov	r7, r1
 8011210:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011214:	f7ef f860 	bl	80002d8 <__aeabi_dsub>
 8011218:	4652      	mov	r2, sl
 801121a:	465b      	mov	r3, fp
 801121c:	f7ef f85e 	bl	80002dc <__adddf3>
 8011220:	3d01      	subs	r5, #1
 8011222:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011226:	e9c4 6700 	strd	r6, r7, [r4]
 801122a:	e757      	b.n	80110dc <__kernel_rem_pio2+0x50c>
 801122c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011230:	f7ef f854 	bl	80002dc <__adddf3>
 8011234:	f108 38ff 	add.w	r8, r8, #4294967295
 8011238:	e758      	b.n	80110ec <__kernel_rem_pio2+0x51c>
 801123a:	bf00      	nop
 801123c:	f3af 8000 	nop.w
	...
 8011248:	41700000 	.word	0x41700000
 801124c:	3e700000 	.word	0x3e700000
 8011250:	9b04      	ldr	r3, [sp, #16]
 8011252:	9a04      	ldr	r2, [sp, #16]
 8011254:	601d      	str	r5, [r3, #0]
 8011256:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801125a:	605c      	str	r4, [r3, #4]
 801125c:	609f      	str	r7, [r3, #8]
 801125e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8011262:	60d3      	str	r3, [r2, #12]
 8011264:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011268:	6110      	str	r0, [r2, #16]
 801126a:	6153      	str	r3, [r2, #20]
 801126c:	e71d      	b.n	80110aa <__kernel_rem_pio2+0x4da>
 801126e:	bf00      	nop

08011270 <scalbn>:
 8011270:	b570      	push	{r4, r5, r6, lr}
 8011272:	ec55 4b10 	vmov	r4, r5, d0
 8011276:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801127a:	4606      	mov	r6, r0
 801127c:	462b      	mov	r3, r5
 801127e:	b991      	cbnz	r1, 80112a6 <scalbn+0x36>
 8011280:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8011284:	4323      	orrs	r3, r4
 8011286:	d03b      	beq.n	8011300 <scalbn+0x90>
 8011288:	4b33      	ldr	r3, [pc, #204]	@ (8011358 <scalbn+0xe8>)
 801128a:	4620      	mov	r0, r4
 801128c:	4629      	mov	r1, r5
 801128e:	2200      	movs	r2, #0
 8011290:	f7ef f9da 	bl	8000648 <__aeabi_dmul>
 8011294:	4b31      	ldr	r3, [pc, #196]	@ (801135c <scalbn+0xec>)
 8011296:	429e      	cmp	r6, r3
 8011298:	4604      	mov	r4, r0
 801129a:	460d      	mov	r5, r1
 801129c:	da0f      	bge.n	80112be <scalbn+0x4e>
 801129e:	a326      	add	r3, pc, #152	@ (adr r3, 8011338 <scalbn+0xc8>)
 80112a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112a4:	e01e      	b.n	80112e4 <scalbn+0x74>
 80112a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80112aa:	4291      	cmp	r1, r2
 80112ac:	d10b      	bne.n	80112c6 <scalbn+0x56>
 80112ae:	4622      	mov	r2, r4
 80112b0:	4620      	mov	r0, r4
 80112b2:	4629      	mov	r1, r5
 80112b4:	f7ef f812 	bl	80002dc <__adddf3>
 80112b8:	4604      	mov	r4, r0
 80112ba:	460d      	mov	r5, r1
 80112bc:	e020      	b.n	8011300 <scalbn+0x90>
 80112be:	460b      	mov	r3, r1
 80112c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80112c4:	3936      	subs	r1, #54	@ 0x36
 80112c6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80112ca:	4296      	cmp	r6, r2
 80112cc:	dd0d      	ble.n	80112ea <scalbn+0x7a>
 80112ce:	2d00      	cmp	r5, #0
 80112d0:	a11b      	add	r1, pc, #108	@ (adr r1, 8011340 <scalbn+0xd0>)
 80112d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112d6:	da02      	bge.n	80112de <scalbn+0x6e>
 80112d8:	a11b      	add	r1, pc, #108	@ (adr r1, 8011348 <scalbn+0xd8>)
 80112da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80112de:	a318      	add	r3, pc, #96	@ (adr r3, 8011340 <scalbn+0xd0>)
 80112e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112e4:	f7ef f9b0 	bl	8000648 <__aeabi_dmul>
 80112e8:	e7e6      	b.n	80112b8 <scalbn+0x48>
 80112ea:	1872      	adds	r2, r6, r1
 80112ec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80112f0:	428a      	cmp	r2, r1
 80112f2:	dcec      	bgt.n	80112ce <scalbn+0x5e>
 80112f4:	2a00      	cmp	r2, #0
 80112f6:	dd06      	ble.n	8011306 <scalbn+0x96>
 80112f8:	f36f 531e 	bfc	r3, #20, #11
 80112fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011300:	ec45 4b10 	vmov	d0, r4, r5
 8011304:	bd70      	pop	{r4, r5, r6, pc}
 8011306:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801130a:	da08      	bge.n	801131e <scalbn+0xae>
 801130c:	2d00      	cmp	r5, #0
 801130e:	a10a      	add	r1, pc, #40	@ (adr r1, 8011338 <scalbn+0xc8>)
 8011310:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011314:	dac3      	bge.n	801129e <scalbn+0x2e>
 8011316:	a10e      	add	r1, pc, #56	@ (adr r1, 8011350 <scalbn+0xe0>)
 8011318:	e9d1 0100 	ldrd	r0, r1, [r1]
 801131c:	e7bf      	b.n	801129e <scalbn+0x2e>
 801131e:	3236      	adds	r2, #54	@ 0x36
 8011320:	f36f 531e 	bfc	r3, #20, #11
 8011324:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011328:	4620      	mov	r0, r4
 801132a:	4b0d      	ldr	r3, [pc, #52]	@ (8011360 <scalbn+0xf0>)
 801132c:	4629      	mov	r1, r5
 801132e:	2200      	movs	r2, #0
 8011330:	e7d8      	b.n	80112e4 <scalbn+0x74>
 8011332:	bf00      	nop
 8011334:	f3af 8000 	nop.w
 8011338:	c2f8f359 	.word	0xc2f8f359
 801133c:	01a56e1f 	.word	0x01a56e1f
 8011340:	8800759c 	.word	0x8800759c
 8011344:	7e37e43c 	.word	0x7e37e43c
 8011348:	8800759c 	.word	0x8800759c
 801134c:	fe37e43c 	.word	0xfe37e43c
 8011350:	c2f8f359 	.word	0xc2f8f359
 8011354:	81a56e1f 	.word	0x81a56e1f
 8011358:	43500000 	.word	0x43500000
 801135c:	ffff3cb0 	.word	0xffff3cb0
 8011360:	3c900000 	.word	0x3c900000
 8011364:	00000000 	.word	0x00000000

08011368 <floor>:
 8011368:	ec51 0b10 	vmov	r0, r1, d0
 801136c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011374:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8011378:	2e13      	cmp	r6, #19
 801137a:	460c      	mov	r4, r1
 801137c:	4605      	mov	r5, r0
 801137e:	4680      	mov	r8, r0
 8011380:	dc34      	bgt.n	80113ec <floor+0x84>
 8011382:	2e00      	cmp	r6, #0
 8011384:	da17      	bge.n	80113b6 <floor+0x4e>
 8011386:	a332      	add	r3, pc, #200	@ (adr r3, 8011450 <floor+0xe8>)
 8011388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801138c:	f7ee ffa6 	bl	80002dc <__adddf3>
 8011390:	2200      	movs	r2, #0
 8011392:	2300      	movs	r3, #0
 8011394:	f7ef fbe8 	bl	8000b68 <__aeabi_dcmpgt>
 8011398:	b150      	cbz	r0, 80113b0 <floor+0x48>
 801139a:	2c00      	cmp	r4, #0
 801139c:	da55      	bge.n	801144a <floor+0xe2>
 801139e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80113a2:	432c      	orrs	r4, r5
 80113a4:	2500      	movs	r5, #0
 80113a6:	42ac      	cmp	r4, r5
 80113a8:	4c2b      	ldr	r4, [pc, #172]	@ (8011458 <floor+0xf0>)
 80113aa:	bf08      	it	eq
 80113ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80113b0:	4621      	mov	r1, r4
 80113b2:	4628      	mov	r0, r5
 80113b4:	e023      	b.n	80113fe <floor+0x96>
 80113b6:	4f29      	ldr	r7, [pc, #164]	@ (801145c <floor+0xf4>)
 80113b8:	4137      	asrs	r7, r6
 80113ba:	ea01 0307 	and.w	r3, r1, r7
 80113be:	4303      	orrs	r3, r0
 80113c0:	d01d      	beq.n	80113fe <floor+0x96>
 80113c2:	a323      	add	r3, pc, #140	@ (adr r3, 8011450 <floor+0xe8>)
 80113c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c8:	f7ee ff88 	bl	80002dc <__adddf3>
 80113cc:	2200      	movs	r2, #0
 80113ce:	2300      	movs	r3, #0
 80113d0:	f7ef fbca 	bl	8000b68 <__aeabi_dcmpgt>
 80113d4:	2800      	cmp	r0, #0
 80113d6:	d0eb      	beq.n	80113b0 <floor+0x48>
 80113d8:	2c00      	cmp	r4, #0
 80113da:	bfbe      	ittt	lt
 80113dc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80113e0:	4133      	asrlt	r3, r6
 80113e2:	18e4      	addlt	r4, r4, r3
 80113e4:	ea24 0407 	bic.w	r4, r4, r7
 80113e8:	2500      	movs	r5, #0
 80113ea:	e7e1      	b.n	80113b0 <floor+0x48>
 80113ec:	2e33      	cmp	r6, #51	@ 0x33
 80113ee:	dd0a      	ble.n	8011406 <floor+0x9e>
 80113f0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80113f4:	d103      	bne.n	80113fe <floor+0x96>
 80113f6:	4602      	mov	r2, r0
 80113f8:	460b      	mov	r3, r1
 80113fa:	f7ee ff6f 	bl	80002dc <__adddf3>
 80113fe:	ec41 0b10 	vmov	d0, r0, r1
 8011402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011406:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801140a:	f04f 37ff 	mov.w	r7, #4294967295
 801140e:	40df      	lsrs	r7, r3
 8011410:	4207      	tst	r7, r0
 8011412:	d0f4      	beq.n	80113fe <floor+0x96>
 8011414:	a30e      	add	r3, pc, #56	@ (adr r3, 8011450 <floor+0xe8>)
 8011416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801141a:	f7ee ff5f 	bl	80002dc <__adddf3>
 801141e:	2200      	movs	r2, #0
 8011420:	2300      	movs	r3, #0
 8011422:	f7ef fba1 	bl	8000b68 <__aeabi_dcmpgt>
 8011426:	2800      	cmp	r0, #0
 8011428:	d0c2      	beq.n	80113b0 <floor+0x48>
 801142a:	2c00      	cmp	r4, #0
 801142c:	da0a      	bge.n	8011444 <floor+0xdc>
 801142e:	2e14      	cmp	r6, #20
 8011430:	d101      	bne.n	8011436 <floor+0xce>
 8011432:	3401      	adds	r4, #1
 8011434:	e006      	b.n	8011444 <floor+0xdc>
 8011436:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801143a:	2301      	movs	r3, #1
 801143c:	40b3      	lsls	r3, r6
 801143e:	441d      	add	r5, r3
 8011440:	4545      	cmp	r5, r8
 8011442:	d3f6      	bcc.n	8011432 <floor+0xca>
 8011444:	ea25 0507 	bic.w	r5, r5, r7
 8011448:	e7b2      	b.n	80113b0 <floor+0x48>
 801144a:	2500      	movs	r5, #0
 801144c:	462c      	mov	r4, r5
 801144e:	e7af      	b.n	80113b0 <floor+0x48>
 8011450:	8800759c 	.word	0x8800759c
 8011454:	7e37e43c 	.word	0x7e37e43c
 8011458:	bff00000 	.word	0xbff00000
 801145c:	000fffff 	.word	0x000fffff

08011460 <_init>:
 8011460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011462:	bf00      	nop
 8011464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011466:	bc08      	pop	{r3}
 8011468:	469e      	mov	lr, r3
 801146a:	4770      	bx	lr

0801146c <_fini>:
 801146c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801146e:	bf00      	nop
 8011470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011472:	bc08      	pop	{r3}
 8011474:	469e      	mov	lr, r3
 8011476:	4770      	bx	lr
