

================================================================
== Vitis HLS Report for 'convolution3_hls_Pipeline_VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_s'
================================================================
* Date:           Fri Dec 13 17:04:31 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        lenet_conv3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2403|     2403|  24.030 us|  24.030 us|  2403|  2403|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_LOOP_37_7  |     2401|     2401|         3|          1|          1|  2400|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kw = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37]   --->   Operation 6 'alloca' 'kw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kh = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 7 'alloca' 'kh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ci = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 9 'alloca' 'ci' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%co = alloca i32 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 11 'alloca' 'co' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln34_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln34"   --->   Operation 13 'read' 'sext_ln34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln34_cast = sext i62 %sext_ln34_read"   --->   Operation 14 'sext' 'sext_ln34_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %WEIGHTS, void @empty_13, i32 0, i32 0, void @empty_16, i32 0, i32 9600, void @empty_1, void @empty_0, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten53"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln34 = store i5 0, i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten31"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln35 = store i3 0, i3 %ci" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 19 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten18"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln36 = store i3 0, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 21 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln37 = store i3 0, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37]   --->   Operation 22 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i12 %indvar_flatten53" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 24 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%icmp_ln34 = icmp_eq  i12 %indvar_flatten53_load, i12 2400" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 25 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%add_ln34_1 = add i12 %indvar_flatten53_load, i12 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 26 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc66, void %VITIS_LOOP_46_8.exitStub" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 27 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln34 = store i12 %add_ln34_1, i12 %indvar_flatten53" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 28 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i8 %indvar_flatten31" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 29 'load' 'indvar_flatten31_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %WEIGHTS"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%co_load = load i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 31 'load' 'co_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i32 %WEIGHTS, i64 %sext_ln34_cast" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 32 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln34 = add i5 %co_load, i5 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 33 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%icmp_ln35 = icmp_eq  i8 %indvar_flatten31_load, i8 150" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 34 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.41ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i5 %add_ln34, i5 %co_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 35 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i5 %select_ln34_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 36 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (7.30ns)   --->   "%WEIGHTS_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %WEIGHTS_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 37 'read' 'WEIGHTS_addr_read' <Predicate = (!icmp_ln34)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %WEIGHTS_addr_read" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 38 'bitcast' 'bitcast_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.74ns)   --->   "%switch_ln39 = switch i4 %trunc_ln34, void %arrayidx5613.case.15, i4 0, void %arrayidx5613.case.0, i4 1, void %arrayidx5613.case.1, i4 2, void %arrayidx5613.case.2, i4 3, void %arrayidx5613.case.3, i4 4, void %arrayidx5613.case.4, i4 5, void %arrayidx5613.case.5, i4 6, void %arrayidx5613.case.6, i4 7, void %arrayidx5613.case.7, i4 8, void %arrayidx5613.case.8, i4 9, void %arrayidx5613.case.9, i4 10, void %arrayidx5613.case.10, i4 11, void %arrayidx5613.case.11, i4 12, void %arrayidx5613.case.12, i4 13, void %arrayidx5613.case.13, i4 14, void %arrayidx5613.case.14" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 39 'switch' 'switch_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.74>
ST_2 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln35_1 = add i8 %indvar_flatten31_load, i8 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 40 'add' 'add_ln35_1' <Predicate = (!icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%select_ln35_2 = select i1 %icmp_ln35, i8 1, i8 %add_ln35_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 41 'select' 'select_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln34 = store i5 %select_ln34_1, i5 %co" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 42 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln35 = store i8 %select_ln35_2, i8 %indvar_flatten31" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 43 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.49>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%kw_load = load i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 44 'load' 'kw_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%kh_load = load i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 45 'load' 'kh_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten18_load_1 = load i6 %indvar_flatten18" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 46 'load' 'indvar_flatten18_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ci_load = load i3 %ci" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 47 'load' 'ci_load' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_34_4_VITIS_LOOP_35_5_VITIS_LOOP_36_6_VITIS_LOOP_37_7_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2400, i64 2400, i64 2400"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.20ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i3 0, i3 %ci_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 50 'select' 'select_ln34' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.28ns)   --->   "%xor_ln34 = xor i1 %icmp_ln35, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 51 'xor' 'xor_ln34' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.67ns)   --->   "%icmp_ln37 = icmp_eq  i3 %kw_load, i3 5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37]   --->   Operation 52 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.78ns)   --->   "%icmp_ln36 = icmp_eq  i6 %indvar_flatten18_load_1, i6 25" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 53 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.28ns)   --->   "%and_ln34_1 = and i1 %icmp_ln36, i1 %xor_ln34" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 54 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.67ns)   --->   "%add_ln35 = add i3 %select_ln34, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 55 'add' 'add_ln35' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.28ns)   --->   "%or_ln35 = or i1 %and_ln34_1, i1 %icmp_ln35" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 56 'or' 'or_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.20ns)   --->   "%select_ln35 = select i1 %or_ln35, i3 0, i3 %kh_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 57 'select' 'select_ln35' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln36, i1 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 58 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%or_ln35_1 = or i1 %icmp_ln35, i1 %xor_ln35" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 59 'or' 'or_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%and_ln34 = and i1 %or_ln35_1, i1 %xor_ln34" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34]   --->   Operation 60 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %and_ln34, i1 %icmp_ln37" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 61 'and' 'and_ln35' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.20ns)   --->   "%select_ln35_1 = select i1 %and_ln34_1, i3 %add_ln35, i3 %select_ln34" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 62 'select' 'select_ln35_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.67ns)   --->   "%add_ln36 = add i3 %select_ln35, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 63 'add' 'add_ln36' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln35, i1 %and_ln34_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 64 'or' 'or_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36_1 = or i1 %or_ln36, i1 %icmp_ln35" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 65 'or' 'or_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36_1, i3 0, i3 %kw_load" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 66 'select' 'select_ln36' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.20ns)   --->   "%select_ln36_1 = select i1 %and_ln35, i3 %add_ln36, i3 %select_ln35" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 67 'select' 'select_ln36_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i3 %select_ln35_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 68 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln35_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 69 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %tmp_10" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 70 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39 = add i6 %zext_ln39_1, i6 %zext_ln39" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 71 'add' 'add_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i3 %select_ln36_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 72 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%add_ln39_1 = add i6 %add_ln39, i6 %zext_ln39_2" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 73 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.76> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i6 %add_ln39_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 74 'zext' 'zext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln39_1, i2 0" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln39_2 = add i8 %tmp, i8 %zext_ln39_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 76 'add' 'add_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i3 %select_ln36" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 77 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln39_3 = add i8 %add_ln39_2, i8 %zext_ln39_4" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 78 'add' 'add_ln39_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i8 %add_ln39_3" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 79 'zext' 'zext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%local_weights_addr = getelementptr i32 %local_weights, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 80 'getelementptr' 'local_weights_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%local_weights_1_addr = getelementptr i32 %local_weights_1, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 81 'getelementptr' 'local_weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%local_weights_2_addr = getelementptr i32 %local_weights_2, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 82 'getelementptr' 'local_weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%local_weights_3_addr = getelementptr i32 %local_weights_3, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 83 'getelementptr' 'local_weights_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%local_weights_4_addr = getelementptr i32 %local_weights_4, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 84 'getelementptr' 'local_weights_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%local_weights_5_addr = getelementptr i32 %local_weights_5, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 85 'getelementptr' 'local_weights_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%local_weights_6_addr = getelementptr i32 %local_weights_6, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 86 'getelementptr' 'local_weights_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%local_weights_7_addr = getelementptr i32 %local_weights_7, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 87 'getelementptr' 'local_weights_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%local_weights_8_addr = getelementptr i32 %local_weights_8, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 88 'getelementptr' 'local_weights_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%local_weights_9_addr = getelementptr i32 %local_weights_9, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 89 'getelementptr' 'local_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%local_weights_10_addr = getelementptr i32 %local_weights_10, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 90 'getelementptr' 'local_weights_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%local_weights_11_addr = getelementptr i32 %local_weights_11, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 91 'getelementptr' 'local_weights_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%local_weights_12_addr = getelementptr i32 %local_weights_12, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 92 'getelementptr' 'local_weights_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%local_weights_13_addr = getelementptr i32 %local_weights_13, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 93 'getelementptr' 'local_weights_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%local_weights_14_addr = getelementptr i32 %local_weights_14, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 94 'getelementptr' 'local_weights_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%local_weights_15_addr = getelementptr i32 %local_weights_15, i64 0, i64 %zext_ln39_5" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 95 'getelementptr' 'local_weights_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:38]   --->   Operation 96 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_14_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 97 'store' 'store_ln39' <Predicate = (trunc_ln34 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 98 'br' 'br_ln39' <Predicate = (trunc_ln34 == 14)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_13_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 99 'store' 'store_ln39' <Predicate = (trunc_ln34 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 100 'br' 'br_ln39' <Predicate = (trunc_ln34 == 13)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_12_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 101 'store' 'store_ln39' <Predicate = (trunc_ln34 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 102 'br' 'br_ln39' <Predicate = (trunc_ln34 == 12)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_11_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 103 'store' 'store_ln39' <Predicate = (trunc_ln34 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 104 'br' 'br_ln39' <Predicate = (trunc_ln34 == 11)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_10_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 105 'store' 'store_ln39' <Predicate = (trunc_ln34 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 106 'br' 'br_ln39' <Predicate = (trunc_ln34 == 10)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_9_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 107 'store' 'store_ln39' <Predicate = (trunc_ln34 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 108 'br' 'br_ln39' <Predicate = (trunc_ln34 == 9)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_8_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 109 'store' 'store_ln39' <Predicate = (trunc_ln34 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 110 'br' 'br_ln39' <Predicate = (trunc_ln34 == 8)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_7_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 111 'store' 'store_ln39' <Predicate = (trunc_ln34 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 112 'br' 'br_ln39' <Predicate = (trunc_ln34 == 7)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_6_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 113 'store' 'store_ln39' <Predicate = (trunc_ln34 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 114 'br' 'br_ln39' <Predicate = (trunc_ln34 == 6)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_5_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 115 'store' 'store_ln39' <Predicate = (trunc_ln34 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 116 'br' 'br_ln39' <Predicate = (trunc_ln34 == 5)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_4_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 117 'store' 'store_ln39' <Predicate = (trunc_ln34 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 118 'br' 'br_ln39' <Predicate = (trunc_ln34 == 4)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_3_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 119 'store' 'store_ln39' <Predicate = (trunc_ln34 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 120 'br' 'br_ln39' <Predicate = (trunc_ln34 == 3)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_2_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 121 'store' 'store_ln39' <Predicate = (trunc_ln34 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 122 'br' 'br_ln39' <Predicate = (trunc_ln34 == 2)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_1_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 123 'store' 'store_ln39' <Predicate = (trunc_ln34 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 124 'br' 'br_ln39' <Predicate = (trunc_ln34 == 1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 125 'store' 'store_ln39' <Predicate = (trunc_ln34 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 126 'br' 'br_ln39' <Predicate = (trunc_ln34 == 0)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln39 = store i32 %bitcast_ln39, i8 %local_weights_15_addr" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 127 'store' 'store_ln39' <Predicate = (trunc_ln34 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 150> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx5613.exit" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39]   --->   Operation 128 'br' 'br_ln39' <Predicate = (trunc_ln34 == 15)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i6 %indvar_flatten18" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 129 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.67ns)   --->   "%add_ln37 = add i3 %select_ln36, i3 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37]   --->   Operation 130 'add' 'add_ln37' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.78ns)   --->   "%add_ln36_1 = add i6 %indvar_flatten18_load, i6 1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 131 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.38ns)   --->   "%select_ln36_2 = select i1 %or_ln35, i6 1, i6 %add_ln36_1" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 132 'select' 'select_ln36_2' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln35 = store i3 %select_ln35_1, i3 %ci" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35]   --->   Operation 133 'store' 'store_ln35' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln36 = store i6 %select_ln36_2, i6 %indvar_flatten18" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 134 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln36 = store i3 %select_ln36_1, i3 %kh" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36]   --->   Operation 135 'store' 'store_ln36' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln37 = store i3 %add_ln37, i3 %kw" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37]   --->   Operation 136 'store' 'store_ln37' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.inc57" [../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37]   --->   Operation 137 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.663ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten53' [29]  (0.427 ns)
	'load' operation 12 bit ('indvar_flatten53_load', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34) on local variable 'indvar_flatten53' [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln34', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34) [41]  (0.809 ns)
	'store' operation 0 bit ('store_ln34', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34) of variable 'add_ln34_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34 on local variable 'indvar_flatten53' [162]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('WEIGHTS_addr', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34) [50]  (0.000 ns)
	bus read operation ('WEIGHTS_addr_read', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) on port 'WEIGHTS' (../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) [104]  (7.300 ns)

 <State 3>: 5.492ns
The critical path consists of the following:
	'load' operation 6 bit ('indvar_flatten18_load_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36) on local variable 'indvar_flatten18' [47]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36) [58]  (0.781 ns)
	'and' operation 1 bit ('and_ln34_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34) [59]  (0.287 ns)
	'or' operation 1 bit ('or_ln35', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35) [62]  (0.287 ns)
	'select' operation 3 bit ('select_ln35', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:35) [63]  (0.208 ns)
	'add' operation 3 bit ('add_ln36', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36) [69]  (0.673 ns)
	'select' operation 3 bit ('select_ln36_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:36) [73]  (0.208 ns)
	'add' operation 6 bit ('add_ln39_1', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) [80]  (0.760 ns)
	'add' operation 8 bit ('add_ln39_2', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) [83]  (0.000 ns)
	'add' operation 8 bit ('add_ln39_3', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) [85]  (1.051 ns)
	'getelementptr' operation 8 bit ('local_weights_13_addr', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) [100]  (0.000 ns)
	'store' operation 0 bit ('store_ln39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39) of variable 'bitcast_ln39', ../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39 on array 'local_weights_13' [111]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
