Analysis & Synthesis report for Processor_phase1
Sat Oct 24 12:20:53 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |phase_5|control:CU|present
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Parameter Settings for User Entity Instance: abaclock:clock
 14. Parameter Settings for User Entity Instance: control:CU
 15. Parameter Settings for User Entity Instance: control:CU|abaclock:clock
 16. Port Connectivity Checks: "BUS:A_bus"
 17. Port Connectivity Checks: "WTA_mux:mux1"
 18. Port Connectivity Checks: "memory:IRAM"
 19. Port Connectivity Checks: "OPR_demux:demux1"
 20. Port Connectivity Checks: "reg_type3_16bit:PC"
 21. Port Connectivity Checks: "reg_type3_8bit:reg_ROW"
 22. Port Connectivity Checks: "WTR_Decoder:wrt"
 23. Port Connectivity Checks: "RST_Decoder:rst"
 24. Port Connectivity Checks: "INC_Decoder:inc"
 25. Port Connectivity Checks: "bin27:display_reg_PC"
 26. Port Connectivity Checks: "bin27:display_reg_ROW"
 27. Port Connectivity Checks: "control:CU|abaclock:clock"
 28. Port Connectivity Checks: "abaclock:clock"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 24 12:20:53 2020       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Processor_phase1                            ;
; Top-level Entity Name              ; phase_5                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 125                                         ;
;     Total combinational functions  ; 102                                         ;
;     Dedicated logic registers      ; 98                                          ;
; Total registers                    ; 98                                          ;
; Total pins                         ; 69                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; phase_5            ; Processor_phase1   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                             ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------+---------+
; abaclock.v                       ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v        ;         ;
; bin27.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v           ;         ;
; control.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v         ;         ;
; BUS.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/BUS.v             ;         ;
; WTR_Decoder.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTR_Decoder.v     ;         ;
; WTA_mux.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTA_mux.v         ;         ;
; RST_Decoder.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/RST_Decoder.v     ;         ;
; OPR_demux.v                      ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v       ;         ;
; INC_Decoder.v                    ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/INC_Decoder.v     ;         ;
; reg_type3_8bit.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v  ;         ;
; reg_type3_16bit.v                ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v ;         ;
; reg_type1_8bit.v                 ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_8bit.v  ;         ;
; memory.v                         ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v          ;         ;
; phase_5.v                        ; yes             ; User Verilog HDL File  ; C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v         ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 125        ;
;                                             ;            ;
; Total combinational functions               ; 102        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 44         ;
;     -- 3 input functions                    ; 4          ;
;     -- <=2 input functions                  ; 54         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 75         ;
;     -- arithmetic mode                      ; 27         ;
;                                             ;            ;
; Total registers                             ; 98         ;
;     -- Dedicated logic registers            ; 98         ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 69         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; clk2~input ;
; Maximum fan-out                             ; 65         ;
; Total fan-out                               ; 623        ;
; Average fan-out                             ; 1.84       ;
+---------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                           ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Entity Name     ; Library Name ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+-----------------+--------------+
; |phase_5                     ; 102 (0)             ; 98 (0)                    ; 0           ; 0            ; 0       ; 0         ; 69   ; 0            ; |phase_5                           ; phase_5         ; work         ;
;    |BUS:A_bus|               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|BUS:A_bus                 ; BUS             ; work         ;
;    |WTR_Decoder:wrt|         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|WTR_Decoder:wrt           ; WTR_Decoder     ; work         ;
;    |abaclock:clock|          ; 42 (42)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|abaclock:clock            ; abaclock        ; work         ;
;    |bin27:display_reg_COL|   ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|bin27:display_reg_COL     ; bin27           ; work         ;
;    |bin27:display_reg_CURR|  ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|bin27:display_reg_CURR    ; bin27           ; work         ;
;    |bin27:display_reg_DR|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|bin27:display_reg_DR      ; bin27           ; work         ;
;    |bin27:display_reg_PC|    ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|bin27:display_reg_PC      ; bin27           ; work         ;
;    |bin27:display_reg_ROW|   ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|bin27:display_reg_ROW     ; bin27           ; work         ;
;    |control:CU|              ; 13 (3)              ; 10 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|control:CU                ; control         ; work         ;
;       |abaclock:clock|       ; 10 (10)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|control:CU|abaclock:clock ; abaclock        ; work         ;
;    |memory:IRAM|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|memory:IRAM               ; memory          ; work         ;
;    |reg_type1_8bit:reg_DR|   ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|reg_type1_8bit:reg_DR     ; reg_type1_8bit  ; work         ;
;    |reg_type3_16bit:PC|      ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|reg_type3_16bit:PC        ; reg_type3_16bit ; work         ;
;    |reg_type3_8bit:reg_COL|  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|reg_type3_8bit:reg_COL    ; reg_type3_8bit  ; work         ;
;    |reg_type3_8bit:reg_CURR| ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|reg_type3_8bit:reg_CURR   ; reg_type3_8bit  ; work         ;
;    |reg_type3_8bit:reg_ROW|  ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |phase_5|reg_type3_8bit:reg_ROW    ; reg_type3_8bit  ; work         ;
+------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |phase_5|control:CU|present                                                                                                                 ;
+----------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+
; Name           ; present.add8 ; present.add7 ; present.add6 ; present.add5 ; present.add4 ; present.add3 ; present.000010 ; present.000001 ; present.111111 ;
+----------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+
; present.000001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ;
; present.000010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1              ; 1              ; 0              ;
; present.add3   ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0              ; 1              ; 0              ;
; present.add4   ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0              ; 1              ; 0              ;
; present.add5   ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0              ; 1              ; 0              ;
; present.add6   ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ;
; present.add7   ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ;
; present.add8   ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ;
; present.111111 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 1              ;
+----------------+--------------+--------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; reg_type3_16bit:PC|dataout[6..15]      ; Lost fanout                            ;
; reg_type3_8bit:reg_CURR|dataout[4..7]  ; Lost fanout                            ;
; reg_type3_8bit:reg_COL|dataout[4..7]   ; Lost fanout                            ;
; reg_type3_8bit:reg_ROW|dataout[4..7]   ; Lost fanout                            ;
; control:CU|abaclock:clock|count[25]    ; Merged with abaclock:clock|count[25]   ;
; control:CU|abaclock:clock|count[23]    ; Merged with abaclock:clock|count[23]   ;
; control:CU|abaclock:clock|count[22]    ; Merged with abaclock:clock|count[22]   ;
; control:CU|abaclock:clock|count[21]    ; Merged with abaclock:clock|count[21]   ;
; control:CU|abaclock:clock|count[20]    ; Merged with abaclock:clock|count[20]   ;
; control:CU|abaclock:clock|count[19]    ; Merged with abaclock:clock|count[19]   ;
; control:CU|abaclock:clock|count[17]    ; Merged with abaclock:clock|count[17]   ;
; control:CU|abaclock:clock|count[15]    ; Merged with abaclock:clock|count[15]   ;
; control:CU|abaclock:clock|count[14]    ; Merged with abaclock:clock|count[14]   ;
; control:CU|abaclock:clock|count[13]    ; Merged with abaclock:clock|count[13]   ;
; control:CU|abaclock:clock|count[12]    ; Merged with abaclock:clock|count[12]   ;
; control:CU|abaclock:clock|count[7]     ; Merged with abaclock:clock|count[7]    ;
; control:CU|abaclock:clock|count[27]    ; Merged with abaclock:clock|count[27]   ;
; control:CU|abaclock:clock|count[26]    ; Merged with abaclock:clock|count[26]   ;
; control:CU|abaclock:clock|count[24]    ; Merged with abaclock:clock|count[24]   ;
; control:CU|abaclock:clock|count[18]    ; Merged with abaclock:clock|count[18]   ;
; control:CU|abaclock:clock|count[16]    ; Merged with abaclock:clock|count[16]   ;
; control:CU|abaclock:clock|count[11]    ; Merged with abaclock:clock|count[11]   ;
; control:CU|abaclock:clock|count[10]    ; Merged with abaclock:clock|count[10]   ;
; control:CU|abaclock:clock|count[9]     ; Merged with abaclock:clock|count[9]    ;
; control:CU|abaclock:clock|count[8]     ; Merged with abaclock:clock|count[8]    ;
; control:CU|abaclock:clock|count[6]     ; Merged with abaclock:clock|count[6]    ;
; control:CU|abaclock:clock|count[5]     ; Merged with abaclock:clock|count[5]    ;
; control:CU|abaclock:clock|count[4]     ; Merged with abaclock:clock|count[4]    ;
; control:CU|abaclock:clock|count[3]     ; Merged with abaclock:clock|count[3]    ;
; control:CU|abaclock:clock|count[2]     ; Merged with abaclock:clock|count[2]    ;
; control:CU|abaclock:clock|count[1]     ; Merged with abaclock:clock|count[1]    ;
; control:CU|abaclock:clock|count[0]     ; Merged with abaclock:clock|count[0]    ;
; memory:IRAM|dataout[4..7]              ; Stuck at GND due to stuck port data_in ;
; reg_type1_8bit:reg_DR|dataout[4]       ; Stuck at GND due to stuck port data_in ;
; reg_type3_16bit:PC|dataout[4,5]        ; Stuck at GND due to stuck port data_in ;
; control:CU|present~2                   ; Lost fanout                            ;
; control:CU|present~3                   ; Lost fanout                            ;
; control:CU|present~4                   ; Lost fanout                            ;
; control:CU|present~5                   ; Lost fanout                            ;
; control:CU|present~7                   ; Lost fanout                            ;
; Total Number of Removed Registers = 62 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------------+---------------------------+-----------------------------------------------------------------+
; Register name          ; Reason for Removal        ; Registers Removed due to This Register                          ;
+------------------------+---------------------------+-----------------------------------------------------------------+
; memory:IRAM|dataout[4] ; Stuck at GND              ; reg_type1_8bit:reg_DR|dataout[4], reg_type3_16bit:PC|dataout[4] ;
;                        ; due to stuck port data_in ;                                                                 ;
; memory:IRAM|dataout[5] ; Stuck at GND              ; reg_type3_16bit:PC|dataout[5]                                   ;
;                        ; due to stuck port data_in ;                                                                 ;
+------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 98    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; abaclock:clock|clk                     ; 25      ;
; control:CU|abaclock:clock|clk          ; 10      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: abaclock:clock     ;
+----------------+------------------------------+-----------------+
; Parameter Name ; Value                        ; Type            ;
+----------------+------------------------------+-----------------+
; maxcount       ; 0010111110101111000010000000 ; Unsigned Binary ;
+----------------+------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:CU ;
+----------------+--------+-------------------------------+
; Parameter Name ; Value  ; Type                          ;
+----------------+--------+-------------------------------+
; add1           ; 000001 ; Unsigned Binary               ;
; add2           ; 000010 ; Unsigned Binary               ;
; add3           ; 000011 ; Unsigned Binary               ;
; add4           ; 000100 ; Unsigned Binary               ;
; add5           ; 000101 ; Unsigned Binary               ;
; add6           ; 000110 ; Unsigned Binary               ;
; add7           ; 000111 ; Unsigned Binary               ;
; add8           ; 001000 ; Unsigned Binary               ;
+----------------+--------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:CU|abaclock:clock ;
+----------------+------------------------------+------------------------+
; Parameter Name ; Value                        ; Type                   ;
+----------------+------------------------------+------------------------+
; maxcount       ; 0010111110101111000010000000 ; Unsigned Binary        ;
+----------------+------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BUS:A_bus"                                                                                                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PC        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; PC[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; IR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; IR[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; AR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; AR[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; DR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; DR[15..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; TR        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; TR[7..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; IRAM      ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "IRAM[15..8]" will be connected to GND.                                      ;
; datain    ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "datain[7..4]" will be connected to GND.                                      ;
; BUS_OUT   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "BUS_OUT[15..8]" have no fanouts                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WTA_mux:mux1"                                                                                                                                                                                ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WTA_sel        ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.    ;
; wta_N          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wta_N[7..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_M          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wta_M[7..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_P          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; wta_P[7..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_R1         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_R1[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_ROW        ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; wta_SUM        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_SUM[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_STA        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_STA[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_STB        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_STB[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_STC        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_STC[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_A          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_A[15..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_B          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_B[15..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; wta_R          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wta_R[15..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory:IRAM"                                                                                                                                                                              ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr         ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; datain       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; datain[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "OPR_demux:demux1"                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; WTA_operand[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_type3_16bit:PC"                                                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain    ; Input ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "datain[15..8]" will be connected to GND.                                   ;
; inc       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; inc[-1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_type3_8bit:reg_ROW"                                                                                                                                                   ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataout ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "WTR_Decoder:wrt"                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WTR_sel ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (5 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RST_Decoder:rst"                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_sel ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "INC_Decoder:inc"                                                                                                                                                                   ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INC_sel ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin27:display_reg_PC"                                                                                                                                                              ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin27:display_reg_ROW"                                                                                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; datain ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:CU|abaclock:clock"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ena[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "abaclock:clock"                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ena[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 69                          ;
; cycloneiii_ff         ; 98                          ;
;     ENA               ; 22                          ;
;     plain             ; 76                          ;
; cycloneiii_lcell_comb ; 138                         ;
;     arith             ; 27                          ;
;         2 data inputs ; 27                          ;
;     normal            ; 111                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 44                          ;
;                       ;                             ;
; Max LUT depth         ; 4.50                        ;
; Average LUT depth     ; 2.05                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sat Oct 24 12:20:38 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_phase1 -c Processor_phase1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file abaclock.v
    Info (12023): Found entity 1: abaclock File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file inc_testing.v
    Info (12023): Found entity 1: inc_testing File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/inc_testing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_test2.v
    Info (12023): Found entity 1: control_test2 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test2.v Line: 1
Warning (10229): Verilog HDL Expression warning at bin27.v(27): truncated literal to match 7 bits File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file bin27.v
    Info (12023): Found entity 1: bin27 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/bin27.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_3.v
    Info (12023): Found entity 1: phase_3 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_4.v
    Info (12023): Found entity 1: phase_4 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_2.v
    Info (12023): Found entity 1: phase_2 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file clock_test_clock_divider.v
    Info (12023): Found entity 1: clock_test_Clock_divider File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/clock_test_Clock_divider.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: BUS File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/BUS.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_z.v
    Info (12023): Found entity 1: reg_z File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_z.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_buffer_8bit.v
    Info (12023): Found entity 1: read_buffer_8bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/read_buffer_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file read_buffer_16bit.v
    Info (12023): Found entity 1: read_buffer_16bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/read_buffer_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wtr_decoder.v
    Info (12023): Found entity 1: WTR_Decoder File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTR_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wta_mux.v
    Info (12023): Found entity 1: WTA_mux File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/WTA_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rst_decoder.v
    Info (12023): Found entity 1: RST_Decoder File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/RST_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file opr_demux.v
    Info (12023): Found entity 1: OPR_demux File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inc_decoder.v
    Info (12023): Found entity 1: INC_Decoder File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/INC_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_type3_8bit.v
    Info (12023): Found entity 1: reg_type3_8bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_type3_16bit.v
    Info (12023): Found entity 1: reg_type3_16bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_type2_16bit.v
    Info (12023): Found entity 1: reg_type2_16bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type2_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_type1_8bit.v
    Info (12023): Found entity 1: reg_type1_8bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_type1_16bit.v
    Info (12023): Found entity 1: reg_type1_16bit File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type1_16bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_sum.v
    Info (12023): Found entity 1: reg_SUM File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_SUM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_ac.v
    Info (12023): Found entity 1: reg_ac File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_ac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_type3_16bit_test.v
    Info (12023): Found entity 1: reg_type3_16bit_test File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase1.v
    Info (12023): Found entity 1: phase1 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_test.v
    Info (12023): Found entity 1: alu_test File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/alu_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_test.v
    Info (12023): Found entity 1: control_test File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/data_mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_6.v
    Info (12023): Found entity 1: counter_6 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/counter_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file phase_5.v
    Info (12023): Found entity 1: phase_5 File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at inc_testing.v(17): created implicit net for "clk1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/inc_testing.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at control_test2.v(19): created implicit net for "clk1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test2.v Line: 19
Warning (10236): Verilog HDL Implicit Net warning at control.v(20): created implicit net for "clk1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at reg_type3_16bit_test.v(9): created implicit net for "clk2" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit_test.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at control_test.v(22): created implicit net for "clk1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at control_test.v(25): created implicit net for "conn" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control_test.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at counter_6.v(9): created implicit net for "clk1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/counter_6.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at phase_5.v(58): created implicit net for "clk1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 58
Info (12127): Elaborating entity "phase_5" for the top level hierarchy
Warning (10034): Output port "col" at phase_5.v(18) has no driver File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 18
Info (12128): Elaborating entity "abaclock" for hierarchy "abaclock:clock" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 58
Warning (10230): Verilog HDL assignment warning at abaclock.v(26): truncated value with size 32 to match size of target (28) File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/abaclock.v Line: 26
Info (12128): Elaborating entity "control" for hierarchy "control:CU" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 60
Info (10264): Verilog HDL Case Statement information at control.v(29): all case item expressions in this case statement are onehot File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/control.v Line: 29
Info (12128): Elaborating entity "bin27" for hierarchy "bin27:display_reg_ROW" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 64
Info (12128): Elaborating entity "INC_Decoder" for hierarchy "INC_Decoder:inc" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 80
Info (12128): Elaborating entity "RST_Decoder" for hierarchy "RST_Decoder:rst" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 82
Info (12128): Elaborating entity "WTR_Decoder" for hierarchy "WTR_Decoder:wrt" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 86
Info (12128): Elaborating entity "reg_type3_8bit" for hierarchy "reg_type3_8bit:reg_ROW" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 89
Warning (10230): Verilog HDL assignment warning at reg_type3_8bit.v(13): truncated value with size 32 to match size of target (8) File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_8bit.v Line: 13
Info (12128): Elaborating entity "reg_type1_8bit" for hierarchy "reg_type1_8bit:reg_DR" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 94
Info (12128): Elaborating entity "reg_type3_16bit" for hierarchy "reg_type3_16bit:PC" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 96
Warning (10230): Verilog HDL assignment warning at reg_type3_16bit.v(18): truncated value with size 32 to match size of target (16) File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/reg_type3_16bit.v Line: 18
Info (12128): Elaborating entity "OPR_demux" for hierarchy "OPR_demux:demux1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 100
Warning (10235): Verilog HDL Always Construct warning at OPR_demux.v(22): variable "operand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at OPR_demux.v(29): variable "operand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v Line: 29
Warning (10235): Verilog HDL Always Construct warning at OPR_demux.v(32): variable "operand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v Line: 32
Warning (10235): Verilog HDL Always Construct warning at OPR_demux.v(39): variable "operand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/OPR_demux.v Line: 39
Info (12128): Elaborating entity "memory" for hierarchy "memory:IRAM" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 102
Warning (10030): Net "ram.data_a" at memory.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v Line: 8
Warning (10030): Net "ram.waddr_a" at memory.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v Line: 8
Warning (10030): Net "ram.we_a" at memory.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v Line: 8
Info (12128): Elaborating entity "WTA_mux" for hierarchy "WTA_mux:mux1" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 106
Info (12128): Elaborating entity "BUS" for hierarchy "BUS:A_bus" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 109
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ROWout[15]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[14]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[13]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[12]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[11]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[10]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[9]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[8]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ROWout[15]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[14]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[13]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[12]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[11]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[10]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[9]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[8]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ROWout[15]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[14]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[13]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[12]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[11]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[10]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[9]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
    Warning (12110): Net "ROWout[8]" is missing source, defaulting to GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 30
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "memory:IRAM|ram" is uninferred due to inappropriate RAM size File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/memory.v Line: 8
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (61) in the Memory Initialization File "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/db/Processor_phase1.ram0_memory_e411fb78.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "bus_out[4]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 17
    Warning (13410): Pin "bus_out[5]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 17
    Warning (13410): Pin "bus_out[6]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 17
    Warning (13410): Pin "bus_out[7]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 17
    Warning (13410): Pin "col" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 18
    Warning (13410): Pin "ctrlsig_out[0]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 20
    Warning (13410): Pin "ctrlsig_out[1]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 20
    Warning (13410): Pin "ctrlsig_out[7]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 20
    Warning (13410): Pin "ctrlsig_out[9]" is stuck at GND File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ctrlsig_in[0]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[1]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[2]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[3]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[4]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[5]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[6]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[7]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[8]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
    Warning (15610): No output dependent on input pin "ctrlsig_in[9]" File: C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/phase_5.v Line: 7
Info (21057): Implemented 198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 54 output pins
    Info (21061): Implemented 129 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 4756 megabytes
    Info: Processing ended: Sat Oct 24 12:20:53 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sachi/Documents/Quartus PROCESSOR modules/Processor Phase 2/Processor Phase 2/output_files/Processor_phase1.map.smsg.


