{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451136051418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451136051418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 15:20:51 2015 " "Processing started: Sat Dec 26 15:20:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451136051418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451136051418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project03_121044038_Recep_Sivri -c project03_121044038_Recep_Sivri " "Command: quartus_map --read_settings_files=on --write_settings_files=off project03_121044038_Recep_Sivri -c project03_121044038_Recep_Sivri" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451136051418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1451136051849 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mips_core_testbench.v " "Can't analyze file -- file mips_core_testbench.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1451136051918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_core_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core_tester " "Found entity 1: mips_core_tester" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451136051918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451136051918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumodule.v 1 1 " "Found 1 design units, including 1 entities, in source file alumodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluModule " "Found entity 1: AluModule" {  } { { "AluModule.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/AluModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451136051918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451136051918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchinstructionmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file fetchinstructionmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 FetchInstructionModule " "Found entity 1: FetchInstructionModule" {  } { { "FetchInstructionModule.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/FetchInstructionModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451136051933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451136051933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinememoryblocks.v 1 1 " "Found 1 design units, including 1 entities, in source file combinememoryblocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 combineMemoryBlocks " "Found entity 1: combineMemoryBlocks" {  } { { "combineMemoryBlocks.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/combineMemoryBlocks.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451136051933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451136051933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_core_tester " "Elaborating entity \"mips_core_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1451136051981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataMem mips_core_tester.v(3) " "Verilog HDL or VHDL warning at mips_core_tester.v(3): object \"dataMem\" assigned a value but never read" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451136051987 "|mips_core_tester"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instructorMem mips_core_tester.v(4) " "Verilog HDL or VHDL warning at mips_core_tester.v(4): object \"instructorMem\" assigned a value but never read" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1451136052003 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):           1       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          5       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):           5       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          9       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):           9       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         13       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          13       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         17       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          17       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         21       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          21       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         25       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          25       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         29       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          29       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         33       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          33       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         37       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          37       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         41       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          41       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         45       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          45       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         49       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          49       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         53       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          53       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         57       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          57       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         61       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          61       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         65       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          65       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         69       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          69       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         73       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          73       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         77       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          77       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         81       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          81       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         85       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          85       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         89       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          89       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         93       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          93       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         97       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):          97       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        101       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         101       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        105       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         105       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        109       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         109       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        113       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         113       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        117       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         117       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        121       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         121       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        125       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         125       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        129       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         129       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        133       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         133       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        137       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         137       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        141       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         141       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        145       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         145       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        149       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         149       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        153       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         153       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        157       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         157       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        161       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         161       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        165       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         165       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        169       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         169       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        173       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         173       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        177       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         177       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        181       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         181       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        185       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         185       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        189       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         189       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        193       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         193       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        197       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         197       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        201       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         201       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        205       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         205       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        209       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         209       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        213       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         213       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        217       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         217       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        221       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         221       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        225       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         225       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        229       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         229       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        233       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         233       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        237       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         237       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        241       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         241       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        245       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         245       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        249       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         249       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        253       ........ mips_core_tester.v(30) " "Verilog HDL Display System Task info at mips_core_tester.v(30):         253       ........" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1451136052019 "|mips_core_tester"}
{ "Warning" "WSGN_EMPTY_SHELL" "mips_core_tester " "Entity \"mips_core_tester\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1451136052050 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1451136053067 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451136053067 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a " "No output dependent on input pin \"a\"" {  } { { "mips_core_tester.v" "" { Text "C:/Users/Recep Sivri/Desktop/Project03_121044038_Recep_Sivri_TestBench/mips_core_tester.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451136053152 "|mips_core_tester|a"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1451136053152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1451136053152 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1451136053152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1451136053152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451136053205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 15:20:53 2015 " "Processing ended: Sat Dec 26 15:20:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451136053205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451136053205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451136053205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451136053205 ""}
