<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-357-484  </DOCNO><DOCID>07 357 484.andO;</DOCID><JOURNAL>IEEE Transactions on Computers  June 1989 v38 n6 p874(7).andM;</JOURNAL><TITLE>Multiplier/shifter design tradeoffs in a 32-bit microprocessor.andO;</TITLE><AUTHOR>Milutinovic, Veljko; Bettinger, Mark; Helbig, Walter.andM;</AUTHOR><TEXT><ABSTRACT>An evaluation and comparison of three possible multiplier-shifterdesign alternatives for a 32-bit RCA DCFL E-D-MISFETgallium-arsenide multiplier reveals that a full hardware shifterand a large register file are more advantageous than a bit-serialmultiplier and a smaller register file for symbolic-dataprocessing.andP;  Nine modified high-level language DARPA benchmarksare used to assess multiplier and register performance for thethree multiplier-shifter designs.andP;  The design models areimplemented on an ISP-based simulator using the ENDOT simulatorsoftware package.andP;  Several technology and compilation relatedparameters are incorporated into the models.andP;  Details of themultiplier-shifter design alternatives, the evaluationmethodology, and the experiment results are described.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     Data ProcessingResearch and DevelopmentComparison32-BitMicroprocessorsArithmetic Logic UnitMultipliersGallium Arsenide SemiconductorsFile Organization.andO;Feature:   illustrationtable.andO;Caption:   Execution time for unoptimized benchmarks. (table)Execution time for optimized benchmarks. (table)Functions of selected benchmarks. (table)andM;</DESCRIPT></DOC>