// Seed: 2474051893
module module_0;
  final id_1 <= id_1;
  wire id_2;
  wire id_3;
  supply0  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  =  1  ,  id_25  ,  id_26  ;
  module_2 modCall_1 ();
endmodule
module module_1 ();
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
endmodule
module module_2;
  wire id_1;
  assign module_0.id_6 = 0;
endmodule
module module_3 (
    output wand id_0
);
  always id_0 = id_2;
  module_2 modCall_1 ();
endmodule
