0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/eight_bit_substractor_sim.v,1599657233,verilog,,,,eight_bit_substractor_sim,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/five_bit_adder_sim.v,1599650605,verilog,,,,five_bit_adder_sim,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/one_bit_adder_sim.v,1599636782,verilog,,,,one_bit_adder_sim,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/three_bits_adder_sim.v,1599653796,verilog,,,,three_bits_adder_sim,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/eight_bit_substractor.v,1599660336,verilog,,C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v,,eight_bit_substractor,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/five_bit_adder.v,1599655418,verilog,,C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v,,five_bit_adder,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/one_bit_adder.v,1599636605,verilog,,C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v,,one_bit_adder,,,,,,,,
C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sources_1/new/three_bits_adder.v,1599655328,verilog,,C:/Users/marku/Documents/EE2026/Lab/Post Lab 2/Post Lab 2.srcs/sim_1/new/eight_bit_substractor_sim.v,,three_bits_adder,,,,,,,,
