$date
	Tue May 20 12:51:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TwoBitAdderTB $end
$scope module dut $end
$var wire 2 ! a [1:0] $end
$var wire 2 " b [1:0] $end
$var wire 1 # cin $end
$var reg 1 $ cout $end
$var reg 2 % sum [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
b0 "
b0 !
$end
#5000
b1 %
1#
#10000
b1 "
0#
#15000
0$
b10 %
1#
#20000
b10 "
0#
#25000
b11 %
1#
#30000
b11 "
0#
#35000
1$
b0 %
1#
#40000
0$
b1 %
b1 !
b0 "
0#
#45000
0$
b10 %
1#
#50000
0$
b1 "
0#
#55000
0$
b11 %
1#
#60000
b10 "
0#
#65000
1$
b0 %
1#
#70000
b11 "
0#
#75000
b1 %
1#
#80000
0$
b10 %
b10 !
b0 "
0#
#85000
b11 %
1#
#90000
b1 "
0#
#95000
1$
b0 %
1#
#100000
1$
b10 "
0#
#105000
1$
b1 %
1#
#110000
1$
b11 "
0#
#115000
b10 %
1#
#120000
0$
b11 %
b11 !
b0 "
0#
#125000
1$
b0 %
1#
#130000
b1 "
0#
#135000
b1 %
1#
#140000
1$
b10 "
0#
#145000
b10 %
1#
#150000
b11 "
0#
#155000
b11 %
1#
#160000
