POWER_RAIL_CAL = {
"PP3V8_VCC_MAIN": 51,
"PP5V0_EXT_BUCK_S2": 52,
"PP5V0_SW_ENCODERL": 53,
"PP5V0_SW_ENCODERR": 54,
"PP5V0_IPD_DRV_SW": 55,
"PP3V3_IPD_DRV": 56,
"PP1V2_SYS_ALWAYS_LDO": 57,
"PP4V5_SPFCAP_BUCK_ALWAYS": 58,
"IO_MCONN_DETECT_L_3V8": 59,
"IO_SYS_ALIVE": 60,
"PPVDD_CPU": 61,
"PPVDD_GPU": 62,
"PPVDD_S1_SOC": 63,
"PP1V8_S2": 64,
"PP1V06_S2": 65,
"PPVDD_S1_SRAM": 66,
"PP2V63_NAND": 67,
"PPVDD_CPU_SRAM": 68,
"PPVDD_S1_DISP": 69,
"RIGEL_CURRENT_OPA_OUT_TO_BEAST_AND_DMM": 70,
"PPVDD_S1_QL": 71,
"PPVDD_ECPU": 72,
"PP0V88_S1": 73,
"PP1V25_S2": 74,
"PP1V25_S2_SW5_TO_MBNRT": 75,
"PP1V2_S2_LDO3_TO_NFC": 76,
"PP0V72_S2_VDDLOW": 77,
"PP1V2_SOC_LN": 78,
"PP1V8_STOWE_ALWAYS": 79,
"PPVDD_S2_CIO": 80,
"PP0V8_S1_SOC_FIXED": 81,
"PP1V8_S2_LDO15_TO_MBNRT": 82,
"PP3V3_S2_LDO17_TO_CROWN": 83,
"PP1V2_S2_CIO": 84,
"PP1V2_VALE_ALWAYS": 85,
"PP1V2_NAND": 86,
"PP1V8_SW1_IO": 87,
"PP0V88_NAND": 88,
"PP1V2_EXTSW": 89,
"PPVDD_AMPH_S2": 90,
"PP_STOWE_BSTLQ_VOUT": 91,
"PP_VALE_BSTLQ_VOUT": 92,
"PP1V8_SW2_TO_SPDY_SHIRAZ": 93,
"IO_CPMU_TO_CSOC_RESET_L": 94,
"PP0V9_EXTBUCKL1_TO_MANY_LDOSUPPLY": 95,
"PP0V9_EXTBUCKR1_TO_MANY_LDOSUPPLY": 96,
"PP0V9_LDOML1_TO_MCAML_DVDD2_PHY": 97,
"PP0V75_LDOML0_TO_MCAML_DVDD1_CORE": 98,
"PP1V4_EXTBUCKL2_TO_MANY_LDOSUPPLY": 99,
"PP1V4_EXTBUCKR2_TO_MANY_LDOSUPPLY": 100,
"PP3V0_EXTBUCKL0_TO_MANY_LDOSUPPLY": 101,
"PP3V0_EXTBUCKR0_TO_MANY_LDOSUPPLY": 102,
"PP0V9_LDOJL1_TO_JCAML_DVDD2_PHY": 103,
"PP0V9_LDOJR1_TO_JCAMR_DVDD2_PHY": 104,
"PP0V9_LDOMR1_TO_MCAMR_DVDD2_PHY": 105,
"PP0V75_LDODL0_TO_DCAML_DVDD1_CORE": 106,
"PP0V75_LDODR0_TO_DCAMR_DVDD1_CORE": 107,
"PP0V75_LDOJL0_TO_JCAML_DVDD1_CORE": 108,
"PP0V75_LDOJR0_TO_JCAMR_DVDD1_CORE": 109,
"PP0V75_LDOMR0_TO_MCAMR_DVDD1_CORE": 110,
"PP0V75_LDOSL0_TO_SCAML_DVDD1_CORE": 111,
"PP0V75_LDOSR0_TO_SCAMR_DVDD1_CORE": 112,
"PP1V2_LDOP0_TO_PCAM_DVDD_CORE_PHY": 113,
"PP1V2_LDOX0_TO_XCAM_DVDD_CORE_PHY": 114,
"PP1V3_LDOJL3_TO_JCAML_AVDD2_ADC": 115,
"PP1V3_LDOJR3_TO_JCAMR_AVDD2_ADC": 116,
"PP1V3_LDOML3_TO_MCAML_AVDD2_ADC": 117,
"PP1V3_LDOMR3_TO_MCAMR_AVDD2_ADC": 118,
"PP2V8_LDOJL2_TO_JCAML_AVDD1_PIXEL": 119,
"PP2V8_LDOJR2_TO_JCAMR_AVDD1_PIXEL": 120,
"PP2V8_LDOML2_TO_MCAML_AVDD1_PIXEL": 121,
"PP2V8_LDOMR2_TO_MCAMR_AVDD1_PIXEL": 122,
"PP3V3_LDOP1_TO_PPRJ_SVDD_CAPSNS": 123,
"PP3V3_LDOX1_TO_XCAM_AVDD_TX": 124,
"PP3V3_LDOX2_TO_XPMU_VDD": 125,
"PP_VDD_OTP_RMBNRT_SNS": 126,
"PP_CSOC_VDD_DISP": 127,
"PP_CSOC_VDD_SOC": 128,
"PP_CSOC_VDD2_S2": 129,
"PP1V8_CPMU_S2": 130,
"PP0V9_CPMU_S2": 131,
"PP_CSOC_VDD_ICS_PHY": 132,
"PP1V25_CPMU_S2": 133,
"PP0V63_CSOC_VDDQ": 134,
"PP_CSOC_VDD_ICS_MCU": 135,
"PP0V8_CSOC_VDD_FIXED": 136,
"PP1V2_CSOC_VDD12": 137,
"PP_CSOC_VDD_SRAM": 138,
"PP0V95_CPMU": 139,
"PP1V2_CSOC_VDD12_S2": 140,
"PP3V0_CLDO7_TO_PENROSE": 141,
"PP1V8_CPMU_ALWAYS": 142,
"PP1V8_CLDO2": 143,
"PP0V7_CSOC_VDD_LOW_S2": 144,
"PP1V2_CLDO8": 145,
"PP_CSOC_VDD_CIO": 146,
"PP1V8_CPMU_SW1": 147,
"PP1V2_CPMU_SW5": 148,
"PP1V8_CPMU_SW2": 149,
"PP8V0_IPD_DRV_DIV": 400,
"PPVBUS_SPFCAP_BOOST_ALWAYS_DIV": 403,
"PPVBUS_SPKRAMP_S2_DIV": 407,
"PPVBUS_SYS_SNS_DIV": 409,
"PPVBUS_HMD_INPUT_SNS_DIV": 413,
"PPVBUS_SYS_I_P": 450,
"PPVBUS_HMD_INPUT_I_P": 480,
"PP3V0_S2_AIDHOST": 481,
}


ARRAY_RELAY_CAL = {
"IO_NUB_CNUB_FROM_ACE_DOCK_CONNECT": 200,
"IO_PMU_ACE_TO_SOC_FORCE_DFU": 201,
"IO_SOC_TO_ACE_RMBNRT_DFU_STATUS": 202,
"IO_ACE_RMBNRT_TO_PMU_CPMU_RESET": 203,
"GPIO_ACE_RMBNRT_TO_AP_SMC_IRQ_L": 204,
"GPIO_BUTTON_ONOFF_L_1V8": 205,
"IO_BCONNR_TOP_DETECT_L": 206,
"IO_BCONNR_BOT_DETECT_L": 207,
"IO_BCONNL_TOP_DETECT_L_3V8": 208,
"IO_BCONNL_BOT_DETECT_L_3V8": 209,
"IO_MCONN_DETECT_L_3V8": 210,
"GPIO_RESET_PMU_TO_SYSTEM_L": 211,
"IO_PMU_SCRASH_L_1V8": 212,
"IO_SYS_ALIVE": 213,
"GPIO_PMU_TO_SYSTEM_ACTIVE_READY": 214,
"GPIO_PMU_TO_CPMU_RESET": 215,
"IO_CSOC_TO_CPMU_AP_SOCHOT_L": 216,
"IO_CPMU_TO_CSOC_RESET_L_TO_GPIO": 217,
"IO_CPMU_TO_CSOC_NUB_ACTIVE_READY": 218,
"TP_CPMU_SYS_ALIVE": 219,
"GPIO_PMU_ICT_TO_CPMU_WAKE_1V8": 220,
"Trinary_IO_ASB_GPIO1_CLIENT": 221,
"Trinary_IO_ASB_GPIO2_CLIENT": 222,
"Trinary_IO_ASB_GPIO3_CLIENT": 223,
"Trinary_IO_ASB_GPIO4_CLIENT": 224,
"Trinary_IO_ASB_GPIO5_CLIENT": 225,
"Trinary_IO_ASB_GPIO6_CLIENT": 226,
"Trinary_IO_ASB_GPIO7_CLIENT": 227,
}


PS_MUX_CAL = {
"PP3V8_VCC_MAIN": 250,
"PPVBUS_SPFCAP_BOOST": 251,
"PPVBUS_SYS": 252,
"IO_MCONN_DETECT_L_3V8": 253,
"IO_SYS_ALIVE": 254,
"PPVDD_CPU": 255,
"PPVDD_S1_SOC": 256,
"PP1V8_S2": 257,
"PP1V06_S2": 258,
"PPVDD_S1_SRAM": 259,
"PP2V63_NAND": 260,
"PPVDD_CPU_SRAM": 261,
"PPVDD_S1_DISP": 262,
"RIGEL_CURRENT_OPA_OUT_TO_BEAST_AND_DMM": 263,
"PPVDD_S1_QL": 264,
"PPVDD_ECPU": 265,
"PP1V25_S2_SW5_TO_MBNRT": 266,
"PP0V72_S2_VDDLOW": 267,
"PP1V2_SOC_LN": 268,
"PP0V8_S1_SOC_FIXED": 269,
"PP1V8_S2_LDO15_TO_MBNRT": 270,
"PP1V2_S2_CIO": 271,
"PP1V2_NAND": 272,
"PP0V88_NAND": 273,
"PP1V2_EXTSW": 274,
"PPVDD_AMPH_S2": 275,
"IO_CPMU_TO_CSOC_RESET_L": 276,
"PP1V2_LDOX0_TO_XCAM_DVDD_CORE_PHY": 277,
"PP_CSOC_VDD_DISP": 278,
"PP_CSOC_VDD_SOC": 279,
"PP_CSOC_VDD2_S2": 280,
"PP1V8_CPMU_S2": 281,
"PP_CSOC_VDD_ICS_PHY": 282,
"PP_CSOC_VDD_ICS_MCU": 283,
"PP0V8_CSOC_VDD_FIXED": 284,
"PP1V2_CSOC_VDD12": 285,
"PP_CSOC_VDD_SRAM": 286,
"PP1V2_CSOC_VDD12_S2": 287,
"PP0V7_CSOC_VDD_LOW_S2": 288,
"PP_CSOC_VDD_CIO": 289,
}

XMOTR_CAL = {
"XMOTL_XN": 300,
"XMOTL_XP": 301,
"XMOTL_YN": 302,
"XMOTL_YP": 303,
"XMOTR_XN": 304,
"XMOTR_XP": 305,
"XMOTR_YN": 306,
"XMOTR_YP": 307,
}

DATALOGGER_CAL = {
"PPVBUS_SYS": 510,
"PPVBUS_HMD_INPUT_CONN": 540,
"CURRENT_PPVBUS_SYS": 570,
"CURRENT_PPVBUS_HMD_INPUT_CONN": 600,
}

RIGEL_CAL = {
"PDRV_I_MAX_MAP": 610,
"TOFFMIN_CLKSAFETY": 540,
"TONmax_CLKSAFETY": 570,
"ODRV_I_MAX_MAP": 620,
}
