// Seed: 2552327757
module module_0;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    output tri1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input uwire id_6,
    output supply0 id_7,
    output wor id_8
);
  logic id_10;
  parameter id_11 = -1;
  assign id_8 = id_10 - -1;
  logic [(  1  ) : -1] id_12, id_13;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 ();
  input wire id_6;
  input wire _id_5;
  output supply0 id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : id_5] id_8;
  parameter id_9 = 1;
  assign id_4 = -1;
endmodule
