<stg><name>pow<32, 32></name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="1" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %icmp_ln1653 = icmp_eq  i32 %x_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1653"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:2 %br_ln65 = br i1 %icmp_ln1653, void %if.else9, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else9:0 %p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %x_read, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="32">
<![CDATA[
if.else9:1 %sext_ln813 = sext i32 %x_read

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.else9:2 %p_Val2_s = sub i33 0, i33 %sext_ln813

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.else9:3 %p_Result_s = bitset i33 @_ssdm_op_BitSet.i33.i33.i32.i1, i33 %p_Val2_s, i32 32, i1 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
if.else9:4 %select_ln180 = select i1 %p_Result_97, i33 %p_Result_s, i33 %sext_ln813

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="99" op_0_bw="99" op_1_bw="33" op_2_bw="66">
<![CDATA[
if.else9:5 %x_l_V = bitconcatenate i99 @_ssdm_op_BitConcatenate.i99.i33.i66, i33 %select_ln180, i66 0

]]></Node>
<StgValue><ssdm name="x_l_V"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="72" op_0_bw="72" op_1_bw="99" op_2_bw="6" op_3_bw="82" op_4_bw="78" op_5_bw="75" op_6_bw="70" op_7_bw="65" op_8_bw="60">
<![CDATA[
if.else9:6 %ln_x_V = call i72 @log<99, 33>, i99 %x_l_V, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="72" op_0_bw="72" op_1_bw="99" op_2_bw="6" op_3_bw="82" op_4_bw="78" op_5_bw="75" op_6_bw="70" op_7_bw="65" op_8_bw="60">
<![CDATA[
if.else9:6 %ln_x_V = call i72 @log<99, 33>, i99 %x_l_V, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V

]]></Node>
<StgValue><ssdm name="ln_x_V"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="41" op_0_bw="41" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else9:7 %mul_y_ln_s_V = partselect i41 @_ssdm_op_PartSelect.i41.i72.i32.i32, i72 %ln_x_V, i32 31, i32 71

]]></Node>
<StgValue><ssdm name="mul_y_ln_s_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="24" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="23" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="22" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="21" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="20" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="19" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="45" st_id="9" stage="18" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="46" st_id="10" stage="17" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="47" st_id="11" stage="16" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="48" st_id="12" stage="15" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="49" st_id="13" stage="14" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="50" st_id="14" stage="13" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="51" st_id="15" stage="12" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="52" st_id="16" stage="11" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="53" st_id="17" stage="10" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="54" st_id="18" stage="9" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="55" st_id="19" stage="8" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="56" st_id="20" stage="7" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="57" st_id="21" stage="6" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="58" st_id="22" stage="5" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="59" st_id="23" stage="4" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="60" st_id="24" stage="3" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="61" st_id="25" stage="2" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="62" st_id="26" stage="1" lat="24">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="31" op_0_bw="31" op_1_bw="41" op_2_bw="32" op_3_bw="16" op_4_bw="51" op_5_bw="64" op_6_bw="68">
<![CDATA[
if.else9:8 %exp_r_V = call i31 @exp_core<32, 32, 66>, i41 %mul_y_ln_s_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="exp_r_V"/></StgValue>
</operation>

<operation id="63" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1653" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
if.else9:9 %br_ln0 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="64" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
cleanup:0 %this_V_write_assign = phi i31 %exp_r_V, void %if.else9, i31 0, void %entry

]]></Node>
<StgValue><ssdm name="this_V_write_assign"/></StgValue>
</operation>

<operation id="65" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="31">
<![CDATA[
cleanup:1 %ret_ln190 = ret i31 %this_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln190"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
