# pathfinding
A* Pathfinding specification using Xilinx Vivado High-Level Synthesis.

Import the source files into Vivado HLS and export it to Vhdl or Verilog RTL design. Then, import the RTL into Vivado Block Design, make all the necessary port connections and synthesize the design in order to produce the FPGA bitstream.

Please, cite the conference paper accordingly:

NERY, A.S. and SENA, A.C., "Efficient A* Co-processor for Reconfigurable Gaming Devices" on XVII Brazilian Symposium on Computer Games and Digital Entertainment (SBGAMES 2018), Foz do Igua√ßu, 2018.
