Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Wed Aug 19 16:43:48 2020
| Host         : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu28drffvg1517-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3131 |     0 |    425280 |  0.74 |
|   LUT as Logic             | 2998 |     0 |    425280 |  0.70 |
|   LUT as Memory            |  133 |     0 |    213600 |  0.06 |
|     LUT as Distributed RAM |   88 |     0 |           |       |
|     LUT as Shift Register  |   45 |     0 |           |       |
| CLB Registers              | 3580 |     0 |    850560 |  0.42 |
|   Register as Flip Flop    | 3580 |     0 |    850560 |  0.42 |
|   Register as Latch        |    0 |     0 |    850560 |  0.00 |
| CARRY8                     |    6 |     0 |     53160 |  0.01 |
| F7 Muxes                   |    0 |     0 |    212640 |  0.00 |
| F8 Muxes                   |    0 |     0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |     53160 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 74    |          Yes |           - |          Set |
| 685   |          Yes |           - |        Reset |
| 54    |          Yes |         Set |            - |
| 2769  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        |  645 |     0 |     53160 |  1.21 |
|   CLBL                                     |  297 |     0 |           |       |
|   CLBM                                     |  348 |     0 |           |       |
| LUT as Logic                               | 2998 |     0 |    425280 |  0.70 |
|   using O5 output only                     |   92 |       |           |       |
|   using O6 output only                     | 2206 |       |           |       |
|   using O5 and O6                          |  700 |       |           |       |
| LUT as Memory                              |  133 |     0 |    213600 |  0.06 |
|   LUT as Distributed RAM                   |   88 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   88 |       |           |       |
|   LUT as Shift Register                    |   45 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   45 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
| CLB Registers                              | 3580 |     0 |    850560 |  0.42 |
|   Register driven from within the CLB      | 1612 |       |           |       |
|   Register driven from outside the CLB     | 1968 |       |           |       |
|     LUT in front of the register is unused | 1075 |       |           |       |
|     LUT in front of the register is used   |  893 |       |           |       |
| Unique Control Sets                        |  229 |       |    106320 |  0.22 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    4 |     0 |      1080 |  0.37 |
|   RAMB36/FIFO*    |    4 |     0 |      1080 |  0.37 |
|     RAMB36E2 only |    4 |       |           |       |
|   RAMB18          |    0 |     0 |      2160 |  0.00 |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    4 |     0 |      4272 |  0.09 |
|   DSP48E2 only |    4 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       347 |  1.15 |
| HPIOB_M          |    2 |     2 |       138 |  1.45 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    2 |     2 |       138 |  1.45 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        23 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    2 |     2 |       416 |  0.48 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       696 |  0.29 |
|   BUFGCE             |    1 |     0 |       216 |  0.46 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| FE              |    0 |     0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    0 |     0 |         4 |   0.00 |
| HSDAC           |    0 |     0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 2769 |            Register |
| LUT6       | 1300 |                 CLB |
| FDCE       |  685 |            Register |
| LUT3       |  659 |                 CLB |
| LUT5       |  658 |                 CLB |
| LUT2       |  557 |                 CLB |
| LUT4       |  432 |                 CLB |
| RAMD32     |  154 |                 CLB |
| LUT1       |   92 |                 CLB |
| FDPE       |   74 |            Register |
| FDSE       |   54 |            Register |
| SRLC32E    |   34 |                 CLB |
| RAMS32     |   22 |                 CLB |
| SRL16E     |   11 |                 CLB |
| CARRY8     |    6 |                 CLB |
| RAMB36E2   |    4 |           Block Ram |
| DSP48E2    |    4 |          Arithmetic |
| OBUF       |    2 |                 I/O |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| IBUFCTRL   |    1 |              Others |
| DIFFINBUF  |    1 |                 I/O |
| BUFG_PS    |    1 |               Clock |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------------+------+
|                     Ref Name                    | Used |
+-------------------------------------------------+------+
| rfdc_one_adc_4096gsps_c_counter_binary_v12_0_i1 |    4 |
| zcu111_zynq_ultra_ps_e_0_0                      |    1 |
| zcu111_xbar_0                                   |    1 |
| zcu111_proc_sys_reset_0_0                       |    1 |
| zcu111_axi_protocol_convert_2_0                 |    1 |
| zcu111_axi_protocol_convert_1_0                 |    1 |
| zcu111_auto_ds_1                                |    1 |
| zcu111_auto_ds_0                                |    1 |
| rfdc_one_adc_4096gsps_c_counter_binary_v12_0_i0 |    1 |
+-------------------------------------------------+------+


