Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 20:28:28 2025
| Host         : DESKTOP-E57T4BO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : xa7s6-cpga196
| Speed File   : -2I  PRODUCTION 1.16 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  521         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (389)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (389)
---------------------------------
 There are 389 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.774        0.000                      0                11201        0.096        0.000                      0                11201        3.870        0.000                       0                  4027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.774        0.000                      0                11201        0.096        0.000                      0                11201        3.870        0.000                       0                  4027  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.252ns  (logic 4.065ns (49.259%)  route 4.187ns (50.741%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.039 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.039    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_134
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[127]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 4.060ns (49.229%)  route 4.187ns (50.771%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.034 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.034    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_136
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[125]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 4.002ns (48.869%)  route 4.187ns (51.131%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.976 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.976    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_135
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[126]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[126]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 4.234ns (51.981%)  route 3.911ns (48.019%))
  Logic Levels:           34  (CARRY4=32 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.890     2.056    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.105     2.161 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.013     5.174    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.279 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7/O
                         net (fo=1, routed)           0.000     5.279    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7_n_3
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.719 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.719    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2_n_3
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.817 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1_n_3
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.915 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.915    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.013 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.013    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.111 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.209 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.307 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.307    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.405 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.699 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.797 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.895 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.895    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.287 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.385 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.483 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.581 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.581    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.679 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.875    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.973 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.079    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.275    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.471    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.667 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.667    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.932 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.932    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_137
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[125]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 4.229ns (51.951%)  route 3.911ns (48.049%))
  Logic Levels:           34  (CARRY4=32 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.890     2.056    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.105     2.161 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.013     5.174    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.279 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7/O
                         net (fo=1, routed)           0.000     5.279    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7_n_3
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.719 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.719    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2_n_3
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.817 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1_n_3
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.915 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.915    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.013 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.013    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.111 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.209 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.307 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.307    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.405 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.699 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.797 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.895 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.895    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.287 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.385 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.483 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.581 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.581    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.679 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.875    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.973 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.079    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.275    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.471    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.667 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.667    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.927 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.927    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_135
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[127]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.168ns  (logic 3.981ns (48.738%)  route 4.187ns (51.262%))
  Logic Levels:           33  (CARRY4=31 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1_n_3
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.955 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[124]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.955    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_137
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[124]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[124]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 3.965ns (48.637%)  route 4.187ns (51.363%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.939 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.939    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_130
    SLICE_X34Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[123]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[123]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.960ns (48.606%)  route 4.187ns (51.394%))
  Logic Levels:           32  (CARRY4=30 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X32Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.384     1.550    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399_ap_start_reg
    SLICE_X33Y24         LUT2 (Prop_lut2_I1_O)        0.105     1.655 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[0]_i_4/O
                         net (fo=132, routed)         3.795     5.450    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X34Y1          LUT2 (Prop_lut2_I1_O)        0.105     5.555 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2/O
                         net (fo=1, routed)           0.000     5.555    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186[4]_i_2_n_3
    SLICE_X34Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314     5.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[4]_i_1_n_3
    SLICE_X34Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[8]_i_1_n_3
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[12]_i_1_n_3
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[16]_i_1_n_3
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[20]_i_1_n_3
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[24]_i_1_n_3
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[28]_i_1_n_3
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[32]_i_1_n_3
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[36]_i_1_n_3
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[40]_i_1_n_3
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[44]_i_1_n_3
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[48]_i_1_n_3
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[52]_i_1_n_3
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.169    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[56]_i_1_n_3
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.269    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[60]_i_1_n_3
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.369 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.369    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[64]_i_1_n_3
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.469 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.469    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[68]_i_1_n_3
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[72]_i_1_n_3
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.669 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.669    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[76]_i_1_n_3
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.769 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.769    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[80]_i_1_n_3
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.869 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.869    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[84]_i_1_n_3
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.969 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.969    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[88]_i_1_n_3
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.069 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.069    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[92]_i_1_n_3
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.169 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[96]_i_1_n_3
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.277 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.277    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[100]_i_1_n_3
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.377 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.377    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[104]_i_1_n_3
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.477 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.477    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[108]_i_1_n_3
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.577 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.577    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[112]_i_1_n_3
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.677 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.677    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[116]_i_1_n_3
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.934 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U/counter_1_fu_186_reg[120]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.934    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/flow_control_loop_pipe_sequential_init_U_n_132
    SLICE_X34Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ap_clk
    SLICE_X34Y30         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[121]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.101    10.813    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/counter_1_fu_186_reg[121]
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 4.169ns (51.594%)  route 3.911ns (48.406%))
  Logic Levels:           34  (CARRY4=32 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.890     2.056    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.105     2.161 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.013     5.174    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.279 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7/O
                         net (fo=1, routed)           0.000     5.279    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7_n_3
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.719 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.719    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2_n_3
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.817 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1_n_3
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.915 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.915    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.013 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.013    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.111 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.209 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.307 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.307    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.405 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.699 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.797 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.895 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.895    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.287 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.385 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.483 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.581 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.581    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.679 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.875    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.973 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.079    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.275    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.471    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.667 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.667    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.867 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.867    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_136
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[126]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.061ns  (logic 4.150ns (51.480%)  route 3.911ns (48.520%))
  Logic Levels:           34  (CARRY4=32 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg_reg/Q
                         net (fo=7, routed)           0.890     2.056    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_ap_start_reg
    SLICE_X38Y28         LUT2 (Prop_lut2_I1_O)        0.105     2.161 f  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/j_2_fu_186[10]_i_4/O
                         net (fo=132, routed)         3.013     5.174    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X36Y0          LUT2 (Prop_lut2_I1_O)        0.105     5.279 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7/O
                         net (fo=1, routed)           0.000     5.279    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182[0]_i_7_n_3
    SLICE_X36Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.719 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.719    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[0]_i_2_n_3
    SLICE_X36Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.817 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.817    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[4]_i_1_n_3
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.915 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.915    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[8]_i_1_n_3
    SLICE_X36Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.013 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.013    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[12]_i_1_n_3
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.111 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.111    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[16]_i_1_n_3
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.209 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.209    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[20]_i_1_n_3
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.307 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.307    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[24]_i_1_n_3
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.405 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.405    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[28]_i_1_n_3
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.503 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.503    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[32]_i_1_n_3
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.601 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.601    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[36]_i_1_n_3
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.699 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.699    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[40]_i_1_n_3
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.797 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.797    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[44]_i_1_n_3
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.895 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.895    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[48]_i_1_n_3
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.993    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[52]_i_1_n_3
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.091    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[56]_i_1_n_3
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.189    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[60]_i_1_n_3
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.287 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.287    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[64]_i_1_n_3
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.385 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[68]_i_1_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.483 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.483    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[72]_i_1_n_3
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.581 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.581    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[76]_i_1_n_3
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.679 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.679    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[80]_i_1_n_3
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.777 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.777    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[84]_i_1_n_3
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.875 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.875    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[88]_i_1_n_3
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.973 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.973    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[92]_i_1_n_3
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.008     8.079    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[96]_i_1_n_3
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.177    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[100]_i_1_n_3
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.275    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[104]_i_1_n_3
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.373    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[108]_i_1_n_3
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.471    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[112]_i_1_n_3
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.569 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.569    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[116]_i_1_n_3
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.667 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.667    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[120]_i_1_n_3
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.848 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U/counter_fu_182_reg[124]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.848    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/flow_control_loop_pipe_sequential_init_U_n_138
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748    10.748    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ap_clk
    SLICE_X36Y31         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X36Y31         FDRE (Setup_fdre_C_D)        0.059    10.771    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/counter_fu_182_reg[124]
  -------------------------------------------------------------------
                         required time                         10.771    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  1.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X11Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[21]/Q
                         net (fo=1, routed)           0.051     0.583    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114_reg[63]_0[21]
    SLICE_X10Y4          LUT4 (Prop_lut4_I3_O)        0.045     0.628 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114[21]_i_1/O
                         net (fo=1, routed)           0.000     0.628    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_175
    SLICE_X10Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y4          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X3Y8           FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_2_reg_322_reg[19]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i2513_fu_110_reg[63]_0[19]
    SLICE_X2Y8           LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i2513_fu_110[19]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_373
    SLICE_X2Y8           FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X2Y8           FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[19]/C
                         clock pessimism              0.000     0.411    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X11Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[44]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114_reg[63]_0[44]
    SLICE_X10Y17         LUT4 (Prop_lut4_I3_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114[44]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_152
    SLICE_X10Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y17         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[44]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X7Y22          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[48]/Q
                         net (fo=1, routed)           0.053     0.585    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114_reg[63]_0[48]
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.630 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114[48]_i_1/O
                         net (fo=1, routed)           0.000     0.630    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_148
    SLICE_X6Y22          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X6Y22          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[48]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_reg_302_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X11Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_reg_302_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_reg_302_reg[52]/Q
                         net (fo=1, routed)           0.055     0.587    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251_fu_130_reg[63][52]
    SLICE_X10Y23         LUT6 (Prop_lut6_I0_O)        0.045     0.632 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/add_i26_i251_fu_130[52]_i_1/O
                         net (fo=1, routed)           0.000     0.632    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/p_0_in[52]
    SLICE_X10Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y23         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[52]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i251_fu_130_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/or_ln13_reg_746_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.509%)  route 0.067ns (26.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X11Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/add_i26_i2513_fu_110_reg[55]/Q
                         net (fo=3, routed)           0.067     0.598    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168_add_i26_i2513_out[55]
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.045     0.643 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/or_ln13_reg_746[55]_i_1/O
                         net (fo=1, routed)           0.000     0.643    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/or_ln13_fu_370_p2[55]
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/or_ln13_reg_746_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y22         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/or_ln13_reg_746_reg[55]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.120     0.531    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/or_ln13_reg_746_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/buffer_11_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/buffer_11_U/ap_clk
    SLICE_X27Y15         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_11_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/buffer_11_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.119     0.650    bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_20_20/D
    SLICE_X26Y15         RAMS32                                       r  bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_20_20/WCLK
    SLICE_X26Y15         RAMS32                                       r  bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_20_20/SP/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X26Y15         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     0.532    bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_20_20/SP
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/buffer_18_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/buffer_18_U/ap_clk
    SLICE_X27Y11         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_18_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/buffer_18_U/q0_reg[0]/Q
                         net (fo=2, routed)           0.122     0.653    bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_13_13/D
    SLICE_X26Y10         RAMS32                                       r  bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_13_13/WCLK
    SLICE_X26Y10         RAMS32                                       r  bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_13_13/SP/CLK
                         clock pessimism              0.000     0.411    
    SLICE_X26Y10         RAMS32 (Hold_rams32_CLK_I)
                                                      0.121     0.532    bd_0_i/hls_inst/inst/message_U/ram_reg_0_15_13_13/SP
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_7_reg_357_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.616%)  route 0.086ns (31.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X11Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_7_reg_357_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_7_reg_357_reg[48]/Q
                         net (fo=1, routed)           0.086     0.618    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add562568_fu_126_reg[63]_0[48]
    SLICE_X10Y19         LUT3 (Prop_lut3_I2_O)        0.048     0.666 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add562568_fu_126[48]_i_1/O
                         net (fo=1, routed)           0.000     0.666    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_409
    SLICE_X10Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X10Y19         FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[48]/C
                         clock pessimism              0.000     0.411    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.131     0.542    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add562568_fu_126_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/ap_clk
    SLICE_X7Y22          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141     0.531 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_load_4_reg_342_reg[51]/Q
                         net (fo=1, routed)           0.079     0.611    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114_reg[63]_0[51]
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.045     0.656 r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U/thr_add5625_fu_114[51]_i_1/O
                         net (fo=1, routed)           0.000     0.656    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/flow_control_loop_pipe_sequential_init_U_n_145
    SLICE_X6Y22          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/ap_clk
    SLICE_X6Y22          FDRE                                         r  bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[51]/C
                         clock pessimism              0.000     0.411    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121     0.532    bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/grp_chunkProcessor_Pipeline_VITIS_LOOP_27_2_fu_168/thr_add5625_fu_114_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y1   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y1   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y3   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y3   bd_0_i/hls_inst/inst/grp_chunkProcessor_fu_557/wvars_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y0   bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y0   bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y2   bd_0_i/hls_inst/inst/interHash_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y2   bd_0_i/hls_inst/inst/interHash_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y25  bd_0_i/hls_inst/inst/addSize_1_loc_load_reg_695_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y26  bd_0_i/hls_inst/inst/addSize_2_reg_371_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y17  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y17  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y20  bd_0_i/hls_inst/inst/buffer_10_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X28Y17  bd_0_i/hls_inst/inst/buffer_11_U/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y17  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y17  bd_0_i/hls_inst/inst/buffer_12_U/ram_reg_0_31_0_0/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bitstream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 0.391ns (16.931%)  route 1.918ns (83.069%))
  Logic Levels:           2  (LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.124     0.911 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_read_INST_0_i_1/O
                         net (fo=1, routed)           0.344     1.255    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.267     1.522 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_INST_0/O
                         net (fo=0)                   0.787     2.309    bitstream_rd_en
                                                                      r  bitstream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.698ns  (logic 0.124ns (7.303%)  route 1.574ns (92.697%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.787     0.787    bd_0_i/hls_inst/inst/ap_start
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.124     0.911 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.787     1.698    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.042ns (5.106%)  route 0.781ns (94.894%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=3, unset)            0.390     0.390    bd_0_i/hls_inst/inst/ap_start
    SLICE_X39Y5          LUT2 (Prop_lut2_I1_O)        0.042     0.432 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.390     0.823    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bitstream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.826ns  (logic 0.045ns (5.451%)  route 0.781ns (94.549%))
  Logic Levels:           1  (LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.390     0.390    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_empty_n
    SLICE_X31Y25         LUT5 (Prop_lut5_I3_O)        0.045     0.435 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_INST_0/O
                         net (fo=0)                   0.390     0.826    bitstream_rd_en
                                                                      r  bitstream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bitstream_rd_en
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.031ns  (logic 0.772ns (25.470%)  route 2.259ns (74.530%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.379     1.166 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=16, routed)          1.128     2.294    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/Q[3]
    SLICE_X31Y25         LUT5 (Prop_lut5_I0_O)        0.126     2.420 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_read_INST_0_i_1/O
                         net (fo=1, routed)           0.344     2.764    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_0
    SLICE_X31Y25         LUT5 (Prop_lut5_I4_O)        0.267     3.031 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_read_INST_0/O
                         net (fo=0)                   0.787     3.818    bitstream_rd_en
                                                                      r  bitstream_rd_en (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[256]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[0]
                         net (fo=2, unset)            0.787     3.699    output_r[256]
                                                                      r  output_r[256] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[257]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[1]
                         net (fo=2, unset)            0.787     3.699    output_r[257]
                                                                      r  output_r[257] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[258]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[2]
                         net (fo=2, unset)            0.787     3.699    output_r[258]
                                                                      r  output_r[258] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[259]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[3]
                         net (fo=2, unset)            0.787     3.699    output_r[259]
                                                                      r  output_r[259] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[260]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[4]
                         net (fo=2, unset)            0.787     3.699    output_r[260]
                                                                      r  output_r[260] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[261]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[5]
                         net (fo=2, unset)            0.787     3.699    output_r[261]
                                                                      r  output_r[261] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[262]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[6]
                         net (fo=2, unset)            0.787     3.699    output_r[262]
                                                                      r  output_r[262] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[263]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[7]
                         net (fo=2, unset)            0.787     3.699    output_r[263]
                                                                      r  output_r[263] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[264]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.912ns  (logic 2.125ns (72.974%)  route 0.787ns (27.026%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.787     0.787    bd_0_i/hls_inst/inst/interHash_U/ap_clk
    RAMB36_X0Y0          RAMB36E1                                     r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.125     2.912 r  bd_0_i/hls_inst/inst/interHash_U/ram_reg_0/DOADO[8]
                         net (fo=2, unset)            0.787     3.699    output_r[264]
                                                                      r  output_r[264] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[116]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y15         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[52]/Q
                         net (fo=0)                   0.390     0.909    output_r[116]
                                                                      r  output_r[116] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[119]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y15         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[55]/Q
                         net (fo=0)                   0.390     0.909    output_r[119]
                                                                      r  output_r[119] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[122]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y15         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[58]/Q
                         net (fo=0)                   0.390     0.909    output_r[122]
                                                                      r  output_r[122] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[123]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y20         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[59]/Q
                         net (fo=0)                   0.390     0.909    output_r[123]
                                                                      r  output_r[123] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[124]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y20         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[60]/Q
                         net (fo=0)                   0.390     0.909    output_r[124]
                                                                      r  output_r[124] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[125]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X23Y15         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y15         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[61]/Q
                         net (fo=0)                   0.390     0.909    output_r[125]
                                                                      r  output_r[125] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[126]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y20         FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_1_reg_712_reg[62]/Q
                         net (fo=0)                   0.390     0.909    output_r[126]
                                                                      r  output_r[126] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[132]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y1          FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[4]/Q
                         net (fo=0)                   0.390     0.909    output_r[132]
                                                                      r  output_r[132] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[134]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y1          FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[6]/Q
                         net (fo=0)                   0.390     0.909    output_r[134]
                                                                      r  output_r[134] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_r[135]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.128ns (24.697%)  route 0.390ns (75.303%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.390     0.390    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y1          FDRE                                         r  bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.128     0.518 r  bd_0_i/hls_inst/inst/interHash_load_2_reg_717_reg[7]/Q
                         net (fo=0)                   0.390     0.909    output_r[135]
                                                                      r  output_r[135] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           843 Endpoints
Min Delay           843 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_27_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 0.947ns (18.918%)  route 4.059ns (81.082%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.126     0.913 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5/O
                         net (fo=20, routed)          2.007     2.920    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5_n_3
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.281     3.201 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5/O
                         net (fo=4, routed)           0.940     4.141    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5_n_3
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.272     4.413 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_2__29/O
                         net (fo=1, routed)           0.325     4.738    bd_0_i/hls_inst/inst/buffer_27_U/q0_reg[0]_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I1_O)        0.268     5.006 r  bd_0_i/hls_inst/inst/buffer_27_U/q0[0]_i_1__28/O
                         net (fo=1, routed)           0.000     5.006    bd_0_i/hls_inst/inst/buffer_27_U/q0[0]_i_1__28_n_3
    SLICE_X27Y14         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_27_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_27_U/ap_clk
    SLICE_X27Y14         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_27_U/q0_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_31_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 0.950ns (19.346%)  route 3.960ns (80.654%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.126     0.913 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5/O
                         net (fo=20, routed)          2.007     2.920    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5_n_3
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.281     3.201 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5/O
                         net (fo=4, routed)           0.939     4.140    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5_n_3
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.269     4.409 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_2__31/O
                         net (fo=1, routed)           0.227     4.636    bd_0_i/hls_inst/inst/buffer_31_U/q0_reg[0]_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I1_O)        0.274     4.910 r  bd_0_i/hls_inst/inst/buffer_31_U/q0[0]_i_1__32/O
                         net (fo=1, routed)           0.000     4.910    bd_0_i/hls_inst/inst/buffer_31_U/q0[0]_i_1__32_n_3
    SLICE_X27Y11         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_31_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_31_U/ap_clk
    SLICE_X27Y11         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_31_U/q0_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_29_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.829ns  (logic 0.779ns (16.131%)  route 4.050ns (83.869%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.126     0.913 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5/O
                         net (fo=20, routed)          2.007     2.920    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5_n_3
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.281     3.201 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5/O
                         net (fo=4, routed)           0.939     4.140    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5_n_3
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.267     4.407 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_2__30/O
                         net (fo=1, routed)           0.317     4.724    bd_0_i/hls_inst/inst/buffer_29_U/q0_reg[0]_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.105     4.829 r  bd_0_i/hls_inst/inst/buffer_29_U/q0[0]_i_1__30/O
                         net (fo=1, routed)           0.000     4.829    bd_0_i/hls_inst/inst/buffer_29_U/q0[0]_i_1__30_n_3
    SLICE_X27Y12         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_29_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_29_U/ap_clk
    SLICE_X27Y12         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_29_U/q0_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_21_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.755ns  (logic 0.603ns (12.680%)  route 4.152ns (87.320%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.126     0.913 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5/O
                         net (fo=20, routed)          2.007     2.920    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5_n_3
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.267     3.187 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__4/O
                         net (fo=4, routed)           0.977     4.164    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__4_n_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I0_O)        0.105     4.269 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_2__26/O
                         net (fo=1, routed)           0.381     4.650    bd_0_i/hls_inst/inst/buffer_21_U/q0_reg[0]_0
    SLICE_X31Y13         LUT6 (Prop_lut6_I1_O)        0.105     4.755 r  bd_0_i/hls_inst/inst/buffer_21_U/q0[0]_i_1__22/O
                         net (fo=1, routed)           0.000     4.755    bd_0_i/hls_inst/inst/buffer_21_U/q0[0]_i_1__22_n_3
    SLICE_X31Y13         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_21_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_21_U/ap_clk
    SLICE_X31Y13         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_21_U/q0_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_23_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.666ns  (logic 0.781ns (16.737%)  route 3.885ns (83.264%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.126     0.913 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5/O
                         net (fo=20, routed)          2.007     2.920    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5_n_3
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.267     3.187 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__4/O
                         net (fo=4, routed)           0.977     4.164    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__4_n_3
    SLICE_X31Y12         LUT5 (Prop_lut5_I0_O)        0.114     4.278 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_2__27/O
                         net (fo=1, routed)           0.114     4.392    bd_0_i/hls_inst/inst/buffer_23_U/q0_reg[0]_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.274     4.666 r  bd_0_i/hls_inst/inst/buffer_23_U/q0[0]_i_1__24/O
                         net (fo=1, routed)           0.000     4.666    bd_0_i/hls_inst/inst/buffer_23_U/q0[0]_i_1__24_n_3
    SLICE_X31Y12         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_23_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_23_U/ap_clk
    SLICE_X31Y12         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_23_U/q0_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_25_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.779ns (16.830%)  route 3.850ns (83.170%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.126     0.913 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5/O
                         net (fo=20, routed)          2.007     2.920    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_5_n_3
    SLICE_X33Y11         LUT3 (Prop_lut3_I2_O)        0.281     3.201 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5/O
                         net (fo=4, routed)           0.940     4.141    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_4__5_n_3
    SLICE_X27Y12         LUT5 (Prop_lut5_I0_O)        0.267     4.408 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/q0[0]_i_2__28/O
                         net (fo=1, routed)           0.116     4.524    bd_0_i/hls_inst/inst/buffer_25_U/q0_reg[0]_0
    SLICE_X27Y12         LUT6 (Prop_lut6_I1_O)        0.105     4.629 r  bd_0_i/hls_inst/inst/buffer_25_U/q0[0]_i_1__26/O
                         net (fo=1, routed)           0.000     4.629    bd_0_i/hls_inst/inst/buffer_25_U/q0[0]_i_1__26_n_3
    SLICE_X27Y12         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_25_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_25_U/ap_clk
    SLICE_X27Y12         FDRE                                         r  bd_0_i/hls_inst/inst/buffer_25_U/q0_reg[0]/C

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.280ns  (logic 0.673ns (15.726%)  route 3.607ns (84.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_empty_n
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.125     0.912 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ram_reg_0_31_0_0_i_6/O
                         net (fo=20, routed)          1.615     2.527    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ram_reg_0_31_0_0_i_6_n_3
    SLICE_X38Y17         LUT5 (Prop_lut5_I0_O)        0.265     2.792 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ram_reg_0_31_0_0_i_3__23/O
                         net (fo=1, routed)           0.829     3.621    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_ce0
    SLICE_X39Y11         LUT6 (Prop_lut6_I2_O)        0.283     3.904 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_1__23/O
                         net (fo=2, routed)           0.376     4.280    bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/WE
    SLICE_X38Y12         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/WCLK
    SLICE_X38Y12         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/DP/CLK

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.280ns  (logic 0.673ns (15.726%)  route 3.607ns (84.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/bitstream_empty_n
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.125     0.912 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ram_reg_0_31_0_0_i_6/O
                         net (fo=20, routed)          1.615     2.527    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ram_reg_0_31_0_0_i_6_n_3
    SLICE_X38Y17         LUT5 (Prop_lut5_I0_O)        0.265     2.792 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442/ram_reg_0_31_0_0_i_3__23/O
                         net (fo=1, routed)           0.829     3.621    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/grp_sha384Accel_Pipeline_VITIS_LOOP_26_3_fu_442_buffer_19_ce0
    SLICE_X39Y11         LUT6 (Prop_lut6_I2_O)        0.283     3.904 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_1__23/O
                         net (fo=2, routed)           0.376     4.280    bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/WE
    SLICE_X38Y12         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/WCLK
    SLICE_X38Y12         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_19_U/ram_reg_0_31_0_0/SP/CLK

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.315ns (7.456%)  route 3.910ns (92.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_26/O
                         net (fo=20, routed)          1.530     2.422    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_26_n_3
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.105     2.527 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_2__16/O
                         net (fo=1, routed)           0.718     3.246    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/q1_reg[0]_10
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.105     3.351 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_1__11/O
                         net (fo=2, routed)           0.874     4.225    bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/WE
    SLICE_X30Y13         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/WCLK
    SLICE_X30Y13         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/DP/CLK

Slack:                    inf
  Source:                 bitstream_empty_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.225ns  (logic 0.315ns (7.456%)  route 3.910ns (92.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  bitstream_empty_n (IN)
                         net (fo=19, unset)           0.787     0.787    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/bitstream_empty_n
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.105     0.892 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_26/O
                         net (fo=20, routed)          1.530     2.422    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_26_n_3
    SLICE_X39Y16         LUT6 (Prop_lut6_I5_O)        0.105     2.527 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_15_2_fu_399/ram_reg_0_31_0_0_i_2__16/O
                         net (fo=1, routed)           0.718     3.246    bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/q1_reg[0]_10
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.105     3.351 r  bd_0_i/hls_inst/inst/grp_sha384Accel_Pipeline_VITIS_LOOP_38_4_fu_483/flow_control_loop_pipe_sequential_init_U/ram_reg_0_31_0_0_i_1__11/O
                         net (fo=2, routed)           0.874     4.225    bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/WE
    SLICE_X30Y13         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.748     0.748    bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/WCLK
    SLICE_X30Y13         RAMD32                                       r  bd_0_i/hls_inst/inst/buffer_26_U/ram_reg_0_31_0_0/SP/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X39Y5          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y5          FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X27Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X27Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[12]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X33Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[13]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X39Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[14]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[15]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X37Y1          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y1          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[16]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X39Y5          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y5          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.000ns (0.000%)  route 0.390ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=84, unset)           0.390     0.390    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X39Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4026, unset)         0.411     0.411    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y4          FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C





