/*
 * Clock data for ti814x.
 *
 * Copyright (C) 2010 Texas Instruments, Inc. - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/kernel.h>
#include <linux/list.h>
#include <linux/clk.h>
#include <asm/io.h>

#include <plat/clkdev_omap.h>
#include <plat/cpu.h>

#include "control.h"
#include "clock.h"
#include "clock81xx.h"
#include "cm.h"
#include "cm81xx.h"
#include "cm-regbits-81xx.h"
#include "prm.h"

/* Maximum multiplier divider values for Modena ADPLL */
#define TI814X_MODENA_ADPLLS_MAX_MULT	2047
#define TI814X_MODENA_ADPLLS_MAX_DIV	127
#define TI814X_MODENA_ADPLLS_FIX_N	1
#define TI814X_ADPLLJ_MAX_MULT		4095
#define TI814X_ADPLLJ_MAX_DIV		255
#define TI814X_ADPLLJ_FIX_N		19
#define TI814X_ADPLL_MIN_DIV		0
#define TI814X_ADPLL_POST_DIV_M2	1
#define TI814X_ADPLL_POST_DIV_M2_2	2
#define TI814X_ADPLL_POST_DIV_M2_4	4
#define TI814X_ADPLL_POST_DIV_M2_5	5


/*
 * Notes:
 *
 * - Various leaf modules clocks don't have separate interface and functional
 *   clock gating controls. Moreover, interface clock parents (SYSCLKs) do not
 *   have enable/disable controls. Thus, we can probably remove interface clocks
 *   and use dummy clocks instead. Only issue could be related to disabling
 *   SYSCLK parents (PLL). At present, the 'ick' are provided with clkops_null
 *   operations for enable/disable (since they are taken care by 'fck's).
 *
 * - Skipping PLL data and configuration for now. All the PLL (root) clocks are
 *   referred with their default rates.
 *
 * - Use 'null' operations for few SYSCLKs (such as 4, 5, 6 etc.), which do not
 *   have software control for enable/disable (control registers are RO).
 *
 * - Numbering for modules such as UART, I2C etc., which have multiple
 *   instances, starts from 1 while register definitions are maintained starting
 *   from 0 as per spec. This is followed to avoid confusion with omaps, where
 *   the numbering start from 1. Some exceptions include Timers, IVAHDs.
 *
 * - The IDLEST bit and register for many clocks (e.g., mmchs1_fck) do not match
 *   with the default implementation as part of clkops_omap2_dflt_wait so for
 *   now, we use ti814x clock ops for idlest wait.
 *
 * - Note that the above is not applicable for some modules such as Ducati, GEM
 *   and IVAHD clocks as they do not actually get enabled even after clk_enable
 *   as "wait for enable" throws errors. For such modules, we retain
 *   clkops_omap2_dflt and rely on module owners to poll for enable status
 *   before accessing respective module.
 */

/************************** Dummy Clocks *********************************/
static struct clk rcosc_32k_ck = {
	.name		= "rcosc_32k_ck",
	.ops		= &clkops_null,
	.rate		= 32768,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk osc_32k_ck = {
	.name		= "osc_32k_ck",
	.ops		= &clkops_null,
	.rate		= 32768,
	.flags		= RATE_IN_TI811X,
};

static struct clk sys_32k_clkin_ck = {
	.name		= "sys_32k_clkin_ck",
	.ops		= &clkops_null,
	.rate		= 32768,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk tclkin_ck = {
	.name		= "tclkin_ck",
	.ops		= &clkops_null,
	.rate		= 32768,	/* TODO: Check */
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk osc0_clkin_ck = {
	.name		= "osc0_clkin_ck",
	.ops		= &clkops_null,
	.rate		= 20000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk osc1_clkin_ck = {
	.name		= "osc1_clkin_ck",
	.ops		= &clkops_null,
	.rate		= 22579000, /* Typically at 27M or 22.579MHz */
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk rtc_divider_ck = {
	.name		= "rtc_divider_ck",
	.ops		= &clkops_null,
	.rate		= 32768,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk osc1_x1_ck = {
	.name		= "osc1_x1_ck",
	.ops		= &clkops_null,
	.rate		= 20000000, /* ?? */
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk xref0_ck = {
	.name		= "xref0_ck",
	.ops		= &clkops_null,
	.rate		= 27000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk xref1_ck = {
	.name		= "xref1_ck",
	.ops		= &clkops_null,
	.rate		= 27000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk xref2_ck = {
	.name		= "xref2_ck",
	.ops		= &clkops_null,
	.rate		= 27000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk tsi0_dck_ck = {
	.name		= "tsi0_dck_ck",
	.ops		= &clkops_null,
	.rate		= 82000000,
	.flags		= RATE_IN_TI814X,
};

static struct clk tsi1_dck_ck = {
	.name		= "tsi1_dck_ck",
	.ops		= &clkops_null,
	.rate		= 82000000,
	.flags		= RATE_IN_TI814X,
};

static struct clk external_ck = {
	.name		= "external_ck",
	.ops		= &clkops_null,
	.rate		= 50000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

/* ATL dummy output clocks  */
static struct clk atl0_clk_ck = {
	.name		= "atl0_clk_ck",
	.ops		= &clkops_null,
	.rate		= 22579000, /* ?? */
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk atl1_clk_ck = {
	.name		= "atl1_clk_ck",
	.ops		= &clkops_null,
	.rate		= 22579000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk atl2_clk_ck = {
	.name		= "atl2_clk_ck",
	.ops		= &clkops_null,
	.rate		= 22579000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

static struct clk atl3_clk_ck = {
	.name		= "atl3_clk_ck",
	.ops		= &clkops_null,
	.rate		= 22579000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

/********************* MUX Inputs ************************************/
static const struct clksel_rate div_1_0_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_1_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_2_rates[] = {
	{ .div = 1, .val = 2, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_3_rates[] = {
	{ .div = 1, .val = 3, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_4_rates[] = {
	{ .div = 1, .val = 4, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_5_rates[] = {
	{ .div = 1, .val = 5, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_6_rates[] = {
	{ .div = 1, .val = 6, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_7_rates[] = {
	{ .div = 1, .val = 7, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_8_rates[] = {
	{ .div = 1, .val = 8, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_9_rates[] = {
	{ .div = 1, .val = 9, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div_1_10_rates[] = {
	{ .div = 1, .val = 10, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

/************************ Clock divisions ********************************/
/* Divide by 8 clock rates with default clock is 1/1*/
static const struct clksel_rate div8_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 2, .val = 1, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 3, .val = 2, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 4, .val = 3, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 5, .val = 4, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 6, .val = 5, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 7, .val = 6, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 8, .val = 7, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

/* Divide by 8 clock rates with default clock is 1/1*/
static const struct clksel_rate div5_prcmckout_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 2, .val = 1, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 4, .val = 2, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 8, .val = 3, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 16, .val = 4, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div2_sysclk6_rates[] = {
	{ .div = 2, .val = 0, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 4, .val = 1, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 0 },
};

static const struct clksel_rate div4_b3c1_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 2, .val = 1, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 22, .val = 2, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X },
	{ .div = 1, .val = 3, .flags = RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X }, /* Hack for default val in reg */
	{ .div = 0 },
};
/************************** Clocking Started *********************************/

/* DCAN0 Func Clock(final) No PRCM */
static struct clk dcan0_fck = {
	.name		= "dcan0_fck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_DCAN_0_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.recalc		= &followparent_recalc,
};

/* DCAN1 Func Clock(final) No PRCM */
static struct clk dcan1_fck = {
	.name		= "dcan1_fck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_DCAN_0_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.recalc		= &followparent_recalc,
};

/* SmartReflex0 Sclk No PRCM */
static struct clk sr1_fck = {
	.name		= "sr1_fck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* SmartReflex1 Sclk No PRCM */
static struct clk sr2_fck = {
	.name		= "sr2_fck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* SmartReflex2 Sclk No PRCM */
static struct clk sr3_fck = {
	.name		= "sr3_fck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* SmartReflex3 Sclk No PRCM */
static struct clk sr4_fck = {
	.name		= "sr4_fck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* TSC_ADC clock */
static struct clk adc_clk_ck = {
	.name		= "adc_clk_ck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/*********************************Main Module*********************************/
/* ARM DPLL/Modena/Sabertooth */
static const struct clksel arm_dpll_mux_sel[] = {
	{ .parent = &osc0_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &rtc_divider_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for ARM_DPLL */
static struct clk arm_dpll_clkin_ck = {
	.name		= "arm_dpll_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= arm_dpll_mux_sel,
	.ops		= &clkops_null,
	.clksel_reg	= TI814X_PLL_CMGC_ARM_CLKSRC,
	.clksel_mask	= TI814X_ARM_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
};

/* ARM_PLL ADPLLLS data */
static struct dpll_data arm_dpll_dd = {
	.dpll_id	= TI814X_ARM_DPLL_ID,
	.flags		= TI814X_ADPLL_LS_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &arm_dpll_clkin_ck,
	.clk_ref	= &arm_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.auto_recal_bit	= TI814X_EN_MODENA_ADPLL_DRIFTGUARD_SHIFT,
	.idlest_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_MODENA_ADPLLS_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_MODENA_ADPLLS_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.stop_mode_bit	= TI814X_EN_MODENA_ADPLL_STOPMODE_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(MODENA_PLL_BASE, ADPLLJ_TENDIV),
};

/* ARM_DPLL clock out(DPLL out) */
static struct clk arm_dpll_ck = {
	.name		= "arm_dpll_ck",
	.ops		= &clkops_null,
	.parent		= &arm_dpll_clkin_ck,
	.dpll_data	= &arm_dpll_dd,
	.init		= &ti814x_init_dpll_parent,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
};

/* CortexA8 Func Clock (final) */
static struct clk mpu_ck = {
	.name		= "mpu_ck",
	.parent		= &arm_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DSP_PLL ADPLLLJ data */
static struct dpll_data dsp_dpll_dd  = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &osc0_clkin_ck,
	.clk_ref	= &osc0_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier = TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(DSP_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* DSP_DPLL for clock1(in)*/
static struct clk dsp_dpll_ck = {
	.name		= "dsp_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &osc0_clkin_ck,
	.dpll_data	= &dsp_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* DSP Func Clock(final) bypass PRCM */
static struct clk gem_fck = {
	.name		= "gem_fck",
	.parent		= &dsp_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "gem_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* DPLL_SGX ADPLLLJ data */
static struct dpll_data sgx_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &osc0_clkin_ck,
	.clk_ref	= &osc0_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier = TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n      = TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(SGX_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* GFX_DPLL for clock3(PRCM in) */
static struct clk sgx_dpll_ck = {
	.name		= "sgx_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &osc0_clkin_ck,
	.dpll_data	= &sgx_dpll_dd,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
	.clkdm_name	= "sgx_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

static const struct clksel sysclk23_div[] = {
	{ .parent = &sgx_dpll_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK23(PRCM out) */
static struct clk sysclk23_ck = {
	.name		= "sysclk23_ck",
	.parent		= &sgx_dpll_ck,
	.clksel		= sysclk23_div,
	.ops		= &clkops_null,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK23_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate	= &omap2_clksel_round_rate,
	.set_rate	= &omap2_clksel_set_rate,
};

/* GFX Func Clocks (CORE clk final) */
static struct clk sgx_ck = {
	.name		= "sgx_ck",
	.parent		= &sysclk23_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_CM_GFX_GFX_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "sgx_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* sgx_sys Clock (final) */
static struct clk sgx_sys_ck = {
	.name		= "sgx_sys_ck",
	.parent		= &sysclk23_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "sgx_clkdm",
	.recalc		= &followparent_recalc,
};

/* sgx_mem Clock (final) */
static struct clk sgx_mem_ck = {
	.name		= "sgx_mem_ck",
	.parent		= &sysclk23_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "sgx_clkdm",
	.recalc		= &followparent_recalc,
};

/* DPLL_IVA (HDVICP) ADPLLLJ data */
static struct dpll_data hdvicp_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &osc0_clkin_ck,
	.clk_ref	= &osc0_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2_2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(IVA_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* HDVICP_DPLL for clock3(PRCM in) */
static struct clk hdvicp_dpll_ck = {
	.name		= "hdvicp_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &osc0_clkin_ck,
	.dpll_data	= &hdvicp_dpll_dd,
	.clkdm_name	= "ivahd_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

static const struct clksel sysclk3_div[] = {
	{ .parent = &hdvicp_dpll_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK3(PRCM out) */
static struct clk sysclk3_ck = {
	.name		= "sysclk3_ck",
	.parent		= &hdvicp_dpll_ck,
	.clksel		= sysclk3_div,
	.ops		= &clkops_null,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK3_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate	= &omap2_clksel_round_rate,
	.set_rate	= &omap2_clksel_set_rate,
};

/* HDVICP Funct Clock (final) */
static struct clk ivahd0_ck = {
	.name		= "ivahd0_ck",
	.parent		= &sysclk3_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_CM_HDVICP_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "ivahd_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

static const struct clksel osc_l3dpll_clk_mux_sel[] = {
	{ .parent = &osc0_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for L3 DPLL */
static struct clk l3_dpll_clkin_ck = {
	.name		= "l3_dpll_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= osc_l3dpll_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_OSC_SRC,
	.clksel_mask	= TI814X_OSC_L3_PLL_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
};

static struct dpll_data l3_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &l3_dpll_clkin_ck,
	.clk_ref	= &l3_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2_4,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(L3_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* L3 DPLL for clock4(PRCM in) */
static struct clk l3_dpll_ck = {
	.name		= "l3_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &l3_dpll_clkin_ck,
	.dpll_data	= &l3_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* SYSCLK4(PRCM out) */
static struct clk sysclk4_ck = {
	.name		= "sysclk4_ck",
	.parent		= &l3_dpll_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* L3 Fast Clock(final) */
static struct clk l3_fast_ick = {
	.name		= "l3_fast_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_L3_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDVICP Clock(final) */
static struct clk ivahd0_ick = {
	.name		= "ivahd0_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "ivahd_clkdm",
	.recalc		= &followparent_recalc,
};

/* expansion slot(master) Clock(final) */
static struct clk exp_slot_ick = {
	.name		= "exp_slot_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "ivahd_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMU Clock(final) */
static struct clk mmu_ick = {
	.name		= "mmu_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MMUDATA_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "mmu_clkdm",
	.recalc		= &followparent_recalc,
};

/* DSP Clock (final) */
static struct clk gem_ick = {
	.name		= "gem_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_CM_DSP_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "gem_clkdm",
	.recalc		= &followparent_recalc,
};

/* TPTC0 Clock(final) */
static struct clk tptc0_ick = {
	.name		= "tptc0_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_TPTC0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* TPTC1 Clock(final) */
static struct clk tptc1_ick = {
	.name		= "tptc1_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_TPTC1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* TPTC2 Clock(final) */
static struct clk tptc2_ick = {
	.name		= "tptc2_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_TPTC2_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* TPTC3 Clock(final) */
static struct clk tptc3_ick = {
	.name		= "tptc3_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_TPTC3_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDVICP sl2 Clock (final) */
static struct clk ivahd0_sl2_ick = {
	.name		= "ivahd0_sl2_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_CM_HDVICP_SL2_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "ivahd_clkdm",
	.recalc		= &followparent_recalc,
};

/* TPCC Clock(final) */
static struct clk tpcc_ick = {
	.name		= "tpcc_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_TPCC_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* FDIF interface clok(final) */
static struct clk fdif_ick = {
	.name		= "fdif_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon2_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDVPSS_l3 Clock / Master clock (final) */
static struct clk hdvpss_l3_ick = {
	.name		= "hdvpss_l3_ick",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "hdvpss_clkdm",
	.recalc		= &followparent_recalc,
};

/* SYSCLK5(PRCM out) */
static struct clk sysclk5_ck = {
	.name		= "sysclk5_ck",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* L3 Mid Clock(final) */
static struct clk l3_med_ick = {
	.name		= "l3_med_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_L3_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon2_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* L4 Fast Clock(final) */
static struct clk l4_fast_ick = {
	.name		= "l4_fast_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_L4HS_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* Security SS bridge Clock (final) securityss_bdg_ick */
static struct clk securess_ick = {
	.name		= "securess_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI81XX_CM_ALWON_SECSS_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* 3PGSW Clock(final) */
static struct clk tpgsw_ick = {
	.name		= "tpgsw_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SATA Clock(final) */
static struct clk sata_ick = {
	.name		= "sata_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON2_SATA_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon2_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

static struct clk sata1_ick = {
	.name		= "sata1_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= DM385_CM_ALWON2_SATA1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon2_sata1_clkdm",
	.recalc		= &followparent_recalc,
};

/* PCIe Clock(final) */
static struct clk pcie_ck = {
	.name		= "pcie_ck",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_pcie,
	.enable_reg	= TI814X_CM_ALWON2_PCI_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon2_pcie_clkdm",
	.recalc		= &followparent_recalc,
};

/* VCP2 Clock(final) */
static struct clk vcp2_fck = {
	.name		= "vcp2_fck",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_VCP_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_med_clkdm",
	.recalc		= &followparent_recalc,
};

/* MLB Clock(final) */
static struct clk mlb_ick = {
	.name		= "mlb_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_MLB_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* FDIF Clock(final) */
static struct clk fdif_fck = {
	.name		= "fdif_fck",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DAP Clock(final) */
static struct clk dap_ick = {
	.name		= "dap_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* OCMC RAM Func/OCP clk (final) */
static struct clk ocmc_ram_ick = {
	.name		= "ocmc_ram_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_OCMC_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_ocmc_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMCHS2 Clock(final) */
static struct clk mmchs3_ick = {
	.name		= "mmchs3_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* CPSW Clock(final) */
static struct clk cpsw_ick = {
	.name		= "cpsw_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_ETHERNET_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_ethernet_clkdm",
	.recalc		= &followparent_recalc,
};

/* DSP Trace Fun Clock(final) */
static struct clk gem_trc_fck = {
	.name		= "gem_trc_fck",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "gem_clkdm",
	.recalc		= &followparent_recalc,
};

/* McASP3 Clock(final) */
static struct clk mcasp4_ick = {
	.name		= "mcasp4_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McASP4 Clock(final) */
static struct clk mcasp5_ick = {
	.name		= "mcasp5_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McASP5 Clock(final) */
static struct clk mcasp6_ick = {
	.name		= "mcasp6_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDVPSS_l4 Clock (final) */
static struct clk hdvpss_l4_ick = {
	.name		= "hdvpss_l4_ick",
	.parent		= &sysclk5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "hdvpss_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel sysclk6_div[] = {
	{ .parent = &sysclk4_ck, .rates = div2_sysclk6_rates},
	{ .parent = NULL },
};

/* SYSCLK6(out) */
static struct clk sysclk6_ck = {
	.name		= "sysclk6_ck",
	.parent		= &sysclk4_ck,
	.ops		= &clkops_null,
	.clksel		= sysclk6_div,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK6_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_0_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate	= &omap2_clksel_round_rate,
	.set_rate	= &omap2_clksel_set_rate,
};

/* L3 Slow Clock(final) */
static struct clk l3_slow_ick = {
	.name		= "l3_slow_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_L3_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* L4 Slow Clock(final) */
static struct clk l4_slow_ick = {
	.name		= "l4_slow_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_L4LS_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART1 Clock(final) */
static struct clk uart1_ick = {
	.name		= "uart1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART2 Clock(final) */
static struct clk uart2_ick = {
	.name		= "uart2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART3 Clock(final) */
static struct clk uart3_ick = {
	.name		= "uart3_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART4 Clock(final) */
static struct clk uart4_ick = {
	.name		= "uart4_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART5 Clock(final) */
static struct clk uart5_ick = {
	.name		= "uart5_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART6 Clock(final) */
static struct clk uart6_ick = {
	.name		= "uart6_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C1 Clock(final) */
static struct clk i2c1_ick = {
	.name		= "i2c1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C2 Clock(final) */
static struct clk i2c2_ick = {
	.name		= "i2c2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C3 Clock(final) */
static struct clk i2c3_ick = {
	.name		= "i2c3_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C4 Clock(final) */
static struct clk i2c4_ick = {
	.name		= "i2c4_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McSPI0 Clock(final) */
static struct clk mcspi1_ick = {
	.name		= "mcspi1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McSPI1 Clock(final) */
static struct clk mcspi2_ick = {
	.name		= "mcspi2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McSPI2 Clock(final) */
static struct clk mcspi3_ick = {
	.name		= "mcspi3_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McSPI3 Clock(final) */
static struct clk mcspi4_ick = {
	.name		= "mcspi4_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SDIO Clock(final) */
static struct clk sdio_ick = {
	.name		= "sdio_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/*
 * Points to note about timer conventions:
 * 1) We are referring dmtimers as gptimers to match omap convention
 * 2) Skipping gptimer1 as it is secure mode timer.
 */

/* General TIMER1 Clock(final) */
static struct clk gpt1_ick = {
	.name		= "gpt1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER2 Clock(final) */
static struct clk gpt2_ick = {
	.name		= "gpt2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER3 Clock(final) */
static struct clk gpt3_ick = {
	.name		= "gpt3_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER4 Clock(final) */
static struct clk gpt4_ick = {
	.name		= "gpt4_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER5 Clock(final) */
static struct clk gpt5_ick = {
	.name		= "gpt5_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER6 Clock(final) */
static struct clk gpt6_ick = {
	.name		= "gpt6_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER7 Clock(final) */
static struct clk gpt7_ick = {
	.name		= "gpt7_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* General TIMER8 Clock(final) */
static struct clk gpt8_ick = {
	.name		= "gpt8_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* GPIO1 Clock(final), feeding to 2, 3 and 4 instances of GPIO */
static struct clk gpio234_ick = {
	.name		= "gpio234_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_GPIO_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* GPIO0 Clock(final) */
static struct clk gpio1_ick = {
	.name		= "gpio1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_GPIO_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* GPIO1 Clock(final) */
static struct clk gpio2_ick = {
	.name		= "gpio2_ick",
	.parent		= &gpio234_ick,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* GPIO2 Clock(final) */
static struct clk gpio3_ick = {
	.name		= "gpio3_ick",
	.parent		= &gpio234_ick,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* GPIO3 Clock(final) */
static struct clk gpio4_ick = {
	.name		= "gpio4_ick",
	.parent		= &gpio234_ick,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* PRCM Clock(final) */
static struct clk prcm_ick = {
	.name		= "prcm_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* Smart card 0 Clock(final) */
static struct clk smartcard1_ick = {
	.name		= "smartcard1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SMARTCARD_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* Smart card 1 Clock(final) */
static struct clk smartcard2_ick = {
	.name		= "smartcard2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SMARTCARD_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McASP0 Clock(final) */
static struct clk mcasp1_ick = {
	.name		= "mcasp1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McASP1 Clock(final) */
static struct clk mcasp2_ick = {
	.name		= "mcasp2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McASP2 Clock(final) */
static struct clk mcasp3_ick = {
	.name		= "mcasp3_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* McBSP Clock(final) */
static struct clk mcbsp_ick = {
	.name		= "mcbsp_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* GPMC Clock(final) / GPMC Functional Clock(final) */
static struct clk gpmc_fck = {
	.name		= "gpmc_fck",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_GPMC_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDMI Clock(final) */
static struct clk hdmi_ick = {
	.name		= "hdmi_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* MLB+ Clock(final) */
static struct clk mlbp_ick = {
	.name		= "mlbp_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_MLB_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* WDT0 Clock(final) */
static struct clk wdt1_ick = {
	.name		= "wdt1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_WDTIMER_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* WDT Clock(final) */
static struct clk wdt2_ick = {
	.name		= "wdt2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* sync_timer_ick  Clock(final) */
static struct clk sync_timer_ick = {
	.name		= "sync_timer_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* PATA Clock(final) */
static struct clk pata_ick = {
	.name		= "pata_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_PATA_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* Mail Box Clock(final) */
static struct clk mailbox_ick = {
	.name		= "mailbox_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MAILBOX_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SpinBox Clock(final) */
static struct clk spinbox_ick = {
	.name		= "spinbox_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SPINBOX_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SmartReflex 0 mclk Clock(final) */
static struct clk sr1_ick = {
	.name		= "sr1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SR_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SmartReflex 1 Clock(final) */
static struct clk sr2_ick = {
	.name		= "sr2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SR_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SmartReflex 2 Clock(final) */
static struct clk sr3_ick = {
	.name		= "sr3_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SR_2_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SmartReflex 3 Clock(final) */
static struct clk sr4_ick = {
	.name		= "sr4_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SR_3_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* USB0 Clock(final) */
static struct clk usbotg_ick = {
	.name		= "usb_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_usb,
	.enable_reg	= TI814X_CM_ALWON2_USB_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon2_usb_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMU CFG Clock(final) */
static struct clk mmu_cfg_ick = {
	.name		= "mmu_cfg_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MMUCFG_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "mmu_cfg_clkdm",
	.recalc		= &followparent_recalc,
};

/* P1500 Clock(final) */
static struct clk p1500_ick = {
	.name		= "p1500_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* ELM Clock(final) */
static struct clk elm_ick = {
	.name		= "elm_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static struct clk elm_fck = {
	.name		= "elm_fck",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMCHS0 Clock(final) */
static struct clk mmchs1_ick = {
	.name		= "mmchs1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMCHS1 Clock(final) */
static struct clk mmchs2_ick = {
	.name		= "mmchs2_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* ATL OCP Clock(final) */
static struct clk atl_ick = {
	.name		= "atl_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* FDIF Config Clock(final) */
static struct clk fdif_enb_ck = {
	.name		= "fdif_enb_ck",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ISP_FDIF_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* RTC OCP Clock(final) */
static struct clk rtc_c32k_ick = {
	.name		= "rtc_c32k_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* dcan interface clocks(final) */
static struct clk dcan0_ick = {
	.name		= "dcan0_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* dcan interface clocks(final) */
static struct clk dcan1_ick = {
	.name		= "dcan1_ick",
	.parent		= &sysclk6_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DPLL_ISS ADPLLLJ data */
static struct dpll_data iss_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &osc0_clkin_ck,
	.clk_ref	= &osc0_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2_2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(ISS_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* ISP_DPLL for clock1(in)*/
static struct clk iss_dpll_ck = {
	.name		= "iss_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &osc0_clkin_ck,
	.dpll_data	= &iss_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* ISS Clock (final) */
static struct clk iss_ick = {
	.name		= "iss_ick",
	.parent		= &iss_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,

};

/* ISP Clock */
static struct clk isp_ick = {
	.name		= "isp_ick",
	.parent		= &iss_dpll_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ISP_ISP_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "isp_clkdm",
	.recalc		= &followparent_recalc,

};

/* TPPSS TSO Clock (final) */
static struct clk tppss_tso_ick = {
	.name		= "tppss_tso_ick",
	.parent		= &iss_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "iss_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* ISS funct/2 Clock (mux in) */
static struct clk iss_dpll_d2_ck = {
	.name		= "iss_dpll_d2_ck",
	.parent		= &iss_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "iss_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* ISS_Ducati Clock (final) */
static struct clk ducati_ick = {
	.name		= "ducati_ick",
	.parent		= &iss_dpll_d2_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_CM_ALWON2_MC_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon2_mc_clkdm",
	.recalc		= &followparent_recalc,
};

/* DPLL_DSS (HDVPSS) ADPLLLJ data */
static struct dpll_data hdvpss_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &osc0_clkin_ck,
	.clk_ref	= &osc0_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2_4,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(DSS_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* HDVPSS_DPLL for clock1(in)*/
static struct clk hdvpss_dpll_ck = {
	.name		= "hdvpss_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &osc0_clkin_ck,
	.dpll_data	= &hdvpss_dpll_dd,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
	.clkdm_name	= "hdvpss_clkdm",
	.recalc		= &ti814x_dpll_recalc,
};

/* HDVPSS_proc Clock (final) */
static struct clk hdvpss_proc_fck = {
	.name		= "hdvpss_proc_fck",
	.parent		= &hdvpss_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "hdvpss_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* HDVPSS_proc_d2 Func Clock (final) */
static struct clk hdvpss_proc_d2_fck = {
	.name		= "hdvpss_proc_d2_fck",
	.parent		= &hdvpss_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "hdvpss_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* HDVPSS DVI channel 0 clk */
static struct clk dvi_ch1_ck = {
	.name		= "dvi_ch1_ck",
	.ops		= &clkops_null,
	.rate		= 166000000,
	.flags		= RATE_IN_TI814X,
};

/* HDVPSS DVI channel 1 clk */
static struct clk dvi_ch2_ck = {
	.name		= "dvi_ch2_ck",
	.ops		= &clkops_null,
	.rate		= 166000000,
	.flags		= RATE_IN_TI814X,
};

/* HDVPSS DVI channel 2 clk */
static struct clk dvi_ch3_ck = {
	.name		= "dvi_ch3_ck",
	.ops		= &clkops_null,
	.rate		= 166000000,
	.flags		= RATE_IN_TI814X,
};

/* HDVPSS DVI channel 3 clk */
static struct clk dvi_ch4_ck = {
	.name		= "dvi_ch4_ck",
	.ops		= &clkops_null,
	.rate		= 166000000,
	.flags		= RATE_IN_TI814X,
};

/* HDVPSS DVO internal Feedback clk 1*/
static struct clk dvoi1_ck = {
	.name		= "dvoi1_ck",
	.ops		= &clkops_null,
	.rate		= 162000000,
	.flags		= RATE_IN_TI814X,
};

/* HDVPSS DVO internal Feedback clk 2*/
static struct clk dvoi2_ck = {
	.name		= "dvoi2_ck",
	.ops		= &clkops_null,
	.rate		= 162000000,
	.flags		= RATE_IN_TI814X,
};

/******************************USB Module**************************************/
/* Clock input select for USB_DPLL */
static struct clk usb_dpll_clkin_ck = {
	.name		= "usb_dpll_clkin_ck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* DPLL_USB ADPLLLJ data */
static struct dpll_data usb_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &usb_dpll_clkin_ck,
	.clk_ref	= &usb_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(USB_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* USB DPLL Clock */
static struct clk usb_dpll_ck = {
	.name		= "usb_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &usb_dpll_clkin_ck,
	.dpll_data	= &usb_dpll_dd,
	.clkdm_name	= "alwon2_usb_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* USB PHY0 Ref Clock */
static struct clk usb_phy0_rclk_ick = {
	.name		= "usb_phy0_rclk_ick",
	.parent		= &usb_dpll_clkin_ck,
	.dpll_data	= &usb_dpll_dd,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon2_usb_clkdm",
	.recalc		= &ti814x_dpll_dco_recalc,
};

/* USB PHY1 Ref Clock */
static struct clk usb_phy1_rclk_ick = {
	.name		= "usb_phy1_rclk_ick",
	.parent		= &usb_dpll_clkin_ck,
	.dpll_data	= &usb_dpll_dd,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon2_usb_clkdm",
	.recalc		= &ti814x_dpll_dco_recalc,
};

/* USB out clock after division */
static struct clk usb_dpll_div5_ck = {
	.name		= "usb_dpll_clk2_ck",
	.parent		= &usb_dpll_ck,
	.ops		= &clkops_null,
	.fixed_div	= 5,
	.recalc		= &omap_fixed_divisor_recalc,
};

static const struct clksel sysclk10_div[] = {
	{ .parent = &usb_dpll_div5_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK10(out) */
static struct clk sysclk10_ck = {
	.name		= "sysclk10_ck",
	.parent		= &usb_dpll_div5_ck,
	.clksel		= sysclk10_div,
	.ops		= &clkops_null,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK10_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
};

/* SPI0 Functional Clock(final) */
static struct clk mcspi1_fck = {
	.name		= "mcspi1_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SPI_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SPI1 Functional Clock(final) */
static struct clk mcspi2_fck = {
	.name		= "mcspi2_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SPI_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SPI2 Functional Clock(final) */
static struct clk mcspi3_fck = {
	.name		= "mcspi3_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SPI_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* SPI3 Functional Clock(final) */
static struct clk mcspi4_fck = {
	.name		= "mcspi4_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_SPI_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C02 Functional Clock(final) */
static struct clk i2c02_ck = {
	.name		= "i2c02_ck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_I2C_02_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C13 Functional Clock(final) */
static struct clk i2c13_ck = {
	.name		= "i2c13_ck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_I2C_13_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C1 Functional Clock(final) */
static struct clk i2c1_fck = {
	.name		= "i2c1_fck",
	.parent		= &i2c02_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C2 Functional Clock(final) */
static struct clk i2c2_fck = {
	.name		= "i2c2_fck",
	.parent		= &i2c13_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C3 Functional Clock(final) */
static struct clk i2c3_fck = {
	.name		= "i2c3_fck",
	.parent		= &i2c02_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* I2C4 Functional Clock(final) */
static struct clk i2c4_fck = {
	.name		= "i2c4_fck",
	.parent		= &i2c13_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART0 Functional Clock(final) */
static struct clk uart1_fck = {
	.name		= "uart1_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_UART_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART1 Functional Clock(final) */
static struct clk uart2_fck = {
	.name		= "uart2_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_UART_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* UART2 Functional Clock(final) */
static struct clk uart3_fck = {
	.name		= "uart3_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_UART_2_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDMI CEC Clock */
static struct clk hdmi_cec_dcc_fck = {
	.name		= "hdmi_cec_dcc_fck",
	.parent		= &sysclk10_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel sysclk8_div[] = {
	{ .parent = &usb_dpll_div5_ck, .rates = div_1_0_rates },
	{ .parent = NULL },
};

/* SYSCLK8(out) */
static struct clk sysclk8_ck = {
	.name		= "sysclk8_ck",
	.parent		= &usb_dpll_div5_ck,
	.clksel		= sysclk8_div,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* MMC0 Functional Clock(final) */
static struct clk mmchs1_fck = {
	.name		= "mmchs1_fck",
	.parent		= &sysclk8_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_MMCHS_0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMC1 Functional Clock(final) */
static struct clk mmchs2_fck = {
	.name		= "mmchs2_fck",
	.parent		= &sysclk8_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_MMCHS_1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* MMC2 Functional Clock(final) */
static struct clk mmchs3_fck = {
	.name		= "mmchs3_fck",
	.parent		= &sysclk8_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_MMCHS_2_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel uart456_mux_sel[] = {
	{ .parent = &sysclk8_ck, .rates = div_1_0_rates },
	{ .parent = &sysclk10_ck, .rates = div_1_1_rates },
	{ .parent = &sysclk6_ck, .rates = div_1_2_rates },
	{ .parent = NULL}
};

/* UART3 Functional Clock(final) */
static struct clk uart4_fck = {
	.name		= "uart4_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_UART_3_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= uart456_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCBSP_UART_CLKSRC,
	.clksel_mask	= TI814X_UART3_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* UART4 Functional Clock(final) */
static struct clk uart5_fck = {
	.name		= "uart5_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_UART_4_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= uart456_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCBSP_UART_CLKSRC,
	.clksel_mask	= TI814X_UART3_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* UART5 Functional Clock(final) */
static struct clk uart6_fck = {
	.name		= "uart6_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_UART_5_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= uart456_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCBSP_UART_CLKSRC,
	.clksel_mask	= TI814X_UART3_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* UART 6,7 Functional Clock ti811x (final) */
static struct clk uart78_fck = {
	.name		= "uart78_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_UART_5_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= uart456_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCBSP_UART_CLKSRC,
	.clksel_mask	= TI814X_UART3_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

static const struct clksel secureSS_mux_sel[] = {
	{ .parent = &iss_dpll_d2_ck, .rates = div_1_0_rates },
	{ .parent = &usb_dpll_div5_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* SecureSS Func Clock */
static struct clk securess_fck = {
	.name		= "securess_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI81XX_CM_ALWON_SECSS_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= secureSS_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_SECSS_CLKSRC,
	.clksel_mask	= TI814X_SECSS_CLKS_MASK,
	.clkdm_name	= "alwon_l3_med_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* TPPSS Func Clock */
static struct clk tppss_fck = {
	.name		= "tppss_fck",
	.parent		= &iss_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* CSI2 PHY Clock */
static struct clk csi2_phy_fck = {
	.name		= "csi2_phy_fck",
	.parent		= &usb_dpll_div5_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/**********************************DDR Module**********************************/

/* Clock input select for DDR_DPLL */
static struct clk ddr_dpll_clkin_ck = {
	.name		= "ddr_dpll_clkin_ck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* DPLL_DDR ADPLLLJ data */
static struct dpll_data ddr_dpll_dd = {
	.dpll_id	= TI814X_DDR_DPLL_ID,
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &ddr_dpll_clkin_ck,
	.clk_ref	= &ddr_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2_2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(DDR_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* DDR DPLL Clock */
static struct clk ddr_dpll_ck = {
	.name		= "ddr_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &ddr_dpll_clkin_ck,
	.dpll_data	= &ddr_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* DDR FULL Clock */
static struct clk ddr0_phy_fck = {
	.name		= "ddr0_phy_fck",
	.parent		= &ddr_dpll_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_PLL_CMGC_EMIF_CLK_GATE,
	.enable_bit	= TI814X_DDRPHY1_CLK_GATE_DISABLE,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static struct clk ddr1_phy_fck = {
	.name		= "ddr1_phy_fck",
	.parent		= &ddr_dpll_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_PLL_CMGC_EMIF_CLK_GATE,
	.enable_bit	= TI814X_DDRPHY1_CLK_GATE_ENABLE,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DDR CLOCK/2 Func Clock */
static struct clk ddr0_half_fck = {
	.name		= "ddr0_half_fck",
	.parent		= &ddr_dpll_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_PLL_CMGC_EMIF_CLK_GATE,
	.enable_bit	= TI814X_EMIFSS_CLK_GATE_ENABLE,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* DDR CLOCK/2 Func Clock */
static struct clk ddr1_half_fck = {
	.name		= "ddr1_half_fck",
	.parent		= &ddr_dpll_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_PLL_CMGC_EMIF_CLK_GATE,
	.enable_bit	= TI814X_EMIFSS_CLK_GATE_DISABLE,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* DDR0 PHY divide by 2 Clock */
static struct clk ddr0_phy_d2_fck = {
	.name		= "ddr0_phy_d2_fck",
	.parent		= &ddr0_half_fck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DDR0 EMIF m Clock */
static struct clk ddr0_emif_fck = {
	.name		= "ddr0_emif_fck",
	.parent		= &ddr0_half_fck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DMM PHY Func Clock */
static struct clk dmm_phy_fck = {
	.name		= "dmm_phy_fck",
	.parent		= &ddr0_half_fck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DDR1 PHY divide by 2 Clock */
static struct clk ddr1_phy_d2_fck = {
	.name		= "ddr1_phy_d2_fck",
	.parent		= &ddr1_half_fck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DDR1 EMIF m Clock */
static struct clk ddr1_emif_fck = {
	.name		= "ddr1_emif_fck",
	.parent		= &ddr1_half_fck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};
/******************************Video Module***********************************/
static const struct clksel osc_video0_dpll_mux_sel[] = {
	{ .parent = &osc0_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for video0 DPLL */
static struct clk video0_dpll_clkin_ck = {
	.name		= "video0_dpll_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= osc_video0_dpll_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_OSC_SRC,
	.clksel_mask	= TI814X_OSC_VIDEO0_PLL_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
};

/* DPLL_VIDEO0 ADPLLLJ data */
static struct dpll_data video0_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &video0_dpll_clkin_ck,
	.clk_ref	= &video0_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(VIDEO0_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* Video0 DPLL clock(DPLL out) */
/* Video0 DPLL for clock1(PRCM in) */
static struct clk video0_dpll_ck = {
	.name		= "video0_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &video0_dpll_clkin_ck,
	.dpll_data	= &video0_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

static const struct clksel osc_video1_dpll_mux_sel[] = {
	{ .parent = &osc0_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for video1 DPLL */
static struct clk video1_dpll_clkin_ck = {
	.name		= "video1_dpll_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= osc_video1_dpll_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_OSC_SRC,
	.clksel_mask	= TI814X_OSC_VIDEO1_PLL_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
};

/* DPLL_VIDEO1 ADPLLLJ data */
static struct dpll_data video1_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &video1_dpll_clkin_ck,
	.clk_ref	= &video1_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
			(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier	= TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance	= DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n	= TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(VIDEO1_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* Video1 DPLL clock (DPLL out) */
/* Video1 DPLL for clock3(PRCM in) */
static struct clk video1_dpll_ck = {
	.name		= "video1_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &video1_dpll_clkin_ck,
	.dpll_data	= &video1_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

static const struct clksel osc_hdmi_dpll_mux_sel[] = {
	{ .parent = &osc0_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for HDMI DPLL */
static struct clk hdmi_dpll_clkin_ck = {
	.name		= "hdmi_dpll_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= osc_hdmi_dpll_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_OSC_SRC,
	.clksel_mask	= TI814X_OSC_HDMI_PLL_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
};

/* DPLL_HDMI ADPLLLJ data */
static struct dpll_data hdmi_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &hdmi_dpll_clkin_ck,
	.clk_ref	= &hdmi_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
				(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier = TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n      = TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(HDMI_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* HDMI DPLL for clock2 (mux in) */
static struct clk hdmi_dpll_ck = {
	.name		= "hdmi_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &hdmi_dpll_clkin_ck,
	.dpll_data	= &hdmi_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* video_m_pclk (mux in) */
static struct clk video_m_pclk_ck = {
	.name		= "video_m_pclk_ck",
	.ops		= &clkops_null,
	.rate		= 165000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};

/* HDMI_PHY_TCLK (mux in) */
static struct clk hdmi_phy_tclk_ck = {
	.name		= "hdmi_phy_tclk_ck",
	.ops		= &clkops_null,
	.rate		= 185625000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};

static const struct clksel video_dpll_clk_mux_sel[] = {
	{ .parent = &hdmi_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &video_m_pclk_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for PRCM */
/* Video1 DPLL for clock3(PRCM in) */
static struct clk hdmi_dpll_muxout_ck = {
	.name		= "hdmi_dpll_muxout_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= video_dpll_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_VIDEO_PLL_CLKSRC,
	.clksel_mask	= TI814X_VIDEO_PLL_CLK2S_MASK,
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* PRCM Audio Pll clk4 input */
static const struct clksel audio_dpll_prcm_mux_sel[] = {
	{ .parent = &video0_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &hdmi_dpll_muxout_ck, .rates = div_1_1_rates },
	{ .parent = &video1_dpll_ck, .rates = div_1_2_rates },
	{ .parent = NULL}
};

/* Audio pll prcm clk4 */
static struct clk video012_dpll_muxout_ck = {
	.name		= "video012_dpll_muxout_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= audio_dpll_prcm_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_VIDEO_PLL_CLKSRC,
	.clksel_mask	= TI814X_VIDEO_PLL_OUTMUX_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

static const struct clksel sysclk16_d1_div[] = {
	{ .parent = &video0_dpll_ck, .rates = div8_rates },
	{ .parent = NULL },
};

static struct clk sysclk16_d1mux_ck = {
	.name		= "sysclk16_d1mux_ck",
	.parent		= &video0_dpll_ck,
	.ops		= &clkops_null,
	.clksel		= sysclk16_d1_div,
	.clksel_reg	= TI814X_CM_DPLL_PV0D1_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

static const struct clksel sysclk16_b3_div[] = {
	{ .parent = &hdmi_dpll_muxout_ck, .rates = div4_b3c1_rates },
	{ .parent = NULL },
};

static struct clk sysclk16_b3mux_ck = {
	.name		= "sysclk16_b3mux_ck",
	.parent		= &hdmi_dpll_muxout_ck,
	.ops		= &clkops_null,
	.clksel		= sysclk16_b3_div,
	.clksel_reg	= TI814X_CM_DPLL_PV2B3_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate	= &omap2_clksel_round_rate,
	.set_rate	= &omap2_clksel_set_rate,
};

static const struct clksel sysclk14_c1_div[] = {
	{ .parent = &video1_dpll_ck, .rates = div4_b3c1_rates },
	{ .parent = NULL },
};

static struct clk sysclk14_c1mux_ck = {
	.name		= "sysclk14_c1mux_ck",
	.parent		= &video1_dpll_ck,
	.ops		= &clkops_null,
	.clksel		= sysclk14_c1_div,
	.clksel_reg	= TI814X_CM_DPLL_PV1C1_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_0_MASK, /*TI81XX_CLKSEL_0_1_MASK */
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel sysclk16_clk_mux_sel[] = {
	{ .parent = &sysclk16_d1mux_ck, .rates = div_1_0_rates },
	{ .parent = &sysclk16_b3mux_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* SYSCLK16 clock (PRCM out) */
static struct clk sysclk16_ck = {
	.name		= "sysclk16_ck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= sysclk16_clk_mux_sel,
	.ops		= &clkops_null,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK16_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_0_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate	= &omap2_clksel_round_rate,
	.set_rate	= &omap2_clksel_set_rate,
};

/* TPPSS STC1 Clock (final) */
static struct clk tppss_stc1_fck = {
	.name		= "tppss_stc1_fck",
	.parent		= &sysclk16_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

static const struct clksel hdvpss_clk_mux_sel[] = {
	{ .parent = &video1_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &hdmi_dpll_muxout_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* hd_venc_g clock (PRCM out) HDVPSS VOUT0 */
static struct clk hd_venc_g_ck = {
	.name		= "hd_venc_g_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= hdvpss_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_VIDEO_PLL_CLKSRC,
	.clksel_mask	= TI814X_VIDEO_PLL_HD_VENC_G_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* hd_venc_d clock (PRCM out) HDVPSS VOUT0 */
static struct clk hd_venc_d_ck = {
	.name		= "hd_venc_d_ck",
	.parent		= &hdmi_dpll_muxout_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DTC0 logic clock */
static struct clk dtc0_logic_ck = {
	.name		= "dtc0_logic_ck",
	.parent		= &hd_venc_g_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* DTC1 logic clock */
static struct clk dtc1_logic_ck = {
	.name		= "dtc1_logic_ck",
	.parent		= &hd_venc_d_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDVENC A MUX clock sel */
static const struct clksel hd_venc_a_mux_sel[] = {
	{ .parent = &hdmi_dpll_muxout_ck, .rates = div_1_0_rates },
	{ .parent = &video1_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video0_dpll_ck, .rates = div_1_2_rates },
	{ .parent = NULL}
};

/* hd_venc_a clock */
static struct clk hd_venc_a_ck = {
	.name		= "hd_venc_a_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= hd_venc_a_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_HDVENC_A_CLKSRC,
	.clksel_mask	= TI814X_VIDEO_PLL_HD_VENC_A_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* hd dac clk */
static struct clk hd_dac_ck = {
	.name		= "hd_dac_ck",
	.parent		= &hd_venc_a_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* HDMI_PHY_GCLK */
static struct clk hdmi_phy_gclk_ck = {
	.name		= "hdmi_phy_gclk_ck",
	.parent		= &hd_venc_d_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* sd_venc_ck or sd_dac clock or avdac Clock*/
static struct clk sd_venc_ck = {
	.name		= "sd_venc_ck",
	.parent		= &video0_dpll_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel sysclk14_ck_mux_sel[] = {
	{ .parent = &sysclk16_b3mux_ck, .rates = div_1_0_rates },
	{ .parent = &video0_dpll_clkin_ck, .rates = div_1_1_rates },
	{ .parent = &sysclk14_c1mux_ck, .rates = div_1_2_rates },
	{ .parent = NULL}
};

/* SYSCLK14 (PRCM out) */
static struct clk sysclk14_ck = {
	.name		= "sysclk14_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= sysclk14_ck_mux_sel,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK14_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel video_dpll_xref_ck_mux_sel[] = {
	{ .parent = &sysclk14_ck, .rates = div_1_0_rates },
	{ .parent = &xref0_ck, .rates = div_1_1_rates },
	{ .parent = &xref1_ck, .rates = div_1_2_rates },
	{ .parent = &xref2_ck, .rates = div_1_3_rates },
	{ .parent = NULL}
};

/* TPPSS STC0 Clock (final) */
static struct clk tppss_stc0_fck = {
	.name		= "tppss_stc0_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= video_dpll_xref_ck_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_VIDEO_PLL_CLKSRC,
	.clksel_mask	= TI814X_VIDEO_PLL_TPPSSSTCO_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/********************************* Audio Module *******************************/

static const struct clksel tppss_tso_dclk_mux_sel[] = {
	{ .parent = &iss_dpll_d2_ck, .rates = div_1_0_rates },
	{ .parent = &iss_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &tsi0_dck_ck, .rates = div_1_2_rates },
	{ .parent = &tsi1_dck_ck, .rates = div_1_3_rates },
	{ .parent = NULL}
};

/* Audio pll Clock2 (PRCM in) */
static struct clk audio_dpll_clk2_ck = {
	.name		= "audio_dpll_clk2_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= tppss_tso_dclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_VIDEO_PLL_CLKSRC,
	.clksel_mask	= TI814X_VIDEO_PLL_TPPSSSTSO_MUX_MASK,
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel osc_audio_dpll_mux_sel[] = {
	{ .parent = &osc0_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for audio PRCM */
static struct clk audio_dpll_clkin_ck = {
	.name		= "audio_dpll_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= osc_audio_dpll_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_OSC_SRC,
	.clksel_mask	= TI814X_OSC_AUDIO_PLL_CLKS_MASK,
	.recalc		= &omap2_clksel_recalc,
};

/* DPLL_AUDIO ADPLLLJ data */
static struct dpll_data audio_dpll_dd = {
	.flags		= TI814X_ADPLL_LJ_TYPE,
	.mult_div1_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_MN2DIV),
	.mult_mask	= TI814X_ADPLL_M_MULT_MASK,
	.div1_mask	= TI814X_ADPLL_N2_DIV_MASK,
	.clk_bypass	= &audio_dpll_clkin_ck,
	.clk_ref	= &audio_dpll_clkin_ck,
	.control_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_CLKCTRL),
	.enable_mask	= TI814X_EN_ADPLL_CLKOUT_MASK,
	.modes		= (1 << ADPLL_LOW_POWER_BYPASS) | (1 << ADPLL_LOCKED) |
				(1 << ADPLL_LOW_POWER_STOP),
	.idlest_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_STATUS),
	.idlest_mask	= TI814X_ST_ADPLL_MASK,
	.max_multiplier = TI814X_ADPLLJ_MAX_MULT,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE,
	.div_m2n_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_M2NDIV),
	.div_m2_mask	= TI814X_ADPLL_M2_DIV_MASK,
	.div_n_mask	= TI814X_ADPLL_N_DIV_MASK,
	.pre_div_n      = TI814X_ADPLLJ_FIX_N,
	.post_div_m2	= TI814X_ADPLL_POST_DIV_M2_2,
	.frac_mult_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_FRACDIV),
	.frac_mult_mask	= TI814X_ADPLL_FRACT_MULT_MASK,
	.bypass_bit	= TI814X_EN_ADPLL_BYPASS_SHIFT,
	.stby_ret_bit	= TI814X_EN_ADPLL_STBYRET_SHIFT,
	.load_mn_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_TENABLE),
	.load_m2n2_reg	= TI814X_ADPLL_REGADDR(AUDIO_PLL_BASE, ADPLLJ_TENDIV),
	.sddiv_mask	= TI814X_ADPLLJ_SDDIV_MASK,
};

/* Audio DPLL for clock3(PRCM in) */
static struct clk audio_dpll_ck = {
	.name		= "audio_dpll_ck",
	.ops		= &clkops_ti814x_dpll_ops,
	.parent		= &audio_dpll_clkin_ck,
	.dpll_data	= &audio_dpll_dd,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &ti814x_dpll_recalc,
	.round_rate	= &ti814x_dpll_round_rate,
	.set_rate	= &ti814x_dpll_set_rate,
};

/* Ducati fucntional clk selection mux */
static const struct clksel ducati_mux_sel[] = {
	{ .parent = &iss_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &sgx_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video0_dpll_ck, .rates = div_1_2_rates },
	{ .parent = &audio_dpll_ck, .rates = div_1_3_rates },
	{ .parent = NULL}
};

/* Ducati func clk mux out */
static struct clk ducati_mux_out_ck = {
	.name		= "ducati_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= ducati_mux_sel,
	.clksel_reg	= TI811X_PLL_CMGC_DUCATI_CLKSRC,
	.clksel_mask	= TI811X_DUCATI_CLKSEL_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* Ducati mux out div2 Clock (final) */
static struct clk ducati_mux_out_div2_ck = {
	.name		= "ducati_mux_out_div2_ck",
	.parent		= &ducati_mux_out_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* DSS fucntional clk selection mux */
static const struct clksel dss_mux_sel[] = {
	{ .parent = &iss_dpll_d2_ck, .rates = div_1_0_rates },
	{ .parent = &audio_dpll_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* DSS func clk mux out */
static struct clk dss_mux_out_ck = {
	.name		= "dss_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= dss_mux_sel,
	.clksel_reg	= TI811X_PLL_CMGC_DSS_CLKSRC,
	.clksel_mask	= TI811X_DSS_CLKSEL_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};


static const struct clksel sysclk18_a_div[] = {
	{ .parent = &rtc_divider_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* Audio DPLL out Clock1 */
static struct clk audio_dpll_clk1_ck = {
	.name		= "audio_dpll_clk1_ck",
	.parent		= &rtc_divider_ck,
	.ops		= &clkops_null,
	.init		= &omap2_init_clksel_parent,
	.clksel		= sysclk18_a_div,
	.clksel_reg	= TI814X_CM_DPLL_RTCDIVA_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,

};

static const struct clksel rtc_clkin32_mux_sel[] = {
	{ .parent = &rtc_divider_ck, .rates = div_1_0_rates },
	{ .parent = &sys_32k_clkin_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

static const struct clksel rtc_clkin32_mux_811x_sel[] = {
	{ .parent = &rtc_divider_ck, .rates = div_1_0_rates },
	{ .parent = &osc_32k_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* Clock input select for audio PRCM signal */
static struct clk audio_prcm_clkin_ck = {
	.name		= "audio_prcm_clkin_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= rtc_clkin32_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_SYSCLK18_CLKSRC,
	.clksel_mask	= TI814X_SYSCLK18_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel sysclk18_mux_sel[] = {
	{ .parent = &audio_prcm_clkin_ck, .rates = div_1_0_rates },
	{ .parent = &audio_dpll_clk1_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* SYSCLK18 */
static struct clk sysclk18_ck = {
	.name		= "sysclk18_ck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= sysclk18_mux_sel,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK18_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_0_MASK,
	.ops		= &clkops_null,
	.recalc		= &omap2_clksel_recalc,
};

/* RTC Functional clock */
static struct clk rtc_c32k_fck = {
	.name		= "rtc_c32k_fck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* RTC Auxillary clock */
static struct clk rtcss_aux_ck = {
	.name		= "rtcss_aux_ck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel sysclk19_b_div[] = {
	{ .parent = &audio_dpll_clk2_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK19 */
static struct clk sysclk19_ck = {
	.name		= "sysclk19_ck",
	.parent		= &audio_dpll_clk2_ck,
	.ops		= &clkops_null,
	.init		= &omap2_init_clksel_parent,
	.clksel		= sysclk19_b_div,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK19_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate     = &omap2_clksel_round_rate,
	.set_rate       = &omap2_clksel_set_rate,
};

static const struct clksel sysclk20_c_div[] = {
	{ .parent = &audio_dpll_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK20 */
static struct clk sysclk20_ck = {
	.name		= "sysclk20_ck",
	.parent		= &audio_dpll_ck,
	.ops		= &clkops_null,
	.init		= &omap2_init_clksel_parent,
	.clksel		= sysclk20_c_div,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK20_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate     = &omap2_clksel_round_rate,
	.set_rate       = &omap2_clksel_set_rate,
};

static const struct clksel sysclk21_d_div[] = {
	{ .parent = &video012_dpll_muxout_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK21 */
static struct clk sysclk21_ck = {
	.name		= "sysclk21_ck",
	.parent		= &video012_dpll_muxout_ck,
	.ops		= &clkops_null,
	.init		= &omap2_init_clksel_parent,
	.clksel		= sysclk21_d_div,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK21_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_2_MASK,
	.recalc		= &omap2_clksel_recalc,
	.round_rate     = &omap2_clksel_round_rate,
	.set_rate       = &omap2_clksel_set_rate,
};

static const struct clksel sysclk22_e_div[] = {
	{ .parent = &osc0_clkin_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* SYSCLK22 */
static struct clk sysclk22_ck = {
	.name		= "sysclk22_ck",
	.parent		= &osc0_clkin_ck,
	.clksel		= sysclk22_e_div,
	.clksel_reg	= TI81XX_CM_DPLL_SYSCLK22_CLKSEL,
	.clksel_mask    = TI81XX_CLKSEL_0_2_MASK,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
	.round_rate     = &omap2_clksel_round_rate,
	.set_rate       = &omap2_clksel_set_rate,
};

static const struct clksel audio_prcm_mux_sel[] = {
	{ .parent = &sysclk20_ck, .rates = div_1_0_rates },
	{ .parent = &sysclk21_ck, .rates = div_1_1_rates },
	{ .parent = &sysclk22_ck, .rates = div_1_2_rates },
	{ .parent = NULL}
};

/* Audio pll Clock1 out (PRCM out) */
static struct clk audio_prcm1_out_ck = {
	.name		= "audio_prcm1_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MCBSP_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= audio_prcm_mux_sel,
	.clksel_reg	= TI81XX_CM_DPLL_AUDIOCLK_MCBSP_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

static const struct clksel mcbsp_clks_mux_sel[] = {
	{ .parent = &audio_prcm1_out_ck, .rates = div_1_0_rates },
	{ .parent = &xref0_ck, .rates = div_1_1_rates },
	{ .parent = &xref1_ck, .rates = div_1_2_rates },
	{ .parent = &xref2_ck, .rates = div_1_3_rates },
	{ .parent = &osc1_x1_ck, .rates = div_1_4_rates },
	{ .parent = NULL}
};

/* Mcbsp Clocks (PRCM out) */
static struct clk mcbsp_fck = {
	.name		= "mcbsp_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcbsp_clks_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCBSP_UART_CLKSRC,
	.clksel_mask	= TI814X_MCBSP_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate	= &ti814x_clksel_set_rate,
};

/* Mcasp0 aux_clk out (PRCM out) */
static struct clk mcasp1_fck = {
	.name		= "mcasp1_fck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= audio_prcm_mux_sel,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MCASP0_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel_reg	= TI81XX_CM_DPLL_AUDIOCLK_MCASP0_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate       = &ti814x_clksel_set_rate,
};

/* Mcasp1 aux_clk out (PRCM out) */
static struct clk mcasp2_fck = {
	.name		= "mcasp2_fck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= audio_prcm_mux_sel,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MCASP1_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel_reg	= TI81XX_CM_DPLL_AUDIOCLK_MCASP1_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate       = &ti814x_clksel_set_rate,
};

/* Mcasp2 aux_clk out (PRCM out) */
static struct clk mcasp3_fck = {
	.name		= "mcasp3_fck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= audio_prcm_mux_sel,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_MCASP2_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel_reg	= TI81XX_CM_DPLL_AUDIOCLK_MCASP2_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate       = &ti814x_clksel_set_rate,
};

/* hdmi i2smclk mux in (PRCM out) */
static struct clk hdmi_i2s_ck = {
	.name		= "hdmi_i2s_ck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= audio_prcm_mux_sel,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_HDVPSS_HDMI_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel_reg	= TI81XX_CM_DPLL_HDMI_CLKSEL,
	.clksel_mask	= TI81XX_CLKSEL_0_1_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate       = &ti814x_clksel_set_rate,
};

static const struct clksel hdmi_i2s_mclk_mux_sel[] = {
	{ .parent = &hdmi_i2s_ck, .rates = div_1_0_rates },
	{ .parent = &xref0_ck, .rates = div_1_1_rates },
	{ .parent = &xref1_ck, .rates = div_1_2_rates },
	{ .parent = &xref2_ck, .rates = div_1_3_rates },
	{ .parent = &osc1_x1_ck, .rates = div_1_4_rates },
	{ .parent = NULL}
};

/* hdmi i2sm Func clk (MUX out) */
static struct clk hdmi_i2s_fck = {
	.name		= "hdmi_i2s_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= hdmi_i2s_mclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_HDMI_I2S_CLKSRC,
	.clksel_mask	= TI814X_HDMI_I2S_CLKSRC_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate       = &ti814x_clksel_set_rate,
};

/* TPPSS tso clk out (PRCM out) */
static struct clk tppss_tso_fck = {
	.name		= "tppss_tso_fck",
	.parent		= &sysclk19_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON2_TPPSS_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel atlp_clk_mux_sel[] = {
	{ .parent = &sysclk19_ck, .rates = div_1_0_rates },
	{ .parent = &audio_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video012_dpll_muxout_ck, .rates = div_1_2_rates },
	{ .parent = NULL}
};

/* atl pclk (MUX out) */
static struct clk atl_fck = {
	.name		= "atl_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI814X_CM_ALWON_ATL_CLKCTRL,
	.enable_bit	= TI81XX_MODULEMODE_SWCTRL,
	.clksel		= atlp_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_HDMI_I2S_CLKSRC,
	.clksel_mask	= TI814X_HDMI_I2S_CLKSRC_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* gpio234 debounce clk (MUX out), which is
 * feeding to 2,3 and 4 instances of GPIO*/
static struct clk gpio234_dbck = {
	.name		= "gpio234_dbck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_GPIO_1_CLKCTRL,
	.enable_bit	= TI81XX_GPIO_1_DBCLK_SHIFT,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* gpio0 debounce clk (MUX out) */
static struct clk gpio1_dbck = {
	.name		= "gpio1_dbck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_ti81xx_dflt_wait,
	.enable_reg	= TI81XX_CM_ALWON_GPIO_0_CLKCTRL,
	.enable_bit	= TI81XX_GPIO_0_DBCLK_SHIFT,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* gpio1 debounce clk (MUX out) */
static struct clk gpio2_dbck = {
	.name		= "gpio2_dbck",
	.parent		= &gpio234_dbck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* gpio2 debounce clk (MUX out) */
static struct clk gpio3_dbck = {
	.name		= "gpio3_dbck",
	.parent		= &gpio234_dbck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* gpio3 debounce clk (MUX out) */
static struct clk gpio4_dbck = {
	.name		= "gpio4_dbck",
	.parent		= &gpio234_dbck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* RTC Func clk (MUX out) */
static struct clk rtc_fck = {
	.name		= "rtc_fck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* clk32 for MMC0 debounce clk (MUX out) */
static struct clk mmchs1_dbck = {
	.name		= "mmchs1_dbck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* clk32 for MMC1 debounce clk (MUX out) */
static struct clk mmchs2_dbck = {
	.name		= "mmchs2_dbck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* clk32 for MMC0 debounce clk (MUX out) */
static struct clk mmchs3_dbck = {
	.name		= "mmchs3_dbck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* Sync Timer clk (MUX out) */
static struct clk sync_timer_fck = {
	.name		= "sync_timer_fck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* bandgaps Func clk (MUX out) */
static struct clk bandgaps_fck = {
	.name		= "bandgaps_fck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* arm operational Func clk (MUX out) */
static struct clk arm_oper_fck = {
	.name		= "arm_oper_fck",
	.parent		= &sysclk18_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

static const struct clksel gpt0to7_fclk_mux_sel[] = {
	{ .parent = &sysclk18_ck, .rates = div_1_0_rates },
	{ .parent = &xref0_ck, .rates = div_1_1_rates },
	{ .parent = &xref1_ck, .rates = div_1_2_rates },
	{ .parent = &xref2_ck, .rates = div_1_3_rates },
	{ .parent = &osc0_clkin_ck, .rates = div_1_4_rates },
	{ .parent = &osc1_x1_ck, .rates = div_1_5_rates },
	{ .parent = &tclkin_ck, .rates = div_1_6_rates },
	{ .parent = NULL}
};

static const struct clksel gpt0to7_fclk_mux_811x_sel[] = {
	{ .parent = &sysclk18_ck, .rates = div_1_0_rates },
	{ .parent = &xref0_ck, .rates = div_1_1_rates },
	{ .parent = &xref1_ck, .rates = div_1_2_rates },
	{ .parent = &xref2_ck, .rates = div_1_3_rates },
	{ .parent = &osc0_clkin_ck, .rates = div_1_4_rates },
	{ .parent = &osc1_x1_ck, .rates = div_1_5_rates },
	{ .parent = &tclkin_ck, .rates = div_1_6_rates },
	{ .parent = &sysclk16_ck, .rates = div_1_7_rates },
	{ .parent = &sysclk14_ck, .rates = div_1_8_rates },
	{ .parent = NULL}
};

/* GM Timer Func Clocks */
static struct clk gpt1_fck = {
	.name		= "gpt1_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER1_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt2_fck = {
	.name		= "gpt2_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER2_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt3_fck = {
	.name		= "gpt3_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER3_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt4_fck = {
	.name		= "gpt4_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER4_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt5_fck = {
	.name		= "gpt5_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER5_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt6_fck = {
	.name		= "gpt6_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER6_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt7_fck = {
	.name		= "gpt7_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER7_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt8_fck = {
	.name		= "gpt8_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gpt0to7_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_DMTIMER_CLKSRC,
	.clksel_mask	= TI814X_DMTIMER8_CLKS_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel mlb0to1_clk_mux_sel[] = {
	{ .parent = &mlb_ick, .rates = div_1_0_rates },
	{ .parent = &mlbp_ick, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* McASP aux clock Mux */
static struct clk mcasp_auxclk_mux0_ck = {
	.name		= "mcasp_auxclk_mux0_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mlb0to1_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MLB_ATL_CLKSRC,
	.clksel_mask	= TI814X_MLB_ATL_MLB_MASK,
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel mcasp0to6_auxclk_mux_sel[] = {
	{ .parent = &mcasp_auxclk_mux0_ck, .rates = div_1_0_rates },
	{ .parent = &audio_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video012_dpll_muxout_ck, .rates = div_1_2_rates },
	{ .parent = &xref0_ck, .rates = div_1_3_rates },
	{ .parent = &xref1_ck, .rates = div_1_4_rates },
	{ .parent = &xref2_ck, .rates = div_1_5_rates },
	{ .parent = &osc1_x1_ck, .rates = div_1_6_rates },
	{ .parent = NULL}
};

/* Mcasp3 aux_clk (mux out) */
static struct clk mcasp4_fck = {
	.name		= "mcasp4_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to6_auxclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP345_AUX_CLKSRC,
	.clksel_mask	= TI814X_MCASP3_AUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* Mcasp4 aux_clk (mux out) */
static struct clk mcasp5_fck = {
	.name		= "mcasp5_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to6_auxclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP345_AUX_CLKSRC,
	.clksel_mask	= TI814X_MCASP4_AUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* Mcasp5 aux_clk (mux out) */
static struct clk mcasp6_fck = {
	.name		= "mcasp6_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to6_auxclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP345_AUX_CLKSRC,
	.clksel_mask	= TI814X_MCASP5_AUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel mcasp0to7_ahclk_mux_sel[] = {
	{ .parent = &xref0_ck, .rates = div_1_0_rates },
	{ .parent = &xref1_ck, .rates = div_1_1_rates },
	{ .parent = &xref2_ck, .rates = div_1_2_rates },
	{ .parent = &osc1_x1_ck, .rates = div_1_3_rates },
	{ .parent = &atl0_clk_ck, .rates = div_1_4_rates },
	{ .parent = &atl1_clk_ck, .rates = div_1_5_rates },
	{ .parent = &atl2_clk_ck, .rates = div_1_6_rates },
	{ .parent = &atl3_clk_ck, .rates = div_1_7_rates },
	{ .parent = NULL}
};

/* mcasp0 ahclkx */
static struct clk mcasp1_ahx_ck = {
	.name		= "mcasp1_ahx_ck",
	.init		= &omap2_init_clksel_parent,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.ops		= &clkops_null,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP0_AHCLKX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp0 ahclkr */
static struct clk mcasp1_ahr_ck = {
	.name		= "mcasp1_ahr_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP0_AHCLKR_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp1 ahclkx */
static struct clk mcasp2_ahx_ck = {
	.name		= "mcasp2_ahx_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP1_AHCLKX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp1 ahclkr */
static struct clk mcasp2_ahr_ck = {
	.name		= "mcasp2_ahr_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP1_AHCLKR_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp2 ahclkx */
static struct clk mcasp3_ahx_ck = {
	.name		= "mcasp3_ahx_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP2_AHCLKX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp3 ahclkx */
static struct clk mcasp4_ahx_ck = {
	.name		= "mcasp4_ahx_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP3_AHCLKX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp4 ahclkx */
static struct clk mcasp5_ahx_ck = {
	.name		= "mcasp5_ahx_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP4_AHCLKX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* mcasp5 ahclkx */
static struct clk mcasp6_ahx_ck = {
	.name		= "mcasp6_ahx_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= mcasp0to7_ahclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_MCASP_AHCLK_CLKSRC,
	.clksel_mask	= TI814X_MCASP5_AHCLKX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/************************** SERDES & Ethernet Clocking ************************/
static const struct clksel cpts0to4_rft_clk_mux_sel[] = {
	{ .parent = &video0_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &video1_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &audio_dpll_ck, .rates = div_1_2_rates },
	{ .parent = &hdmi_dpll_muxout_ck, .rates = div_1_3_rates },
	{ .parent = &l3_dpll_ck, .rates = div_1_4_rates },
	{ .parent = NULL}
};

static const struct clksel cpts0to4_rft_clk_mux_811x_sel[] = {
	{ .parent = &video0_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &video1_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &audio_dpll_ck, .rates = div_1_2_rates },
	{ .parent = &hdmi_dpll_ck, .rates = div_1_3_rates },
	{ .parent = &l3_fast_ick, .rates = div_1_4_rates },
	{ .parent = NULL}
};

/* cpts rft clk (mux out to GMAC switch) */
static struct clk cpts_rft_clk_ck = {
	.name		= "cpts_rft_clk_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= cpts0to4_rft_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_RMII_REF_CLKSRC,
	.clksel_mask	= TI814X_CPTS_RFT_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
	.set_rate       = &ti814x_clksel_set_rate,
};

/* Cpts rft div5 Clock (final) */
static struct clk cpts_rft_div5_ck = {
	.name		= "cpts_rft_div5_ck",
	.parent		= &cpts_rft_clk_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 5,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* Cpts rft div2 Clock (final) */
static struct clk cpts_rft_div2_ck = {
	.name		= "cpts_rft_div2_ck",
	.parent		= &cpts_rft_clk_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* LJCB input1 clk serdes_xrefclkip_ck */
static struct clk ljcb_serdesp_ck = {
	.name		= "ljcb_serdesp_ck",
	.ops		= &clkops_null,
	.rate		= 100000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

/* LJCB input1 clk serdes_xrefclkin_ck */
static struct clk ljcb_serdesn_ck = {
	.name		= "ljcb_serdesn_ck",
	.ops		= &clkops_null,
	.rate		= 100000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

/* pciess_20_refin_ck */
static struct clk pciess_20m_ck = {
	.name		= "pciess_20m_ck",
	.parent		= &osc0_clkin_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* 100MHz diff ref clk (LJCB out and PCIe SS in) */
static struct clk pciessp_ck = {
	.name		= "pciessp_ck",
	.parent		= &ljcb_serdesp_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* 100MHz diff ref clk (LJCB out and PCIe SS in) */
static struct clk pciessn_ck = {
	.name		= "pciessn_ck",
	.parent		= &ljcb_serdesn_ck,
	.ops		= &clkops_null,
	.recalc		= &followparent_recalc,
};

/* 50MHz PCIe SS out */
static struct clk pciess_50m_ck = {
	.name		= "pciess_50m_ck",
	.ops		= &clkops_null,
	.rate		= 50000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

/* 125MHz PCIe SS out */
static struct clk pciess_125m_ck = {
	.name		= "pciess_125m_ck",
	.ops		= &clkops_null,
	.rate		= 125000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385 | RATE_IN_TI811X,
};

/* 100MHz diff ref clk out from PCIe  */
static struct clk satassp_ck = {
	.name		= "satassp_ck",
	.ops		= &clkops_null,
	.rate		= 100000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};

/* 100MHz diff ref clk out from PCIe */
static struct clk satassn_ck = {
	.name		= "satassn_ck",
	.ops		= &clkops_null,
	.rate		= 100000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};

/* satass_20_refin_ck */
static struct clk satass_20m_ck = {
	.name		= "satass_20m_ck",
	.ops		= &clkops_null,
	.rate		= 20000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};

/* 50MHz SATA SS out */
static struct clk satass_50m_ck = {
	.name		= "satass_50m_ck",
	.ops		= &clkops_null,
	.rate		= 50000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};

/* 125MHz SATA SS out */
static struct clk satass_125m_ck = {
	.name		= "satass_125m_ck",
	.ops		= &clkops_null,
	.rate		= 125000000,
	.flags		= RATE_IN_TI814X | RATE_IN_DM385,
};


/* 100MHz diff ref clk out from SATA0  */
static struct clk sata1ssp_ck = {
	.name		= "sata1ssp_ck",
	.ops		= &clkops_null,
	.rate		= 100000000,
	.flags		= RATE_IN_DM385,
};

/* 100MHz diff ref clk out from SATA0 */
static struct clk sata1ssn_ck = {
	.name		= "sata1ssn_ck",
	.ops		= &clkops_null,
	.rate		= 100000000,
	.flags		= RATE_IN_DM385,
};

/* satass_20_refin_ck from SATA0 */
static struct clk sata1ss_20m_ck = {
	.name		= "sata1ss_20m_ck",
	.ops		= &clkops_null,
	.rate		= 20000000,
	.flags		= RATE_IN_DM385,
};

/* 50MHz SATA1 SS out */
static struct clk sata1ss_50m_ck = {
	.name		= "sata1ss_50m_ck",
	.ops		= &clkops_null,
	.rate		= 50000000,
	.flags		= RATE_IN_DM385,
};

/* 125MHz SATA1 SS out */
static struct clk sata1ss_125m_ck = {
	.name		= "sata1ss_125m_ck",
	.ops		= &clkops_null,
	.rate		= 125000000,
	.flags		= RATE_IN_DM385,
};

/* sata 01 50m source selection - for dm385 */
static const struct clksel sata01_50m_mux_sel[] = {
	{ .parent = &satass_50m_ck, .rates = div_1_0_rates },
	{ .parent = &sata1ss_50m_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/*  sata0/1 50m mux out clock - for dm385*/
static struct clk sata01_50m_mux_out_ck = {
	.name		= "sata01_50m_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= sata01_50m_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_GMAC_ECO_CLKSRC,
	.clksel_mask	= TI814X_SATA_01_MUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* sata0 and external clock mux */
static const struct clksel gmac0to1_mux_sel[] = {
	{ .parent = &satass_50m_ck, .rates = div_1_0_rates },
	{ .parent = &external_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* sata0 and external clock muxi for dm385 */
static const struct clksel gmac0to1_385_mux_sel[] = {
	{ .parent = &satass_50m_ck, .rates = div_1_0_rates },
	{ .parent = &sata1ss_50m_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* sata0 and external clock mux out put clock - for dm385*/
static struct clk gmac0to1_mux_out_ck = {
	.name		= "gmac0to1_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gmac0to1_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_RMII_REF_CLKSRC,
	.clksel_mask	= TI814X_RMII_REFCLK_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* rmii source clock selection mux - for dm385*/
static const struct clksel rmii_mux_sel[] = {
	{ .parent = &gmac0to1_mux_out_ck, .rates = div_1_0_rates },
	{ .parent = &cpts_rft_div5_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* gmii source slection between sata0 and sata1 - for dm385 */
static const struct clksel sata01_125m_mux_sel[] = {
	{ .parent = &satass_125m_ck, .rates = div_1_0_rates },
	{ .parent = &sata1ss_125m_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/*  sata0/1 125m mux out clock - for dm385 */
static struct clk sata01_125m_mux_out_ck = {
	.name		= "sata01_125m_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= sata01_125m_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_GMAC_ECO_CLKSRC,
	.clksel_mask	= TI814X_SATA_01_MUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* gmii source clock selection mux */
static const struct clksel gmii_mux_sel[] = {
	{ .parent = &sata01_125m_mux_out_ck, .rates = div_1_0_rates },
	{ .parent = &cpts_rft_div2_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* gmac 125 clk source selection mux */
static const struct clksel gmac_125_clk_mux_sel[] = {
	{ .parent = &l3_fast_ick, .rates = div_1_0_rates },
	{ .parent = &cpts_rft_clk_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/*  gmac 125 mux out clock - for 811x */
static struct clk gmac_125_clk_mux_out_ck = {
	.name		= "gmac_125_clk_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gmac_125_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_RMII_REF_CLKSRC,
	.clksel_mask	= TI811X_GMAC_125_MUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* gmac 125 clk div4 Clock */
static struct clk gmac_125_clk_d4_ck = {
	.name		= "gmac_125_clk_d4_ck",
	.parent		= &gmac_125_clk_mux_out_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 4,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* gmac 125 clk div5 Clock */
static struct clk gmac_125_clk_d5_ck = {
	.name		= "gmac_125_clk_d5_ck",
	.parent		= &gmac_125_clk_mux_out_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 5,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* gmac 125 clk div2 Clock */
static struct clk gmac_125_clk_d2_ck = {
	.name		= "gmac_125_clk_d2_ck",
	.parent		= &gmac_125_clk_mux_out_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.fixed_div	= 2,
	.recalc		= &omap_fixed_divisor_recalc,
};

/* gmac 50 clk source selection mux */
static const struct clksel gmac_50_clk_mux_sel[] = {
	{ .parent = &gmac_125_clk_d4_ck, .rates = div_1_0_rates },
	{ .parent = &gmac_125_clk_d5_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/*  gmac 50 mux out clock - for 811x */
static struct clk gmac_50_clk_mux_out_ck = {
	.name		= "gmac_50_clk_mux_out_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gmac_125_clk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_RMII_REF_CLKSRC,
	.clksel_mask	= TI811X_GMAC_50_MUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* rmii ref clk source selection mux */
static const struct clksel rmii_811x_mux_sel[] = {
	{ .parent = &gmac_50_clk_mux_out_ck, .rates = div_1_0_rates },
	{ .parent = &external_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* RMII ref clk */
static struct clk emac_rmii_fck = {
	.name		= "emac_rmii_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= gmac0to1_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_RMII_REF_CLKSRC,
	.clksel_mask	= TI814X_RMII_REFCLK_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* GMII ref clk */
static struct clk emac_gmii_fck = {
	.name		= "emac_gmii_fck",
	.parent		= &satass_125m_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/************ ICSS subsystem clocks - TI811X *********************************/

/* ICSS OCP clk */
static struct clk icss_ocp_ck = {
	.name		= "icss_ocp_ck",
	.parent		= &l3_fast_ick,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/* ICSS OEP clk */
static struct clk icss_oep_ck = {
	.name		= "icss_oep_ck",
	.parent		= &cpts_rft_clk_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/************ Watchdog, Secure timer and Sync timer Functional clocking *******/

static const struct clksel wdt0to1_fclk_mux_sel[] = {
	{ .parent = &rtc_divider_ck, .rates = div_1_0_rates },
	{ .parent = &rcosc_32k_ck, .rates = div_1_1_rates },
	{ .parent = NULL}
};

/* wdt0 Non secure A8 WD clk (mux out) */
static struct clk wdt1_fck = {
	.name		= "wdt1_fck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= wdt0to1_fclk_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_WDT0_CLKSRC,
	.clksel_mask	= TI814X_WDT0_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* wdt1 Secure A8 WD clk (mux out) */
static struct clk wdt2_fck = {
	.name		= "wdt2_fck",
	.parent		= &rcosc_32k_ck,
	.ops		= &clkops_null,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &followparent_recalc,
};

/***************************** Clock Out Connection **************************/
static const struct clksel clkout0to3_mux_sel[] = {
	{ .parent = &dsp_dpll_ck, .rates = div_1_0_rates },
	{ .parent = &hdvicp_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video0_dpll_ck, .rates = div_1_2_rates },
	{ .parent = &rtc_divider_ck, .rates = div_1_3_rates },
	{ .parent = NULL}
};

/* Dummy clock structure - used in place of removed clock sources
 * where the mux clk selection registers are not updated
 */
static struct clk dummy_clk_ck = {
	.name		= "dummy_clk_ck",
	.ops		= &clkops_null,
	.flags		= RATE_IN_DM385 | RATE_IN_TI811X,
};

static const struct clksel clkout0to3_385_mux_sel[] = {
	{ .parent = &dummy_clk_ck, .rates = div_1_0_rates },
	{ .parent = &usb_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video0_dpll_ck, .rates = div_1_2_rates },
	{ .parent = &rtc_divider_ck, .rates = div_1_3_rates },
	{ .parent = NULL}
};

static const struct clksel clkout0to3_811x_mux_sel[] = {
	{ .parent = &pciess_125m_ck, .rates = div_1_0_rates },
	{ .parent = &usb_dpll_ck, .rates = div_1_1_rates },
	{ .parent = &video0_dpll_ck, .rates = div_1_2_rates },
	{ .parent = &rtc_divider_ck, .rates = div_1_3_rates },
	{ .parent = NULL}
};

/* PRCM MUX CLK OUT clock */
static struct clk clkout_prcm_mux_ck = {
	.name		= "clkout_prcm_mux_ck",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= clkout0to3_mux_sel,
	.clksel_reg	= TI814X_CM_CLKOUT_CTRL,
	.clksel_mask	= TI814X_CMDEVICE_SYSCLKOUT_SRC_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel clkout_1to16_div[] = {
	{ .parent = &clkout_prcm_mux_ck, .rates = div8_rates },
	{ .parent = NULL },
};

/* PRCM OUT for clock out*/
static struct clk clkout_prcm_ck = {
	.name		= "clkout_prcm_ck",
	.parent		= &clkout_prcm_mux_ck,
	.ops		= &clkops_omap2_dflt,
	.enable_reg	= TI814X_CM_CLKOUT_CTRL,
	.enable_bit	= TI814X_CMDEVICE_SYSCLKOUT_EN_MASK,
	.clksel		= clkout_1to16_div,
	.clksel_reg	= TI814X_CM_CLKOUT_CTRL,
	.clksel_mask	= TI814X_CMDEVICE_SYSCLKOUT_DIV_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel clkout0to10_mux_sel[] = {
	{ .parent = &clkout_prcm_ck, .rates = div_1_0_rates },
	{ .parent = &satass_125m_ck, .rates = div_1_1_rates },
	{ .parent = &pciess_125m_ck, .rates = div_1_2_rates },
	{ .parent = &hdvpss_proc_d2_fck, .rates = div_1_3_rates },
	{ .parent = &iss_dpll_d2_ck, .rates = div_1_4_rates },
	{ .parent = &l3_dpll_ck, .rates = div_1_5_rates },
	{ .parent = &osc0_clkin_ck, .rates = div_1_6_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_7_rates },
	{ .parent = &mpu_ck, .rates = div_1_8_rates },
	{ .parent = &sgx_dpll_ck, .rates = div_1_9_rates },
	{ .parent = &rcosc_32k_ck, .rates = div_1_10_rates },
	{ .parent = NULL}
};

/* DM385 does not have sgx_pll, so remove it from sources */
static const struct clksel clkout0to10_385_mux_sel[] = {
	{ .parent = &clkout_prcm_ck, .rates = div_1_0_rates },
	{ .parent = &satass_125m_ck, .rates = div_1_1_rates },
	{ .parent = &pciess_125m_ck, .rates = div_1_2_rates },
	{ .parent = &hdvpss_proc_d2_fck, .rates = div_1_3_rates },
	{ .parent = &iss_dpll_d2_ck, .rates = div_1_4_rates },
	{ .parent = &l3_dpll_ck, .rates = div_1_5_rates },
	{ .parent = &osc0_clkin_ck, .rates = div_1_6_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_7_rates },
	{ .parent = &mpu_ck, .rates = div_1_8_rates },
	{ .parent = &dummy_clk_ck, .rates = div_1_9_rates },
	{ .parent = &rcosc_32k_ck, .rates = div_1_10_rates },
	{ .parent = NULL}
};

/* sys clkout source selection for TI811X */
static const struct clksel clkout0to10_811x_mux_sel[] = {
	{ .parent = &clkout_prcm_ck, .rates = div_1_0_rates },
	{ .parent = &dummy_clk_ck, .rates = div_1_1_rates },
	{ .parent = &pciess_125m_ck, .rates = div_1_2_rates },
	{ .parent = &osc_32k_ck, .rates = div_1_3_rates },
	{ .parent = &dummy_clk_ck, .rates = div_1_4_rates },
	{ .parent = &dummy_clk_ck, .rates = div_1_5_rates },
	{ .parent = &osc0_clkin_ck, .rates = div_1_6_rates },
	{ .parent = &osc1_clkin_ck, .rates = div_1_7_rates },
	{ .parent = &mpu_ck, .rates = div_1_8_rates },
	{ .parent = &sgx_dpll_ck, .rates = div_1_9_rates },
	{ .parent = &rcosc_32k_ck, .rates = div_1_10_rates },
	{ .parent = NULL}
};

/* SYS CLOCK OUT 0 */
static struct clk sys_clkout1 = {
	.name		= "sys_clkout1",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= clkout0to10_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_CLKOUT_MUX,
	.clksel_mask	= TI814X_CLKOUT0_MUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};

/* SYS CLOCK OUT 1 */
static struct clk sys_clkout2 = {
	.name		= "sys_clkout2",
	.init		= &omap2_init_clksel_parent,
	.ops		= &clkops_null,
	.clksel		= clkout0to10_mux_sel,
	.clksel_reg	= TI814X_PLL_CMGC_CLKOUT_MUX,
	.clksel_mask	= TI814X_CLKOUT1_MUX_MASK,
	.clkdm_name	= "alwon_l3_slow_clkdm",
	.recalc		= &omap2_clksel_recalc,
};


/*
 *
 * FIXME: Some of the external clocks (e.g., tclk) are kept here for
 * completeness.
 */
static struct omap_clk ti814x_clks[] = {
	CLK(NULL,		"rcosc_32k_ck",			&rcosc_32k_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"osc_32k_ck",			&osc_32k_ck,			CK_TI811X),
	CLK(NULL,		"sys_32k_clkin_ck",		&sys_32k_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tclkin_ck",			&tclkin_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"osc0_clkin_ck",		&osc0_clkin_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"osc1_clkin_ck",		&osc1_clkin_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"rtc_divider_ck",		&rtc_divider_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"osc1_x1_ck",			&osc1_x1_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"xref0_ck",			&xref0_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"xref1_ck",			&xref1_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"xref2_ck",			&xref2_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tsi0_dck_ck",			&tsi0_dck_ck,			CK_TI814X),
	CLK(NULL,		"tsi1_dck_ck",			&tsi1_dck_ck,			CK_TI814X),
	CLK(NULL,		"external_ck",			&external_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"atl0_clk_ck",			&atl0_clk_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"atl1_clk_ck",			&atl1_clk_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"atl2_clk_ck",			&atl2_clk_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"atl3_clk_ck",			&atl3_clk_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dcan0_fck",			&dcan0_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dcan1_fck",			&dcan1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sr1_fck",			&sr1_fck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"sr2_fck",			&sr2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sr3_fck",			&sr3_fck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"sr4_fck",			&sr4_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"adc_clk_ck",			&adc_clk_ck,			CK_TI811X),
	CLK(NULL,		"arm_dpll_clkin_ck",		&arm_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"arm_dpll_ck",			&arm_dpll_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mpu_ck",			&mpu_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dsp_dpll_ck",			&dsp_dpll_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"gem_fck",			&gem_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"sgx_dpll_ck",			&sgx_dpll_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"sysclk23_ck",			&sysclk23_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"sgx_ck",			&sgx_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"sgx_sys_ck",			&sgx_sys_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"sgx_mem_ck",			&sgx_mem_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"hdvicp_dpll_ck",		&hdvicp_dpll_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"sysclk3_ck",			&sysclk3_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"ivahd0_ck",			&ivahd0_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"l3_dpll_clkin_ck",		&l3_dpll_clkin_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"l3_dpll_ck",			&l3_dpll_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"sysclk4_ck",			&sysclk4_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"l3_fast_ick",			&l3_fast_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ivahd0_ick",			&ivahd0_ick,			CK_TI814X | CK_DM385),
	CLK(NULL,		"exp_slot_ick",			&exp_slot_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mmu_ick",			&mmu_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gem_ick",			&gem_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"tptc0_ick",			&tptc0_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tptc1_ick",			&tptc1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tptc2_ick",			&tptc2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tptc3_ick",			&tptc3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ivahd0_sl2_ick",		&ivahd0_sl2_ick,		CK_TI814X | CK_DM385),
	CLK(NULL,		"tpcc_ick",			&tpcc_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"fdif_ick",			&fdif_ick,			CK_TI814X | CK_DM385),
	CLK(NULL,		"hdvpss_l3_ick",		&hdvpss_l3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk5_ck",			&sysclk5_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"l3_med_ick",			&l3_med_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"l4_fast_ick",			&l4_fast_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"securess_ick",			&securess_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tpgsw_ick",			&tpgsw_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("ahci.0",		NULL,				&sata_ick,			CK_TI814X | CK_DM385),
	CLK("ahci.1",		NULL,				&sata1_ick,			CK_DM385),
	CLK(NULL,		"pcie_ck",			&pcie_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"vcp2_fck",			&vcp2_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mlb_ick",			&mlb_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"fdif_fck",			&fdif_fck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"dap_ick",			&dap_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ocmc_ram_ick",			&ocmc_ram_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.2",	"ick",				&mmchs3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("cpsw.0",		NULL,				&cpsw_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gem_trc_fck",			&gem_trc_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp4_ick",			&mcasp4_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp5_ick",			&mcasp5_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp6_ick",			&mcasp6_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"hdvpss_l4_ick",		&hdvpss_l4_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk6_ck",			&sysclk6_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"l3_slow_ick",			&l3_slow_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"l4_slow_ick",			&l4_slow_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart1_ick",			&uart1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart2_ick",			&uart2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart3_ick",			&uart3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart4_ick",			&uart4_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"uart5_ick",			&uart5_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"uart6_ick",			&uart6_ick,			CK_TI814X | CK_TI811X),
	CLK("omap_i2c.1",	"ick",				&i2c1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_i2c.2",	"ick",				&i2c2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_i2c.3",	"ick",				&i2c3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_i2c.4",	"ick",				&i2c4_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.1",	"ick",				&mcspi1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.2",	"ick",				&mcspi2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.3",	"ick",				&mcspi3_ick,			CK_TI814X | CK_TI811X),
	CLK("omap2_mcspi.4",	"ick",				&mcspi4_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"sdio_ick",			&sdio_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt1_ick",			&gpt1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt2_ick",			&gpt2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt3_ick",			&gpt3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt4_ick",			&gpt4_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt5_ick",			&gpt5_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt6_ick",			&gpt6_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt7_ick",			&gpt7_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt8_ick",			&gpt8_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio234_ick",			&gpio234_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio1_ick",			&gpio1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio2_ick",			&gpio2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio3_ick",			&gpio3_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio4_ick",			&gpio4_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"prcm_ick",			&prcm_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"smartcard1_ick",		&smartcard1_ick,		CK_TI814X),
	CLK(NULL,		"smartcard2_ick",		&smartcard2_ick,		CK_TI814X),
	CLK(NULL,		"mcasp1_ick",			&mcasp1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp2_ick",			&mcasp2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp3_ick",			&mcasp3_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcbsp_ick",			&mcbsp_ick,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"gpmc_fck",			&gpmc_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hdmi_ick",			&hdmi_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mlbp_ick",			&mlbp_ick,			CK_TI814X | CK_TI811X),
	CLK("omap_wdt",		"wdt1_ick",			&wdt1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_wdt",		"wdt2_ick",			&wdt2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sync_timer_ick",		&sync_timer_ick,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"pata_ick",			&pata_ick,			CK_TI814X),
	CLK(NULL,		"mailbox_ick",			&mailbox_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"spinbox_ick",			&spinbox_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sr1_ick",			&sr1_ick,			CK_TI814X | CK_DM385),
	CLK(NULL,		"sr2_ick",			&sr2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sr3_ick",			&sr3_ick,			CK_TI814X | CK_DM385),
	CLK(NULL,		"sr4_ick",			&sr4_ick,			CK_TI814X | CK_TI811X),
	CLK("ti81xx-usbss",	"usb_ick",			&usbotg_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mmu_cfg_ick",			&mmu_cfg_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"p1500_ick",			&p1500_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"elm_ick",			&elm_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"elm_fck",			&elm_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.0",	"ick",				&mmchs1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.1",	"ick",				&mmchs2_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"atl_ick",			&atl_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"fdif_enb_ck",			&fdif_enb_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"rtc_c32k_ick",			&rtc_c32k_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dcan0_ick",			&dcan0_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dcan1_ick",			&dcan1_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"iss_dpll_ck",			&iss_dpll_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"iss_ick",			&iss_ick,			CK_TI814X | CK_DM385),
	CLK(NULL,		"isp_ick",			&isp_ick,			CK_TI814X | CK_DM385),
	CLK(NULL,		"tppss_tso_ick",		&tppss_tso_ick,			CK_TI814X),
	CLK(NULL,		"iss_dpll_d2_ck",		&iss_dpll_d2_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ducati_ick",			&ducati_ick,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hdvpss_dpll_ck",		&hdvpss_dpll_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"hdvpss_proc_fck",		&hdvpss_proc_fck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hdvpss_proc_d2_fck",		&hdvpss_proc_d2_fck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dvi_ch1_ck",			&dvi_ch1_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dvi_ch2_ck",			&dvi_ch2_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dvi_ch3_ck",			&dvi_ch3_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dvi_ch4_ck",			&dvi_ch4_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dvoi1_ck",			&dvoi1_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dvoi2_ck",			&dvoi2_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"usb_dpll_clkin_ck",		&usb_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"usb_dpll_ck",			&usb_dpll_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"usb_phy0_rclk_ick",		&usb_phy0_rclk_ick,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"usb_phy1_rclk_ick",		&usb_phy1_rclk_ick,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"usb_dpll_div5_ck",		&usb_dpll_div5_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk10_ck",			&sysclk10_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.1",	"fck",				&mcspi1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.2",	"fck",				&mcspi2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.3",	"fck",				&mcspi3_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap2_mcspi.4",	"fck",				&mcspi4_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"i2c02_ck",			&i2c02_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"i2c13_ck",			&i2c13_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_i2c.1",	"fck",				&i2c1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_i2c.2",	"fck",				&i2c2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"i2c3_fck",			&i2c3_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_i2c.4",	"fck",				&i2c4_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart1_fck",			&uart1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart2_fck",			&uart2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart3_fck",			&uart3_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hdmi_cec_dcc_fck",		&hdmi_cec_dcc_fck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"sysclk8_ck",			&sysclk8_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.0",	"fck",				&mmchs1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.1",	"fck",				&mmchs2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.2",	"fck",				&mmchs3_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"uart4_fck",			&uart4_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"uart5_fck",			&uart5_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"uart6_fck",			&uart6_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"uart78_fck",			&uart78_fck,			CK_TI811X),
	CLK(NULL,		"securess_fck",			&securess_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"tppss_fck",			&tppss_fck,			CK_TI814X),
	CLK(NULL,		"csi2_phy_fck",			&csi2_phy_fck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"ddr_dpll_clkin_ck",		&ddr_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ddr_dpll_ck",			&ddr_dpll_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ddr0_phy_fck",			&ddr0_phy_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ddr1_phy_fck",			&ddr1_phy_fck,			CK_TI814X),
	CLK(NULL,		"ddr0_half_fck",		&ddr0_half_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ddr1_half_fck",		&ddr1_half_fck,			CK_TI814X),
	CLK(NULL,		"ddr0_phy_d2_fck",		&ddr0_phy_d2_fck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ddr0_emif_fck",		&ddr0_emif_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dmm_phy_fck",			&dmm_phy_fck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"ddr1_phy_d2_fck",		&ddr1_phy_d2_fck,		CK_TI814X),
	CLK(NULL,		"ddr1_emif_fck",		&ddr1_emif_fck,			CK_TI814X),
	CLK(NULL,		"video0_dpll_clkin_ck",		&video0_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"video0_dpll_ck",		&video0_dpll_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"video1_dpll_clkin_ck",		&video1_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"video1_dpll_ck",		&video1_dpll_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hdmi_dpll_clkin_ck",		&hdmi_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hdmi_dpll_ck",			&hdmi_dpll_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"video_m_pclk_ck",		&video_m_pclk_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"hdmi_phy_tclk_ck",		&hdmi_phy_tclk_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"hdmi_dpll_muxout_ck",		&hdmi_dpll_muxout_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"video012_dpll_muxout_ck",	&video012_dpll_muxout_ck,	CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk16_d1mux_ck",		&sysclk16_d1mux_ck,		CK_TI814X | CK_TI811X),
	CLK(NULL,		"sysclk16_b3mux_ck",		&sysclk16_b3mux_ck,		CK_TI814X | CK_TI811X),
	CLK(NULL,		"sysclk14_c1mux_ck",		&sysclk14_c1mux_ck,		CK_TI814X | CK_TI811X),
	CLK(NULL,		"sysclk16_ck",			&sysclk16_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"tppss_stc1_fck",		&tppss_stc1_fck,		CK_TI814X),
	CLK(NULL,		"hd_venc_g_ck",			&hd_venc_g_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"hd_venc_d_ck",			&hd_venc_d_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dtc0_logic_ck",		&dtc0_logic_ck,			CK_TI811X),
	CLK(NULL,		"dtc1_logic_ck",		&dtc1_logic_ck,			CK_TI811X),
	CLK(NULL,		"hd_venc_a_ck",			&hd_venc_a_ck,			CK_DM385),
	CLK(NULL,		"hd_dac_ck",			&hd_dac_ck,			CK_DM385),
	CLK(NULL,		"hdmi_phy_gclk_ck",		&hdmi_phy_gclk_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"sd_venc_ck",			&sd_venc_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk14_ck",			&sysclk14_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"tppss_stc0_fck",		&tppss_stc0_fck,		CK_TI814X),
	CLK(NULL,		"audio_dpll_clk2_ck",		&audio_dpll_clk2_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"audio_dpll_clkin_ck",		&audio_dpll_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"audio_dpll_ck",		&audio_dpll_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ducati_mux_out_ck",		&ducati_mux_out_ck,		CK_TI811X),
	CLK(NULL,		"ducati_mux_out_div2_ck",	&ducati_mux_out_div2_ck,	CK_TI811X),
	CLK(NULL,		"dss_mux_out_ck",		&dss_mux_out_ck,		CK_TI811X),
	CLK(NULL,		"audio_dpll_clk1_ck",		&audio_dpll_clk1_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"audio_prcm_clkin_ck",		&audio_prcm_clkin_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk18_ck",			&sysclk18_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"rtc_c32k_fck",			&rtc_c32k_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"rtcss_aux_ck",			&rtcss_aux_ck,			CK_TI811X),
	CLK(NULL,		"sysclk19_ck",			&sysclk19_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk20_ck",			&sysclk20_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk21_ck",			&sysclk21_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sysclk22_ck",			&sysclk22_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"audio_prcm1_out_ck",		&audio_prcm1_out_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcbsp_fck",			&mcbsp_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("davinci-mcasp.0",	NULL,				&mcasp1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("davinci-mcasp.1",	NULL,				&mcasp2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("davinci-mcasp.2",	NULL,				&mcasp3_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"hdmi_i2s_ck",			&hdmi_i2s_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"hdmi_i2s_fck",			&hdmi_i2s_fck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"tppss_tso_fck",		&tppss_tso_fck,			CK_TI814X),
	CLK(NULL,		"atl_fck",			&atl_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio234_dbck",			&gpio234_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio1_dbck",			&gpio1_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio2_dbck",			&gpio2_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio3_dbck",			&gpio3_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpio4_dbck",			&gpio4_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"rtc_fck",			&rtc_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.0",	"mmchs1_dbck",			&mmchs1_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.1",	"mmchs2_dbck",			&mmchs2_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("mmci-omap-hs.2",	"mmchs3_dbck",			&mmchs3_dbck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sync_timer_fck",		&sync_timer_fck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"bandgaps_fck",			&bandgaps_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"arm_oper_fck",			&arm_oper_fck,			CK_TI814X),
	CLK(NULL,		"gpt1_fck",			&gpt1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt2_fck",			&gpt2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt3_fck",			&gpt3_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt4_fck",			&gpt4_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt5_fck",			&gpt5_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt6_fck",			&gpt6_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt7_fck",			&gpt7_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"gpt8_fck",			&gpt8_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp_auxclk_mux0_ck",		&mcasp_auxclk_mux0_ck,		CK_TI814X | CK_TI811X),
	CLK("davinci-mcasp.3",	NULL,				&mcasp4_fck,			CK_TI814X | CK_TI811X),
	CLK("davinci-mcasp.4",	NULL,				&mcasp5_fck,			CK_TI814X | CK_TI811X),
	CLK("davinci-mcasp.5",	NULL,				&mcasp6_fck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp1_ahx_ck",		&mcasp1_ahx_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp1_ahr_ck",		&mcasp1_ahr_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp2_ahx_ck",		&mcasp2_ahx_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp2_ahr_ck",		&mcasp2_ahr_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"mcasp3_ahx_ck",		&mcasp3_ahx_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp4_ahx_ck",		&mcasp4_ahx_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp5_ahx_ck",		&mcasp5_ahx_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"mcasp6_ahx_ck",		&mcasp6_ahx_ck,			CK_TI814X | CK_TI811X),
	CLK(NULL,		"cpts_rft_clk_ck",		&cpts_rft_clk_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"cpts_rft_div5_ck",		&cpts_rft_div5_ck,		CK_DM385),
	CLK(NULL,		"cpts_rft_div2_ck",		&cpts_rft_div2_ck,		CK_DM385),
	CLK(NULL,		"ljcb_serdesp_ck",		&ljcb_serdesp_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"ljcb_serdesn_ck",		&ljcb_serdesn_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"pciessp_ck",			&pciessp_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"pciessn_ck",			&pciessn_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"pciess_20m_ck",		&pciess_20m_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"pciess_50m_ck",		&pciess_50m_ck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"pciess_125m_ck",		&pciess_125m_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"satassp_ck",			&satassp_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"satassn_ck",			&satassn_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"satass_20m_ck",		&satass_20m_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"satass_50m_ck",		&satass_50m_ck,			CK_TI814X | CK_DM385),
	CLK(NULL,		"satass_125m_ck",		&satass_125m_ck,		CK_TI814X | CK_DM385),
	CLK(NULL,		"sata1ssp_ck",			&sata1ssp_ck,			CK_DM385),
	CLK(NULL,		"sata1ssn_ck",			&sata1ssn_ck,			CK_DM385),
	CLK(NULL,		"sata1ss_20m_ck",		&sata1ss_20m_ck,		CK_DM385),
	CLK(NULL,		"sata1ss_50m_ck",		&sata1ss_50m_ck,		CK_DM385),
	CLK(NULL,		"sata1ss_125m_ck",		&sata1ss_125m_ck,		CK_DM385),
	CLK(NULL,		"sata01_50m_mux_out_ck",	&sata01_50m_mux_out_ck,		CK_DM385),
	CLK(NULL,		"sata01_125m_mux_out_ck",	&sata01_125m_mux_out_ck,	CK_DM385),
	CLK(NULL,		"gmac0to1_mux_out_ck",		&gmac0to1_mux_out_ck,		CK_DM385),
	CLK(NULL,		"gmac_125_clk_mux_out_ck",	&gmac_125_clk_mux_out_ck,	CK_TI811X),
	CLK(NULL,		"gmac_125_clk_d4_ck",		&gmac_125_clk_d4_ck,		CK_TI811X),
	CLK(NULL,		"gmac_125_clk_d5_ck",		&gmac_125_clk_d5_ck,		CK_TI811X),
	CLK(NULL,		"gmac_125_clk_d2_ck",		&gmac_125_clk_d2_ck,		CK_TI811X),
	CLK(NULL,		"gmac_50_clk_mux_out_ck",	&gmac_50_clk_mux_out_ck,	CK_TI811X),
	CLK(NULL,		"emac_rmii_fck",		&emac_rmii_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"emac_gmii_fck",		&emac_gmii_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"icss_ocp_ck",			&icss_ocp_ck,			CK_TI811X),
	CLK(NULL,		"icss_oep_ck",			&icss_oep_ck,			CK_TI811X),
	CLK("omap_wdt",		"wdt1_fck",			&wdt1_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK("omap_wdt",		"wdt2_fck",			&wdt2_fck,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"dummy_clk_ck",			&dummy_clk_ck,			CK_DM385),
	CLK(NULL,		"clkout_prcm_mux_ck",		&clkout_prcm_mux_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"clkout_prcm_ck",		&clkout_prcm_ck,		CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sys_clkout1",			&sys_clkout1,			CK_TI814X | CK_DM385 | CK_TI811X),
	CLK(NULL,		"sys_clkout2",			&sys_clkout2,			CK_TI814X | CK_DM385 | CK_TI811X),
};

void _update_fixed_divisors(void)
{
	if (cpu_is_dm385() || (cpu_is_ti814x() &&
			omap_rev() > TI8148_REV_ES1_0)) {
		usb_dpll_div5_ck.fixed_div = 1;
	} else {
		usb_dpll_div5_ck.fixed_div = 5;
	}
}

void _update_data_for_dm385(void)
{
	/* Update osc1 rate */
	osc1_clkin_ck.rate = 27000000;
	/* update gmac0to1 mux sel */
	gmac0to1_mux_out_ck.clksel = gmac0to1_385_mux_sel;

	/* Update rmii and gmii source selection */
	emac_rmii_fck.clksel	= rmii_mux_sel;
	emac_gmii_fck.clksel	= gmii_mux_sel;
	/* remove dsp_pll_ck from sources */
	clkout_prcm_mux_ck.clksel = clkout0to3_385_mux_sel;
	sys_clkout1.clksel	= clkout0to10_385_mux_sel;
	sys_clkout2.clksel	= clkout0to10_385_mux_sel;
}

void _update_data_for_ti811x(void)
{
	sysclk4_ck.parent	= &iss_dpll_d2_ck;
	cpts_rft_clk_ck.clksel	= cpts0to4_rft_clk_mux_811x_sel;
	emac_gmii_fck.parent	= &gmac_125_clk_d2_ck;
	emac_rmii_fck.clksel	= rmii_811x_mux_sel;
	rtc_c32k_fck.parent	= &osc_32k_ck;
	audio_prcm_clkin_ck.clksel	= rtc_clkin32_mux_811x_sel;

	/* gptimer no of inputs and sources changed */
	gpt1_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt1_fck.clksel_mask	= TI811X_DMTIMER1_CLKS_MASK;
	gpt2_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt2_fck.clksel_mask	= TI811X_DMTIMER2_CLKS_MASK;
	gpt3_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt3_fck.clksel_mask	= TI811X_DMTIMER3_CLKS_MASK;
	gpt4_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt4_fck.clksel_mask	= TI811X_DMTIMER4_CLKS_MASK;
	gpt5_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt5_fck.clksel_mask	= TI811X_DMTIMER5_CLKS_MASK;
	gpt6_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt6_fck.clksel_mask	= TI811X_DMTIMER6_CLKS_MASK;
	gpt7_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt7_fck.clksel_mask	= TI811X_DMTIMER7_CLKS_MASK;
	gpt8_fck.clksel		= gpt0to7_fclk_mux_811x_sel;
	gpt8_fck.clksel_mask	= TI811X_DMTIMER8_CLKS_MASK;

	clkout_prcm_mux_ck.clksel	= clkout0to3_811x_mux_sel;
	sys_clkout1.clksel		= clkout0to10_811x_mux_sel;
	sys_clkout2.clksel		= clkout0to10_811x_mux_sel;
}

int __init ti814x_clk_init(void)
{
	struct omap_clk *c;
	u32 cpu_clkflg = CK_TI814X;

	if (cpu_is_ti81xx()) {
		if (cpu_is_dm385()) {
			cpu_mask = RATE_IN_DM385;
			cpu_clkflg = CK_DM385;
		} else if (cpu_is_ti811x()) {
			cpu_mask = RATE_IN_TI811X;
			cpu_clkflg = CK_TI811X;
		} else {
			cpu_mask = RATE_IN_TI814X;
			cpu_clkflg = CK_TI814X;
		}
	}
	_update_fixed_divisors();
	if (cpu_is_dm385())
		_update_data_for_dm385();
	if (cpu_is_ti811x())
		_update_data_for_ti811x();

	clk_init(&omap2_clk_functions);

	for (c = ti814x_clks; c < ti814x_clks + ARRAY_SIZE(ti814x_clks); c++)
		clk_preinit(c->lk.clk);

	for (c = ti814x_clks; c < ti814x_clks + ARRAY_SIZE(ti814x_clks); c++) {
		if (c->cpu & cpu_clkflg) {
			clkdev_add(&c->lk);
			clk_register(c->lk.clk);
			omap2_init_clk_clkdm(c->lk.clk);
		}
	}

	recalculate_root_clocks();

	/*
	* Only enable those clocks we will need, let the drivers
	* enable other clocks as necessary
	*/

	clk_enable_init_clocks();

	return 0;
}
