---
layout: home
author_profile: true
---

<div class="home-publications">

  <!-- Publications -->
  <section class="publications">
    <h2>ðŸ“š Publications</h2>
    
    <div class="publication-year">
      <h3>2025</h3>
      <div class="publication-list">
        <p>Andrew Fan, <strong>Y. Wu</strong>, Tanvir Arafin. 
          "GPU Acceleration of the Sum-Check Protocol Over Binary Tower Fields for Verifiable Computing", 
          <em>DATE'25</em>, Verona, Italy.</p>

        <p><strong>Y. Wu</strong>, Qian Wang, Tanvir Arafin. 
          "SHAFI: Securing Hash-Based Post-Quantum Cryptography from Hardware Fault Injection Attacks", 
          <em>AsianHOST'25</em>, Nanjing, China.</p>

        <p><strong>Y. Wu</strong>, Tanvir Arafin. 
          "Energy-Efficient Acceleration of Hash-Based Post-Quantum Cryptographic Schemes on Embedded Spatial Architectures", 
          <em>PACT'25</em>, Irvine, California, USA. <strong>(27.8% acceptance rate)</strong></p>

        <p><strong>Y. Wu</strong>, Tanvir Arafin. 
          "Accelerating Torus Fully Homomorphic Encryption on Energy-Efficient Heterogeneous Architecture", 
          <em>ICCD'25</em>, Dallas, USA. <strong>(25.5% acceptance rate)</strong></p>

        <p><strong>Y. Wu</strong> and M. T. Arafin, 
          "ArKANe: Accelerating Kolmogorov-Arnold Networks on Reconfigurable Spatial Architectures", 
          <em>IEEE Embedded Systems Letters</em>, 2025. <strong>(Impact Factor 1.7)</strong></p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2024</h3>
      <div class="publication-list">
        <p><strong>Y. Wu</strong> and M. T. Arafin, 
          "Ising Model Processors on a Spatial Computing Architecture", 
          <em>IEEE 67th International Midwest Symposium on Circuits and Systems (MWSCAS)</em>, 
          Springfield, MA, USA, 2024, pp. 1383â€“1387.</p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2022</h3>
      <div class="publication-list">
        <p><strong>Y. Cao, Y. Wu</strong>, L. Qin, S. Chen, and C. H. Chang, 
          "Areas, Time and Energy Efficient Multicore Hardware Accelerator for Extended Merkle Signature Scheme", 
          <em>IEEE TCAS-I</em>, Early Access, 2022.</p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2021</h3>
      <div class="publication-list">
        <p><strong>Y. Cao, Y. Wu</strong>, X. Lu, S. Chen, J. Ye, and C. H. Chang, 
          "An Efficient Full Hardware Implementation of Extended Merkle Signature Scheme", 
          <em>IEEE TCAS-I</em>, vol.69, no.2, pp. 682â€“693, Feb. 2021. 
          <strong>(Impact Factor 1.18)</strong></p>
      </div>
    </div>

    <div class="publication-year">
      <h3>2020</h3>
      <div class="publication-list">
        <p><strong>W. Zheng, Y. Wu</strong>, et al. 
          "Accelerating hybrid and compact neural networks targeting perception and control domains with coarse-grained dataflow reconfiguration", 
          <em>J. Semiconductor</em>, vol.41, no.2, 2020. 
          <strong>(Impact Factor 0.23)</strong></p>
      </div>
    </div>
  </section>

  <!-- Experience -->
  <section class="experience">
    <h2>ðŸ’¼ Experience</h2>

    <div class="experience-item">
      <h3>Fisilink Microelectronics Technology Co., Ltd.</h3>
      <p><em>Internship of Digital Integrated Circuit Design</em><br>
      Suzhou, China | Jun. 2020 â€“ Sep. 2020</p>
      <ul>
        <li>XMSS Hardware Accelerators: Learned and implemented XMSS in hardware.</li>
        <li>Electronic Control Unit: Constructed fast verify modules for vehicles achieving 2200 verifications per second.</li>
        <li>Fast Modular Application Accelerators: Built modular accelerators for high-performance NTT implementation.</li>
      </ul>
    </div>

    <div class="experience-item">
      <h3>University of Chinese Academy of Sciences</h3>
      <p><em>Research Assistant</em><br>
      Shenzhen, China | Oct. 2019 â€“ Jan. 2020</p>
      <ul>
        <li>Implemented LSTM Hardware Accelerators for recurrent neural networks.</li>
        <li>Built lightweight accelerators for floating-point operations used in neural networks.</li>
      </ul>
    </div>
  </section>

  <!-- Research Interests -->
  <section class="research-interests">
    <h2>ðŸŽ¯ Research Interests</h2>
    <ul>
      <li>Hardware Acceleration</li>
      <li>Spatial Computing Architecture</li>
      <li>Post-Quantum Cryptography</li>
      <li>Side-Channel Attack</li>
      <li>Fully Homomorphic Encryption</li>
      <li>Ising Model</li>
    </ul>
  </section>

  <!-- Technical Skills -->
  <section class="technical-skills">
    <h2>ðŸ’» Technical Skills</h2>
    <ul>
      <li><strong>Programming:</strong> Verilog, C, Python</li>
      <li><strong>Hardware Platforms:</strong> ZYNQ, VCK190, Artix-7</li>
      <li><strong>Expertise:</strong> Hardware accelerators for cryptographic algorithms</li>
    </ul>
  </section>

  <!-- Reference -->
  <section class="reference">
    <h2>ðŸ“§ Reference</h2>
    <p><strong>Tanvir Arafin, Ph.D.</strong><br>
    Assistant Professor, Cyber Security Engineering Department, George Mason University<br>
    <a href="mailto:marafin@gmu.edu">marafin@gmu.edu</a></p>
  </section>

</div>

<style>
body, .home-publications {
  font-family: "Times New Roman", Times, serif;
  line-height: 1.6;
  color: #1a1a1a;
  background-color: #fafafa;
  margin: 2rem 0;
}

/* Headings */
h2 {
  color: #003366;
  border-bottom: 2px solid #d9d9d9;
  padding-bottom: 0.3rem;
  margin-top: 2rem;
  font-weight: bold;
}

h3 {
  color: #333333;
  font-weight: 600;
  margin-top: 1.2rem;
}

/* Publication lists */
.publication-list p {
  margin-bottom: 0.8rem;
}

/* Research interests & skills */
.research-interests ul,
.technical-skills ul {
  list-style: none;
  padding: 0;
  margin-top: 0.5rem;
}

.research-interests li,
.technical-skills li {
  margin: 0.3rem 0;
}

/* Experience section */
.experience-item {
  margin-top: 1rem;
}

.experience-item ul {
  margin-top: 0.5rem;
  margin-left: 1.5rem;
}

.experience-item li {
  margin-bottom: 0.3rem;
}

/* Reference */
.reference a {
  color: #004080;
  text-decoration: none;
}

.reference a:hover {
  text-decoration: underline;
}
</style>
