
---------- Begin Simulation Statistics ----------
final_tick                               6461673545600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 186507                       # Simulator instruction rate (inst/s)
host_mem_usage                               17023184                       # Number of bytes of host memory used
host_op_rate                                   192213                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.36                       # Real time elapsed on the host
host_tick_rate                              143674114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000026                       # Number of instructions simulated
sim_ops                                       1030631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000770                       # Number of seconds simulated
sim_ticks                                   770369200                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          24                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   24                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  18                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     72.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     28.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        17330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43044                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            924693                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           754155                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1030606                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.925894                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.925894                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        24978                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           417126                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  2803                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.888380                       # Inst execution rate
system.switch_cpus.iew.exec_refs               623520                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              89301                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          389070                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        650865                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       125323                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2309854                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        534219                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        34952                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1710929                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          22978                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           935                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15008                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         9970                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2018120                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1582710                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.511160                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1031582                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.821804                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1591641                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1844858                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1142724                       # number of integer regfile writes
system.switch_cpus.ipc                       0.519239                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.519239                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1087113     62.27%     62.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3085      0.18%     62.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          1261      0.07%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       559919     32.07%     94.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94506      5.41%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1745884                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              730389                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.418349                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          338478     46.34%     46.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            266      0.04%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               6      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     46.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         369141     50.54%     96.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         22498      3.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2476273                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6266744                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1582710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3583429                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2307051                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1745884                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1276319                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       121629                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1279358                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1922961                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.907914                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.229716                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1124790     58.49%     58.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       231634     12.05%     70.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       229866     11.95%     82.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       292337     15.20%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44163      2.30%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          171      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1922961                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.906530                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        36416                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         8195                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       650865                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       125323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         4179494                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1925898                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        50970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       102243                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       377557                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           377559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       377557                       # number of overall hits
system.cpu.dcache.overall_hits::total          377559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        99692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99697                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        99692                       # number of overall misses
system.cpu.dcache.overall_misses::total         99697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3791047252                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3791047252                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3791047252                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3791047252                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       477249                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       477256                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       477249                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       477256                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.208889                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.208896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.208889                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.208896                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38027.597520                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38025.690362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38027.597520                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38025.690362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       363808                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             18662                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             449                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.494588                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.734967                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50971                       # number of writebacks
system.cpu.dcache.writebacks::total             50971                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        48465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        48465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        48465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        48465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        51227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        51227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2053928762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2053928762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2053928762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2053928762                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.107338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.107337                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.107338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.107337                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40094.652468                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40094.652468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40094.652468                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40094.652468                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50971                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       333093                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          333095                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        90906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         90911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3567197600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3567197600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       423999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       424006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.714286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.214401                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.214410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39240.507777                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39238.349595                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        42407                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42407                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        48499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1984871600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1984871600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.114385                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.114383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40926.031465                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40926.031465                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        44464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    223849652                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    223849652                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        53250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        53250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.164995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.164995                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25477.993626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25477.993626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         6058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     69057162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69057162                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.051230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051230                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 25314.208944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25314.208944                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.207526                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              427159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.380432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      6460903176800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.098100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.109426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.996521                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996904                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3869275                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3869275                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       543637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           543659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       543637                       # number of overall hits
system.cpu.icache.overall_hits::total          543659                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             69                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total            69                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4062000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4062000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4062000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4062000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       543704                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       543728                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       543704                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       543728                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000123                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000127                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000123                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000127                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 60626.865672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58869.565217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 60626.865672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58869.565217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1125                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   160.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2891200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2891200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2891200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2891200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74133.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74133.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74133.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74133.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       543637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          543659                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4062000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4062000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       543704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       543728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000123                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 60626.865672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58869.565217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2891200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2891200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74133.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74133.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            38.022358                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      6460903176800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    36.022362                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.070356                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.074262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.080078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4349865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4349865                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 6460903186400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    770359200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        31988                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31988                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        31988                       # number of overall hits
system.l2.overall_hits::total                   31988                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        19239                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19285                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           39                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        19239                       # number of overall misses
system.l2.overall_misses::total                 19285                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2858400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1788130400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1790988800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2858400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1788130400                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1790988800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        51227                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51273                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        51227                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51273                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.375564                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.376124                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.375564                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.376124                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73292.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92943.001195                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92869.525538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73292.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92943.001195                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92869.525538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9271                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 726                       # number of writebacks
system.l2.writebacks::total                       726                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         2861                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2861                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         2861                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2861                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        16378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        16378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25931                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2667600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1582382000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1585049600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    834696948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2667600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1582382000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2419746548                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.319714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.320188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.319714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.505744                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        68400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 96616.314568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96549.284278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87733.545091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        68400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 96616.314568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93314.818094                       # average overall mshr miss latency
system.l2.replacements                          17330                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        42716                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            42716                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        42716                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        42716                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9514                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9514                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    834696948                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    834696948                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87733.545091                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87733.545091                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         2124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 605                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     53541200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53541200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.221693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.221693                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88497.851240                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88497.851240                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            605                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     50569400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     50569400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.221693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.221693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83585.785124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83585.785124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               41                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2858400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2858400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             41                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73292.307692                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69717.073171                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           39                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2667600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2667600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.951220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        68400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        68400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29864                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        18634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18639                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1734589200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1734589200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        48498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.384222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.384286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93087.324246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93062.353131                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         2861                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2861                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        15773                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        15773                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1531812600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1531812600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.325230                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.325196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 97116.122488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97116.122488                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   32694                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               33317                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  259                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3075                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6652.748370                       # Cycle average of tags in use
system.l2.tags.total_refs                       84166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     52178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.613055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              6460903550000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6643.250990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     9.497380                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.810944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.812103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.985229                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1696143                       # Number of tag accesses
system.l2.tags.data_accesses                  1696143                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     18538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     32556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000158300926                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               64492                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1348                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       25707                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        726                       # Number of write requests accepted
system.mem_ctrls.readBursts                     51414                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1452                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51414                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1452                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     587.931034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    397.659661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1603.865728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            59     67.82%     67.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           27     31.03%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.402299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.378193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               71     81.61%     81.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      2.30%     83.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     12.64%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.30%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3290496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                92928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4271.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     770265602                       # Total gap between requests
system.mem_ctrls.avgGap                      29140.30                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1186432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2083584                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        91328                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1540082339.740477800369                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 6480009.844630341046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2704656416.689556121826                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 118550949.337019190192                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        18564                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           78                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        32772                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1452                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1008880814                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2338596                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1861563448                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  14443702686                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     54346.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29982.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     56803.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9947453.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1187584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2097280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3290752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        92928                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        92928                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         9278                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           39                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        16385                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          25709                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           726                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       332308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       830770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1541577727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      6480010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2722434905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4271655720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       332308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      6480010                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6812318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    120627876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       120627876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    120627876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       332308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       830770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1541577727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      6480010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2722434905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4392283596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                51172                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1427                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3491                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2010944034                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             191997344                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2872782858                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                39297.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           56139.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               37393                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1049                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.51                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        14141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   237.837777                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   174.621770                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   261.643133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           74      0.52%      0.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10890     77.01%     77.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1186      8.39%     85.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          314      2.22%     88.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          182      1.29%     89.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          132      0.93%     90.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           97      0.69%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           98      0.69%     91.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1168      8.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        14141                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3275008                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              91328                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4251.218766                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              118.550949                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   25.62                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               24.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    73159317.504000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    36069086.592000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   168375352.320000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  2854206.432000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 63171643.584000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 362818024.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 36922741.632000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  743370372.864000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   964.953392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     80673507                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    664205693                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    75993398.208000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    37467959.760000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   170261632.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  4405958.592000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 63171643.584000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 372804032.832000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 28524167.280000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  752628793.056000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   976.971552                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     61671862                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     25480000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    683207338                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              25102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          726                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16604                       # Transaction distribution
system.membus.trans_dist::ReadExReq               605                       # Transaction distribution
system.membus.trans_dist::ReadExResp              605                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          25109                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        68751                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  68751                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3383424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3383424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   25714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               25714                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            62554589                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          235362251                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          785358                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       570285                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        22963                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       246459                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          246127                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.865292                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           82645                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        84165                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        76088                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         8077                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          471                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1212934                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        22935                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1579563                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.653155                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.309671                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1191577     75.44%     75.44% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       108717      6.88%     82.32% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        82407      5.22%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        29279      1.85%     89.39% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       167583     10.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1579563                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1001096                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1031700                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              351148                       # Number of memory references committed
system.switch_cpus.commit.loads                297898                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             259328                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              828587                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         23786                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       677370     65.66%     65.66% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         2202      0.21%     65.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv          980      0.09%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.96% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       297898     28.87%     94.84% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        53250      5.16%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1031700                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       167583                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            90918                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1289072                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            453142                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         66840                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          22978                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       213548                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            58                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        2564906                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        155397                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        18234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2957637                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              785358                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       404860                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1881278                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           46012                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          312                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            543706                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            51                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1922961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.578586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.469103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1162191     60.44%     60.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           108421      5.64%     66.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           140479      7.31%     73.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           139776      7.27%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           160448      8.34%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            12047      0.63%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            11824      0.61%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            48318      2.51%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           139457      7.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1922961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.407788                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.535718                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               18638                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          352925                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           59                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          72073                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          121                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          15474                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    770369200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          22978                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           167965                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          810086                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            440139                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        481782                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        2377100                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         78990                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4533                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          66386                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       439686                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2866923                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             4035278                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          2564036                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1279483                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1587251                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            270175                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3656614                       # The number of ROB reads
system.switch_cpus.rob.writes                 4834514                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1030606                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             48541                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        42716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16604                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            12871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            41                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48503                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           82                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       153429                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                153511                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13081216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13086464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30201                       # Total snoops (count)
system.tol2bus.snoopTraffic                     92928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            81474                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002848                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053287                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81242     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    232      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81474                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6461673545600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          122446400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             78000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         102444000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            13.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6469594586400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210704                       # Simulator instruction rate (inst/s)
host_mem_usage                               17023184                       # Number of bytes of host memory used
host_op_rate                                   217587                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    52.21                       # Real time elapsed on the host
host_tick_rate                              151726108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000026                       # Number of instructions simulated
sim_ops                                      11359373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007921                       # Number of seconds simulated
sim_ticks                                  7921040800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       275262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        550408                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           9149592                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7445271                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10328742                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.980260                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.980260                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts       202755                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3974776                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 22762                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.831127                       # Inst execution rate
system.switch_cpus.iew.exec_refs              6030292                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             838294                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         4079491                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6230800                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1145680                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     21696712                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5191998                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       300915                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16458482                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          2070                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         191762                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         16557                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          279                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       107072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        95683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          19833740                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              15288887                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.508792                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          10091241                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.772065                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               15367765                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17742392                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        11066567                       # number of integer regfile writes
system.switch_cpus.ipc                       0.504984                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.504984                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10419499     62.17%     62.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        27751      0.17%     62.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         10728      0.06%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd           20      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc           41      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     62.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5413556     32.30%     94.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       887804      5.30%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16759399                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             6790026                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.405147                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3063335     45.12%     45.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1839      0.03%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              15      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             13      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            2      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     45.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3538394     52.11%     97.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        186428      2.75%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       23549346                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     61135151                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15288856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     33019225                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           21673950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16759399                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     11345192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1023877                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     11287614                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19802602                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.846323                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.196120                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11966766     60.43%     60.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2447126     12.36%     72.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2271963     11.47%     84.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2700184     13.64%     97.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       415021      2.10%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         1541      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19802602                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.846323                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             79                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads          150                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           31                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes          176                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       345021                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       138350                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6230800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1145680                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        39297996                       # number of misc regfile reads
system.switch_cpus.numCycles                 19802602                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.pred_regfile_reads               6                       # number of predicate regfile reads
system.switch_cpus.vec_regfile_reads               78                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              31                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       558284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2727                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1116566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2727                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      3570908                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3570908                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3570908                       # number of overall hits
system.cpu.dcache.overall_hits::total         3570908                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      1096204                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1096204                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1096204                       # number of overall misses
system.cpu.dcache.overall_misses::total       1096204                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41757203172                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41757203172                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41757203172                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41757203172                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4667112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4667112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4667112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4667112                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.234878                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.234878                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.234878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.234878                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38092.547712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38092.547712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38092.547712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38092.547712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3376817                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       360463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            196017                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4968                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.227164                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    72.556965                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       558283                       # number of writebacks
system.cpu.dcache.writebacks::total            558283                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       537926                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       537926                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       537926                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       537926                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       558278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       558278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       558278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       558278                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21728770051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21728770051                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21728770051                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21728770051                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.119620                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.119620                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.119620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.119620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38921.057342                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38921.057342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38921.057342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38921.057342                       # average overall mshr miss latency
system.cpu.dcache.replacements                 558283                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3154198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3154198                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1010933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1010933                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  39413969200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39413969200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4165131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4165131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.242713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.242713                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 38987.716496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38987.716496                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       479441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       479441                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       531492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       531492                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  21002305200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21002305200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.127605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.127605                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 39515.750378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39515.750378                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       416710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         416710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        85271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        85271                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2343233972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2343233972                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       501981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       501981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.169869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.169869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27479.846278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27479.846278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        58485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58485                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        26786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        26786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    726464851                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    726464851                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.053361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27121.065146                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27121.065146                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4130818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            558539                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.395756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37895179                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37895179                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      4962527                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4962527                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4962527                       # number of overall hits
system.cpu.icache.overall_hits::total         4962527                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              6                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total             6                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst       649200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       649200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst       649200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       649200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      4962533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4962533                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4962533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4962533                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst       108200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       108200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst       108200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       108200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst       448400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       448400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst       448400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       448400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst       112100                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       112100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst       112100                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       112100                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4962527                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4962527                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             6                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst       649200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       649200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4962533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4962533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst       108200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       108200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst       448400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       448400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst       112100                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       112100                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            43.914547                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5506231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          122360.688889                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    41.914547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.081864                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.085771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.087891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39700268                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39700268                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   7921040800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       355028                       # number of demand (read+write) hits
system.l2.demand_hits::total                   355028                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       355028                       # number of overall hits
system.l2.overall_hits::total                  355028                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       203250                       # number of demand (read+write) misses
system.l2.demand_misses::total                 203254                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       203250                       # number of overall misses
system.l2.overall_misses::total                203254                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       443600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  18784964000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18785407600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       443600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  18784964000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18785407600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       558278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               558282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       558278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              558282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.364066                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.364070                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.364066                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.364070                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       110900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 92422.947109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92423.310734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       110900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 92422.947109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92423.310734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    105302                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               14941                       # number of writebacks
system.l2.writebacks::total                     14941                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        33516                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33516                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        33516                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33516                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       169734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            169738                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       108027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       169734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277765                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       424000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  16482994400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16483418400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   9654665168                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       424000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  16482994400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26138083568                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.304031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.304036                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.304031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.497535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst       106000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 97110.740335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97110.949817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89372.704676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst       106000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 97110.740335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94101.429511                       # average overall mshr miss latency
system.l2.replacements                         275253                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        90254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            90254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        90254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        90254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       468021                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           468021                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       468021                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       468021                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       108027                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         108027                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   9654665168                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   9654665168                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89372.704676                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89372.704676                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        20308                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20308                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6479                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    575957200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     575957200                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        26787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.241871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88896.002470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88896.002470                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    544176400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    544176400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.241871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.241871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83990.801050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83990.801050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       443600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       443600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       110900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       110900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       424000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst       106000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       106000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       334720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            334720                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       196771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          196771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18209006800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18209006800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       531491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        531491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.370225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.370225                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 92539.077405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92539.077405                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        33516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       163255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       163255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  15938818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15938818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.307164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.307164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 97631.423234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97631.423234                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  370647                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              379402                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 3558                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 39530                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8026.484814                       # Cycle average of tags in use
system.l2.tags.total_refs                     1026802                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    671774                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.528493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8017.510107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     8.974707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.978700                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001099                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.972534                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  18528609                       # Number of tag accesses
system.l2.tags.data_accesses                 18528609                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     29860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    210458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    337199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000177622484                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              691569                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      275155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14941                       # Number of write requests accepted
system.mem_ctrls.readBursts                    550310                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29882                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2645                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       6.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                550310                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29882                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   50851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   53296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   49569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   37615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  17665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  15480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  10109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     299.550875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    231.773879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    191.789145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            147      8.04%      8.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          245     13.40%     21.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          241     13.18%     34.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          196     10.72%     45.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          227     12.42%     57.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          232     12.69%     70.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          168      9.19%     79.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          114      6.24%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           93      5.09%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           63      3.45%     94.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           37      2.02%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           22      1.20%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           19      1.04%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           11      0.60%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            8      0.44%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            3      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1828                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.332604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.919823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1569     85.83%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      1.59%     87.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              168      9.19%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      1.64%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      1.09%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.22%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.27%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1828                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  169280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                35219840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1912448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   4446.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7920929998                       # Total gap between requests
system.mem_ctrls.avgGap                      27304.51                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     13469312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     21580736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1910784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1700447244.256083250046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 64637.970303094517                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2724482368.529146194458                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 241228905.171148747206                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       210600                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            8                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       339702                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        29882                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  11757205620                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       542744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  19433418733                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 190279909624                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     55827.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     67843.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     57207.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6367709.98                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     13478912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     21741056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      35220480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1912448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1912448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       105304                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       169852                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         275160                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        14941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         14941                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1701659206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        64638                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   2744722133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       4446445977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        64638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        64638                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    241438979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       241438979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    241438979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1701659206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        64638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   2744722133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      4687884956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               547665                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               29856                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        34619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        31699                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        31650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        35968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        31392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        34171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        37448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        33725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        36386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        34414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        35650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        35883                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        35683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        33930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        33243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        31804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4831                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1844                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          640                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             21967393167                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2054839080                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        31191167097                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40111.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           56953.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              404672                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20042                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.13                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       152822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   241.878054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   176.365584                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   265.305301                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1455      0.95%      0.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       115775     75.76%     76.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13068      8.55%     85.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3583      2.34%     87.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2062      1.35%     88.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1567      1.03%     89.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1283      0.84%     90.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1135      0.74%     91.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12894      8.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       152822                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              35050560                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1910784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             4424.994251                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              241.228905                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   27.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               25.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    782143060.608000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    386094194.640000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1791496540.511994                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  62594120.736000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 656211562.944001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3894893779.391998                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 241690362.815997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  7815123621.647982                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   986.628376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    516832679                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    264680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7139528121                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    827772813.504000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    408621772.944001                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1833285926.303994                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  89304608.736000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 656211562.944001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 3917209879.967991                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 222924550.967998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  7955331115.368001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1004.329016                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    474957856                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    264680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7181402944                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             268683                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14941                       # Transaction distribution
system.membus.trans_dist::CleanEvict           260312                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6479                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6479                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         268676                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       825570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 825570                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     37133184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                37133184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            275155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  275155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              275155                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           832095425                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2519442426                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         7085769                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      5235386                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       191542                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2363291                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2359519                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.840392                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          731818                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       706466                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       680991                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        25475                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1757                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     10831869                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       191537                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     16762245                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.616778                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.290901                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     12939808     77.20%     77.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1045040      6.23%     83.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       769291      4.59%     88.02% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       277470      1.66%     89.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1730636     10.32%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     16762245                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10009834                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10338576                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3539073                       # Number of memory references committed
system.switch_cpus.commit.loads               3037092                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2563741                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8290814                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        214014                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6770801     65.49%     65.49% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        19796      0.19%     65.68% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         8906      0.09%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.77% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3037092     29.38%     95.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       501981      4.86%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10338576                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1730636                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           818566                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      14024946                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           4109785                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        657543                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         191762                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      2061034                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       23714984                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts       1199866                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       137614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               26871949                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             7085769                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      3772328                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              19473221                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          383534                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           4962533                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             6                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     19802602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.392274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.360110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         12829613     64.79%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           996894      5.03%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          1287444      6.50%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          1349229      6.81%     83.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          1440279      7.27%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           100550      0.51%     90.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           126154      0.64%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           449120      2.27%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1223319      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     19802602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.357820                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.356991                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              182948                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3193708                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          279                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         643690                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          776                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         155373                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   7921040800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         191762                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1515475                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         8203269                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           4044196                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       5847900                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       22230027                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        610155                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         46017                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         641620                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           3164                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents            836                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      5402219                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     26982390                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            37909413                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         23933400                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups              263                       # Number of vector rename lookups
system.switch_cpus.rename.vecPredLookups           20                       # Number of vector predicate rename lookups
system.switch_cpus.rename.committedMaps      12972040                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         14010377                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2879728                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 36202054                       # The number of ROB reads
system.switch_cpus.rob.writes                45394996                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10328742                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            531498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105195                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       468030                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          260312                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           149573                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26789                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             4                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       531491                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            8                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1674845                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1674853                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    142920576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              142921088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          424826                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1912448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           983108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052681                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 980372     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2736      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             983108                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7921040800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1339880800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1116566000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
