
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_5632:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x700ffff; valaddr_reg:x3; val_offset:16896*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16896*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5633:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x701ffff; valaddr_reg:x3; val_offset:16899*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16899*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5634:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x703ffff; valaddr_reg:x3; val_offset:16902*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16902*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5635:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x707ffff; valaddr_reg:x3; val_offset:16905*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16905*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5636:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x70fffff; valaddr_reg:x3; val_offset:16908*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16908*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5637:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x71fffff; valaddr_reg:x3; val_offset:16911*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16911*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5638:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x73fffff; valaddr_reg:x3; val_offset:16914*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16914*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5639:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x7400000; valaddr_reg:x3; val_offset:16917*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16917*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5640:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x7600000; valaddr_reg:x3; val_offset:16920*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16920*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5641:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x7700000; valaddr_reg:x3; val_offset:16923*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16923*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5642:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x7780000; valaddr_reg:x3; val_offset:16926*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16926*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5643:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77c0000; valaddr_reg:x3; val_offset:16929*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16929*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5644:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77e0000; valaddr_reg:x3; val_offset:16932*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16932*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5645:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77f0000; valaddr_reg:x3; val_offset:16935*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16935*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5646:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77f8000; valaddr_reg:x3; val_offset:16938*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16938*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5647:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fc000; valaddr_reg:x3; val_offset:16941*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16941*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5648:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fe000; valaddr_reg:x3; val_offset:16944*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16944*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5649:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ff000; valaddr_reg:x3; val_offset:16947*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16947*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5650:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ff800; valaddr_reg:x3; val_offset:16950*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16950*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5651:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ffc00; valaddr_reg:x3; val_offset:16953*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16953*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5652:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ffe00; valaddr_reg:x3; val_offset:16956*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16956*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5653:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fff00; valaddr_reg:x3; val_offset:16959*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16959*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5654:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fff80; valaddr_reg:x3; val_offset:16962*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16962*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5655:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fffc0; valaddr_reg:x3; val_offset:16965*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16965*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5656:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fffe0; valaddr_reg:x3; val_offset:16968*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16968*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5657:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ffff0; valaddr_reg:x3; val_offset:16971*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16971*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5658:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ffff8; valaddr_reg:x3; val_offset:16974*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16974*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5659:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ffffc; valaddr_reg:x3; val_offset:16977*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16977*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5660:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77ffffe; valaddr_reg:x3; val_offset:16980*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16980*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5661:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7d2144 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x0e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfd2144; op2val:0x0;
op3val:0x77fffff; valaddr_reg:x3; val_offset:16983*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16983*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5662:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:16986*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16986*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5663:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:16989*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16989*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5664:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:16992*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16992*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5665:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:16995*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16995*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5666:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:16998*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 16998*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5667:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:17001*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17001*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5668:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:17004*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17004*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5669:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:17007*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17007*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5670:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:17010*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17010*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5671:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:17013*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17013*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5672:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:17016*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17016*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5673:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:17019*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17019*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5674:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:17022*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17022*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5675:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:17025*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17025*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5676:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:17028*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17028*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5677:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:17031*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17031*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5678:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90000000; valaddr_reg:x3; val_offset:17034*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17034*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5679:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90000001; valaddr_reg:x3; val_offset:17037*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17037*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5680:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90000003; valaddr_reg:x3; val_offset:17040*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17040*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5681:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90000007; valaddr_reg:x3; val_offset:17043*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17043*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5682:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9000000f; valaddr_reg:x3; val_offset:17046*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17046*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5683:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9000001f; valaddr_reg:x3; val_offset:17049*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17049*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5684:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9000003f; valaddr_reg:x3; val_offset:17052*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17052*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5685:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9000007f; valaddr_reg:x3; val_offset:17055*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17055*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5686:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x900000ff; valaddr_reg:x3; val_offset:17058*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17058*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5687:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x900001ff; valaddr_reg:x3; val_offset:17061*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17061*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5688:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x900003ff; valaddr_reg:x3; val_offset:17064*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17064*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5689:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x900007ff; valaddr_reg:x3; val_offset:17067*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17067*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5690:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90000fff; valaddr_reg:x3; val_offset:17070*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17070*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5691:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90001fff; valaddr_reg:x3; val_offset:17073*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17073*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5692:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90003fff; valaddr_reg:x3; val_offset:17076*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17076*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5693:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90007fff; valaddr_reg:x3; val_offset:17079*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17079*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5694:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9000ffff; valaddr_reg:x3; val_offset:17082*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17082*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5695:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9001ffff; valaddr_reg:x3; val_offset:17085*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17085*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5696:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9003ffff; valaddr_reg:x3; val_offset:17088*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17088*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5697:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x9007ffff; valaddr_reg:x3; val_offset:17091*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17091*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5698:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x900fffff; valaddr_reg:x3; val_offset:17094*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17094*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5699:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x901fffff; valaddr_reg:x3; val_offset:17097*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17097*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5700:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x903fffff; valaddr_reg:x3; val_offset:17100*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17100*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5701:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90400000; valaddr_reg:x3; val_offset:17103*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17103*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5702:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90600000; valaddr_reg:x3; val_offset:17106*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17106*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5703:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90700000; valaddr_reg:x3; val_offset:17109*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17109*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5704:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x90780000; valaddr_reg:x3; val_offset:17112*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17112*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5705:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907c0000; valaddr_reg:x3; val_offset:17115*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17115*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5706:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907e0000; valaddr_reg:x3; val_offset:17118*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17118*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5707:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907f0000; valaddr_reg:x3; val_offset:17121*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17121*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5708:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907f8000; valaddr_reg:x3; val_offset:17124*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17124*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5709:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fc000; valaddr_reg:x3; val_offset:17127*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17127*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5710:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fe000; valaddr_reg:x3; val_offset:17130*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17130*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5711:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ff000; valaddr_reg:x3; val_offset:17133*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17133*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5712:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ff800; valaddr_reg:x3; val_offset:17136*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17136*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5713:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ffc00; valaddr_reg:x3; val_offset:17139*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17139*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5714:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ffe00; valaddr_reg:x3; val_offset:17142*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17142*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5715:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fff00; valaddr_reg:x3; val_offset:17145*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17145*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5716:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fff80; valaddr_reg:x3; val_offset:17148*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17148*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5717:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fffc0; valaddr_reg:x3; val_offset:17151*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17151*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5718:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fffe0; valaddr_reg:x3; val_offset:17154*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17154*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5719:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ffff0; valaddr_reg:x3; val_offset:17157*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17157*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5720:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ffff8; valaddr_reg:x3; val_offset:17160*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17160*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5721:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ffffc; valaddr_reg:x3; val_offset:17163*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17163*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5722:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907ffffe; valaddr_reg:x3; val_offset:17166*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17166*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5723:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7db6e9 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dfdb6e9; op2val:0x80000000;
op3val:0x907fffff; valaddr_reg:x3; val_offset:17169*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17169*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5724:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6000000; valaddr_reg:x3; val_offset:17172*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17172*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5725:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6000001; valaddr_reg:x3; val_offset:17175*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17175*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5726:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6000003; valaddr_reg:x3; val_offset:17178*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17178*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5727:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6000007; valaddr_reg:x3; val_offset:17181*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17181*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5728:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb600000f; valaddr_reg:x3; val_offset:17184*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17184*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5729:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb600001f; valaddr_reg:x3; val_offset:17187*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17187*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5730:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb600003f; valaddr_reg:x3; val_offset:17190*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17190*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5731:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb600007f; valaddr_reg:x3; val_offset:17193*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17193*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5732:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb60000ff; valaddr_reg:x3; val_offset:17196*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17196*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5733:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb60001ff; valaddr_reg:x3; val_offset:17199*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17199*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5734:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb60003ff; valaddr_reg:x3; val_offset:17202*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17202*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5735:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb60007ff; valaddr_reg:x3; val_offset:17205*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17205*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5736:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6000fff; valaddr_reg:x3; val_offset:17208*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17208*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5737:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6001fff; valaddr_reg:x3; val_offset:17211*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17211*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5738:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6003fff; valaddr_reg:x3; val_offset:17214*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17214*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5739:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6007fff; valaddr_reg:x3; val_offset:17217*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17217*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5740:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb600ffff; valaddr_reg:x3; val_offset:17220*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17220*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5741:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb601ffff; valaddr_reg:x3; val_offset:17223*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17223*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5742:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb603ffff; valaddr_reg:x3; val_offset:17226*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17226*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5743:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb607ffff; valaddr_reg:x3; val_offset:17229*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17229*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5744:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb60fffff; valaddr_reg:x3; val_offset:17232*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17232*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5745:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb61fffff; valaddr_reg:x3; val_offset:17235*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17235*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5746:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb63fffff; valaddr_reg:x3; val_offset:17238*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17238*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5747:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6400000; valaddr_reg:x3; val_offset:17241*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17241*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5748:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6600000; valaddr_reg:x3; val_offset:17244*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17244*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5749:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6700000; valaddr_reg:x3; val_offset:17247*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17247*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5750:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb6780000; valaddr_reg:x3; val_offset:17250*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17250*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5751:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67c0000; valaddr_reg:x3; val_offset:17253*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17253*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5752:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67e0000; valaddr_reg:x3; val_offset:17256*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17256*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5753:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67f0000; valaddr_reg:x3; val_offset:17259*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17259*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5754:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67f8000; valaddr_reg:x3; val_offset:17262*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17262*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5755:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67fc000; valaddr_reg:x3; val_offset:17265*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17265*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5756:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67fe000; valaddr_reg:x3; val_offset:17268*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17268*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5757:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67ff000; valaddr_reg:x3; val_offset:17271*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17271*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5758:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67ff800; valaddr_reg:x3; val_offset:17274*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17274*0 + 3*44*FLEN/8, x4, x1, x2)

inst_5759:
// fs1 == 0 and fe1 == 0xfb and fm1 == 0x7fd320 and fs2 == 1 and fe2 == 0x02 and fm2 == 0x001673 and fs3 == 1 and fe3 == 0x6c and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7dffd320; op2val:0x81001673;
op3val:0xb67ffc00; valaddr_reg:x3; val_offset:17277*0 + 3*44*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 17277*0 + 3*44*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117506047,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117571583,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117702655,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(117964799,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(118489087,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(119537663,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(121634815,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(121634816,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(123731968,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(124780544,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125304832,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125566976,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125698048,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125763584,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125796352,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125812736,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125820928,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125825024,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125827072,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828096,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828608,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828864,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125828992,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829056,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829088,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829104,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829112,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829116,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829118,32,FLEN)
NAN_BOXED(2113741124,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(125829119,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919104,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919105,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919107,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919111,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919119,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919135,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919167,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919231,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919359,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919615,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415920127,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415921151,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415923199,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415927295,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415935487,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415951871,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415984639,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416050175,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416181247,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416443391,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416967679,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2418016255,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113407,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113408,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2422210560,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423259136,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423783424,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424045568,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424176640,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424242176,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424274944,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424291328,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424299520,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424303616,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424305664,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424306688,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307200,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307456,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307584,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307648,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307680,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307696,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307704,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307708,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307710,32,FLEN)
NAN_BOXED(2113779433,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307711,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453312,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453313,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453315,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453319,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453327,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453343,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453375,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453439,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453567,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053453823,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053454335,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053455359,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053457407,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053461503,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053469695,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053486079,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053518847,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053584383,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053715455,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3053977599,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3054501887,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3055550463,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3057647615,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3057647616,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3059744768,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3060793344,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061317632,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061579776,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061710848,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061776384,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061809152,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061825536,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061833728,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061837824,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061839872,32,FLEN)
NAN_BOXED(2113917728,32,FLEN)
NAN_BOXED(2164266611,32,FLEN)
NAN_BOXED(3061840896,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
