Clock domain crossing data register.