

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_rms_loop_1'
================================================================
* Date:           Wed Oct  1 10:14:51 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      774|      774|  7.740 us|  7.740 us|  774|  774|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- rms_loop_1  |      772|      772|         6|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     207|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     207|     278|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+-----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------+----------------+---------+----+---+-----+-----+
    |mux_325_32_1_1_U419  |mux_325_32_1_1  |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+
    |Total                |                |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln294_fu_1232_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln294_fu_1226_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  30|          21|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   10|         20|
    |i_fu_244                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_244                          |  10|   0|   10|          0|
    |tmp_s_reg_1593                    |  32|   0|   32|          0|
    |trunc_ln203_5_reg_1598            |  16|   0|   16|          0|
    |trunc_ln295_reg_1588              |   5|   0|    5|          0|
    |zext_ln295_reg_1392               |   5|   0|   64|         59|
    |trunc_ln295_reg_1588              |  64|  32|    5|          0|
    |zext_ln295_reg_1392               |  64|  32|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 207|  64|  207|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|grp_fu_1906_p_din0   |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|grp_fu_1906_p_din1   |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|grp_fu_1906_p_dout0  |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|grp_fu_1906_p_ce     |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_rms_loop_1|  return value|
|xt_address0          |  out|    5|   ap_memory|                                xt|         array|
|xt_ce0               |  out|    1|   ap_memory|                                xt|         array|
|xt_q0                |   in|   32|   ap_memory|                                xt|         array|
|xt_32_address0       |  out|    5|   ap_memory|                             xt_32|         array|
|xt_32_ce0            |  out|    1|   ap_memory|                             xt_32|         array|
|xt_32_q0             |   in|   32|   ap_memory|                             xt_32|         array|
|xt_33_address0       |  out|    5|   ap_memory|                             xt_33|         array|
|xt_33_ce0            |  out|    1|   ap_memory|                             xt_33|         array|
|xt_33_q0             |   in|   32|   ap_memory|                             xt_33|         array|
|xt_34_address0       |  out|    5|   ap_memory|                             xt_34|         array|
|xt_34_ce0            |  out|    1|   ap_memory|                             xt_34|         array|
|xt_34_q0             |   in|   32|   ap_memory|                             xt_34|         array|
|xt_35_address0       |  out|    5|   ap_memory|                             xt_35|         array|
|xt_35_ce0            |  out|    1|   ap_memory|                             xt_35|         array|
|xt_35_q0             |   in|   32|   ap_memory|                             xt_35|         array|
|xt_36_address0       |  out|    5|   ap_memory|                             xt_36|         array|
|xt_36_ce0            |  out|    1|   ap_memory|                             xt_36|         array|
|xt_36_q0             |   in|   32|   ap_memory|                             xt_36|         array|
|xt_37_address0       |  out|    5|   ap_memory|                             xt_37|         array|
|xt_37_ce0            |  out|    1|   ap_memory|                             xt_37|         array|
|xt_37_q0             |   in|   32|   ap_memory|                             xt_37|         array|
|xt_38_address0       |  out|    5|   ap_memory|                             xt_38|         array|
|xt_38_ce0            |  out|    1|   ap_memory|                             xt_38|         array|
|xt_38_q0             |   in|   32|   ap_memory|                             xt_38|         array|
|xt_39_address0       |  out|    5|   ap_memory|                             xt_39|         array|
|xt_39_ce0            |  out|    1|   ap_memory|                             xt_39|         array|
|xt_39_q0             |   in|   32|   ap_memory|                             xt_39|         array|
|xt_40_address0       |  out|    5|   ap_memory|                             xt_40|         array|
|xt_40_ce0            |  out|    1|   ap_memory|                             xt_40|         array|
|xt_40_q0             |   in|   32|   ap_memory|                             xt_40|         array|
|xt_41_address0       |  out|    5|   ap_memory|                             xt_41|         array|
|xt_41_ce0            |  out|    1|   ap_memory|                             xt_41|         array|
|xt_41_q0             |   in|   32|   ap_memory|                             xt_41|         array|
|xt_42_address0       |  out|    5|   ap_memory|                             xt_42|         array|
|xt_42_ce0            |  out|    1|   ap_memory|                             xt_42|         array|
|xt_42_q0             |   in|   32|   ap_memory|                             xt_42|         array|
|xt_43_address0       |  out|    5|   ap_memory|                             xt_43|         array|
|xt_43_ce0            |  out|    1|   ap_memory|                             xt_43|         array|
|xt_43_q0             |   in|   32|   ap_memory|                             xt_43|         array|
|xt_44_address0       |  out|    5|   ap_memory|                             xt_44|         array|
|xt_44_ce0            |  out|    1|   ap_memory|                             xt_44|         array|
|xt_44_q0             |   in|   32|   ap_memory|                             xt_44|         array|
|xt_45_address0       |  out|    5|   ap_memory|                             xt_45|         array|
|xt_45_ce0            |  out|    1|   ap_memory|                             xt_45|         array|
|xt_45_q0             |   in|   32|   ap_memory|                             xt_45|         array|
|xt_46_address0       |  out|    5|   ap_memory|                             xt_46|         array|
|xt_46_ce0            |  out|    1|   ap_memory|                             xt_46|         array|
|xt_46_q0             |   in|   32|   ap_memory|                             xt_46|         array|
|xt_47_address0       |  out|    5|   ap_memory|                             xt_47|         array|
|xt_47_ce0            |  out|    1|   ap_memory|                             xt_47|         array|
|xt_47_q0             |   in|   32|   ap_memory|                             xt_47|         array|
|xt_48_address0       |  out|    5|   ap_memory|                             xt_48|         array|
|xt_48_ce0            |  out|    1|   ap_memory|                             xt_48|         array|
|xt_48_q0             |   in|   32|   ap_memory|                             xt_48|         array|
|xt_49_address0       |  out|    5|   ap_memory|                             xt_49|         array|
|xt_49_ce0            |  out|    1|   ap_memory|                             xt_49|         array|
|xt_49_q0             |   in|   32|   ap_memory|                             xt_49|         array|
|xt_50_address0       |  out|    5|   ap_memory|                             xt_50|         array|
|xt_50_ce0            |  out|    1|   ap_memory|                             xt_50|         array|
|xt_50_q0             |   in|   32|   ap_memory|                             xt_50|         array|
|xt_51_address0       |  out|    5|   ap_memory|                             xt_51|         array|
|xt_51_ce0            |  out|    1|   ap_memory|                             xt_51|         array|
|xt_51_q0             |   in|   32|   ap_memory|                             xt_51|         array|
|xt_52_address0       |  out|    5|   ap_memory|                             xt_52|         array|
|xt_52_ce0            |  out|    1|   ap_memory|                             xt_52|         array|
|xt_52_q0             |   in|   32|   ap_memory|                             xt_52|         array|
|xt_53_address0       |  out|    5|   ap_memory|                             xt_53|         array|
|xt_53_ce0            |  out|    1|   ap_memory|                             xt_53|         array|
|xt_53_q0             |   in|   32|   ap_memory|                             xt_53|         array|
|xt_54_address0       |  out|    5|   ap_memory|                             xt_54|         array|
|xt_54_ce0            |  out|    1|   ap_memory|                             xt_54|         array|
|xt_54_q0             |   in|   32|   ap_memory|                             xt_54|         array|
|xt_55_address0       |  out|    5|   ap_memory|                             xt_55|         array|
|xt_55_ce0            |  out|    1|   ap_memory|                             xt_55|         array|
|xt_55_q0             |   in|   32|   ap_memory|                             xt_55|         array|
|xt_56_address0       |  out|    5|   ap_memory|                             xt_56|         array|
|xt_56_ce0            |  out|    1|   ap_memory|                             xt_56|         array|
|xt_56_q0             |   in|   32|   ap_memory|                             xt_56|         array|
|xt_57_address0       |  out|    5|   ap_memory|                             xt_57|         array|
|xt_57_ce0            |  out|    1|   ap_memory|                             xt_57|         array|
|xt_57_q0             |   in|   32|   ap_memory|                             xt_57|         array|
|xt_58_address0       |  out|    5|   ap_memory|                             xt_58|         array|
|xt_58_ce0            |  out|    1|   ap_memory|                             xt_58|         array|
|xt_58_q0             |   in|   32|   ap_memory|                             xt_58|         array|
|xt_59_address0       |  out|    5|   ap_memory|                             xt_59|         array|
|xt_59_ce0            |  out|    1|   ap_memory|                             xt_59|         array|
|xt_59_q0             |   in|   32|   ap_memory|                             xt_59|         array|
|xt_60_address0       |  out|    5|   ap_memory|                             xt_60|         array|
|xt_60_ce0            |  out|    1|   ap_memory|                             xt_60|         array|
|xt_60_q0             |   in|   32|   ap_memory|                             xt_60|         array|
|xt_61_address0       |  out|    5|   ap_memory|                             xt_61|         array|
|xt_61_ce0            |  out|    1|   ap_memory|                             xt_61|         array|
|xt_61_q0             |   in|   32|   ap_memory|                             xt_61|         array|
|xt_62_address0       |  out|    5|   ap_memory|                             xt_62|         array|
|xt_62_ce0            |  out|    1|   ap_memory|                             xt_62|         array|
|xt_62_q0             |   in|   32|   ap_memory|                             xt_62|         array|
|re_rms               |   in|   32|     ap_none|                            re_rms|        scalar|
|tile2_V_address1     |  out|    5|   ap_memory|                           tile2_V|         array|
|tile2_V_ce1          |  out|    1|   ap_memory|                           tile2_V|         array|
|tile2_V_we1          |  out|    1|   ap_memory|                           tile2_V|         array|
|tile2_V_d1           |  out|   16|   ap_memory|                           tile2_V|         array|
|tile2_V_32_address1  |  out|    5|   ap_memory|                        tile2_V_32|         array|
|tile2_V_32_ce1       |  out|    1|   ap_memory|                        tile2_V_32|         array|
|tile2_V_32_we1       |  out|    1|   ap_memory|                        tile2_V_32|         array|
|tile2_V_32_d1        |  out|   16|   ap_memory|                        tile2_V_32|         array|
|tile2_V_33_address1  |  out|    5|   ap_memory|                        tile2_V_33|         array|
|tile2_V_33_ce1       |  out|    1|   ap_memory|                        tile2_V_33|         array|
|tile2_V_33_we1       |  out|    1|   ap_memory|                        tile2_V_33|         array|
|tile2_V_33_d1        |  out|   16|   ap_memory|                        tile2_V_33|         array|
|tile2_V_34_address1  |  out|    5|   ap_memory|                        tile2_V_34|         array|
|tile2_V_34_ce1       |  out|    1|   ap_memory|                        tile2_V_34|         array|
|tile2_V_34_we1       |  out|    1|   ap_memory|                        tile2_V_34|         array|
|tile2_V_34_d1        |  out|   16|   ap_memory|                        tile2_V_34|         array|
|tile2_V_35_address1  |  out|    5|   ap_memory|                        tile2_V_35|         array|
|tile2_V_35_ce1       |  out|    1|   ap_memory|                        tile2_V_35|         array|
|tile2_V_35_we1       |  out|    1|   ap_memory|                        tile2_V_35|         array|
|tile2_V_35_d1        |  out|   16|   ap_memory|                        tile2_V_35|         array|
|tile2_V_36_address1  |  out|    5|   ap_memory|                        tile2_V_36|         array|
|tile2_V_36_ce1       |  out|    1|   ap_memory|                        tile2_V_36|         array|
|tile2_V_36_we1       |  out|    1|   ap_memory|                        tile2_V_36|         array|
|tile2_V_36_d1        |  out|   16|   ap_memory|                        tile2_V_36|         array|
|tile2_V_37_address1  |  out|    5|   ap_memory|                        tile2_V_37|         array|
|tile2_V_37_ce1       |  out|    1|   ap_memory|                        tile2_V_37|         array|
|tile2_V_37_we1       |  out|    1|   ap_memory|                        tile2_V_37|         array|
|tile2_V_37_d1        |  out|   16|   ap_memory|                        tile2_V_37|         array|
|tile2_V_38_address1  |  out|    5|   ap_memory|                        tile2_V_38|         array|
|tile2_V_38_ce1       |  out|    1|   ap_memory|                        tile2_V_38|         array|
|tile2_V_38_we1       |  out|    1|   ap_memory|                        tile2_V_38|         array|
|tile2_V_38_d1        |  out|   16|   ap_memory|                        tile2_V_38|         array|
|tile2_V_39_address1  |  out|    5|   ap_memory|                        tile2_V_39|         array|
|tile2_V_39_ce1       |  out|    1|   ap_memory|                        tile2_V_39|         array|
|tile2_V_39_we1       |  out|    1|   ap_memory|                        tile2_V_39|         array|
|tile2_V_39_d1        |  out|   16|   ap_memory|                        tile2_V_39|         array|
|tile2_V_40_address1  |  out|    5|   ap_memory|                        tile2_V_40|         array|
|tile2_V_40_ce1       |  out|    1|   ap_memory|                        tile2_V_40|         array|
|tile2_V_40_we1       |  out|    1|   ap_memory|                        tile2_V_40|         array|
|tile2_V_40_d1        |  out|   16|   ap_memory|                        tile2_V_40|         array|
|tile2_V_41_address1  |  out|    5|   ap_memory|                        tile2_V_41|         array|
|tile2_V_41_ce1       |  out|    1|   ap_memory|                        tile2_V_41|         array|
|tile2_V_41_we1       |  out|    1|   ap_memory|                        tile2_V_41|         array|
|tile2_V_41_d1        |  out|   16|   ap_memory|                        tile2_V_41|         array|
|tile2_V_42_address1  |  out|    5|   ap_memory|                        tile2_V_42|         array|
|tile2_V_42_ce1       |  out|    1|   ap_memory|                        tile2_V_42|         array|
|tile2_V_42_we1       |  out|    1|   ap_memory|                        tile2_V_42|         array|
|tile2_V_42_d1        |  out|   16|   ap_memory|                        tile2_V_42|         array|
|tile2_V_43_address1  |  out|    5|   ap_memory|                        tile2_V_43|         array|
|tile2_V_43_ce1       |  out|    1|   ap_memory|                        tile2_V_43|         array|
|tile2_V_43_we1       |  out|    1|   ap_memory|                        tile2_V_43|         array|
|tile2_V_43_d1        |  out|   16|   ap_memory|                        tile2_V_43|         array|
|tile2_V_44_address1  |  out|    5|   ap_memory|                        tile2_V_44|         array|
|tile2_V_44_ce1       |  out|    1|   ap_memory|                        tile2_V_44|         array|
|tile2_V_44_we1       |  out|    1|   ap_memory|                        tile2_V_44|         array|
|tile2_V_44_d1        |  out|   16|   ap_memory|                        tile2_V_44|         array|
|tile2_V_45_address1  |  out|    5|   ap_memory|                        tile2_V_45|         array|
|tile2_V_45_ce1       |  out|    1|   ap_memory|                        tile2_V_45|         array|
|tile2_V_45_we1       |  out|    1|   ap_memory|                        tile2_V_45|         array|
|tile2_V_45_d1        |  out|   16|   ap_memory|                        tile2_V_45|         array|
|tile2_V_46_address1  |  out|    5|   ap_memory|                        tile2_V_46|         array|
|tile2_V_46_ce1       |  out|    1|   ap_memory|                        tile2_V_46|         array|
|tile2_V_46_we1       |  out|    1|   ap_memory|                        tile2_V_46|         array|
|tile2_V_46_d1        |  out|   16|   ap_memory|                        tile2_V_46|         array|
|tile2_V_47_address1  |  out|    5|   ap_memory|                        tile2_V_47|         array|
|tile2_V_47_ce1       |  out|    1|   ap_memory|                        tile2_V_47|         array|
|tile2_V_47_we1       |  out|    1|   ap_memory|                        tile2_V_47|         array|
|tile2_V_47_d1        |  out|   16|   ap_memory|                        tile2_V_47|         array|
|tile2_V_48_address1  |  out|    5|   ap_memory|                        tile2_V_48|         array|
|tile2_V_48_ce1       |  out|    1|   ap_memory|                        tile2_V_48|         array|
|tile2_V_48_we1       |  out|    1|   ap_memory|                        tile2_V_48|         array|
|tile2_V_48_d1        |  out|   16|   ap_memory|                        tile2_V_48|         array|
|tile2_V_49_address1  |  out|    5|   ap_memory|                        tile2_V_49|         array|
|tile2_V_49_ce1       |  out|    1|   ap_memory|                        tile2_V_49|         array|
|tile2_V_49_we1       |  out|    1|   ap_memory|                        tile2_V_49|         array|
|tile2_V_49_d1        |  out|   16|   ap_memory|                        tile2_V_49|         array|
|tile2_V_50_address1  |  out|    5|   ap_memory|                        tile2_V_50|         array|
|tile2_V_50_ce1       |  out|    1|   ap_memory|                        tile2_V_50|         array|
|tile2_V_50_we1       |  out|    1|   ap_memory|                        tile2_V_50|         array|
|tile2_V_50_d1        |  out|   16|   ap_memory|                        tile2_V_50|         array|
|tile2_V_51_address1  |  out|    5|   ap_memory|                        tile2_V_51|         array|
|tile2_V_51_ce1       |  out|    1|   ap_memory|                        tile2_V_51|         array|
|tile2_V_51_we1       |  out|    1|   ap_memory|                        tile2_V_51|         array|
|tile2_V_51_d1        |  out|   16|   ap_memory|                        tile2_V_51|         array|
|tile2_V_52_address1  |  out|    5|   ap_memory|                        tile2_V_52|         array|
|tile2_V_52_ce1       |  out|    1|   ap_memory|                        tile2_V_52|         array|
|tile2_V_52_we1       |  out|    1|   ap_memory|                        tile2_V_52|         array|
|tile2_V_52_d1        |  out|   16|   ap_memory|                        tile2_V_52|         array|
|tile2_V_53_address1  |  out|    5|   ap_memory|                        tile2_V_53|         array|
|tile2_V_53_ce1       |  out|    1|   ap_memory|                        tile2_V_53|         array|
|tile2_V_53_we1       |  out|    1|   ap_memory|                        tile2_V_53|         array|
|tile2_V_53_d1        |  out|   16|   ap_memory|                        tile2_V_53|         array|
|tile2_V_54_address1  |  out|    5|   ap_memory|                        tile2_V_54|         array|
|tile2_V_54_ce1       |  out|    1|   ap_memory|                        tile2_V_54|         array|
|tile2_V_54_we1       |  out|    1|   ap_memory|                        tile2_V_54|         array|
|tile2_V_54_d1        |  out|   16|   ap_memory|                        tile2_V_54|         array|
|tile2_V_55_address1  |  out|    5|   ap_memory|                        tile2_V_55|         array|
|tile2_V_55_ce1       |  out|    1|   ap_memory|                        tile2_V_55|         array|
|tile2_V_55_we1       |  out|    1|   ap_memory|                        tile2_V_55|         array|
|tile2_V_55_d1        |  out|   16|   ap_memory|                        tile2_V_55|         array|
|tile2_V_56_address1  |  out|    5|   ap_memory|                        tile2_V_56|         array|
|tile2_V_56_ce1       |  out|    1|   ap_memory|                        tile2_V_56|         array|
|tile2_V_56_we1       |  out|    1|   ap_memory|                        tile2_V_56|         array|
|tile2_V_56_d1        |  out|   16|   ap_memory|                        tile2_V_56|         array|
|tile2_V_57_address1  |  out|    5|   ap_memory|                        tile2_V_57|         array|
|tile2_V_57_ce1       |  out|    1|   ap_memory|                        tile2_V_57|         array|
|tile2_V_57_we1       |  out|    1|   ap_memory|                        tile2_V_57|         array|
|tile2_V_57_d1        |  out|   16|   ap_memory|                        tile2_V_57|         array|
|tile2_V_58_address1  |  out|    5|   ap_memory|                        tile2_V_58|         array|
|tile2_V_58_ce1       |  out|    1|   ap_memory|                        tile2_V_58|         array|
|tile2_V_58_we1       |  out|    1|   ap_memory|                        tile2_V_58|         array|
|tile2_V_58_d1        |  out|   16|   ap_memory|                        tile2_V_58|         array|
|tile2_V_59_address1  |  out|    5|   ap_memory|                        tile2_V_59|         array|
|tile2_V_59_ce1       |  out|    1|   ap_memory|                        tile2_V_59|         array|
|tile2_V_59_we1       |  out|    1|   ap_memory|                        tile2_V_59|         array|
|tile2_V_59_d1        |  out|   16|   ap_memory|                        tile2_V_59|         array|
|tile2_V_60_address1  |  out|    5|   ap_memory|                        tile2_V_60|         array|
|tile2_V_60_ce1       |  out|    1|   ap_memory|                        tile2_V_60|         array|
|tile2_V_60_we1       |  out|    1|   ap_memory|                        tile2_V_60|         array|
|tile2_V_60_d1        |  out|   16|   ap_memory|                        tile2_V_60|         array|
|tile2_V_61_address1  |  out|    5|   ap_memory|                        tile2_V_61|         array|
|tile2_V_61_ce1       |  out|    1|   ap_memory|                        tile2_V_61|         array|
|tile2_V_61_we1       |  out|    1|   ap_memory|                        tile2_V_61|         array|
|tile2_V_61_d1        |  out|   16|   ap_memory|                        tile2_V_61|         array|
|tile2_V_62_address1  |  out|    5|   ap_memory|                        tile2_V_62|         array|
|tile2_V_62_ce1       |  out|    1|   ap_memory|                        tile2_V_62|         array|
|tile2_V_62_we1       |  out|    1|   ap_memory|                        tile2_V_62|         array|
|tile2_V_62_d1        |  out|   16|   ap_memory|                        tile2_V_62|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

