// Seed: 3901559299
module module_0 (
    output supply1 id_0,
    input wand id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4
);
  tri id_6 = id_6 ^ 1;
  assign module_1.id_37 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output wor id_2,
    input wand id_3
    , id_50,
    input wire id_4,
    output supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    input tri id_8,
    output tri1 id_9,
    output tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input wire id_13,
    input wand id_14,
    input wor id_15,
    input supply1 id_16
    , id_51,
    output wand id_17,
    input tri1 id_18,
    input wand id_19,
    input uwire id_20
    , id_52,
    output supply0 id_21,
    input supply0 id_22,
    input wand id_23,
    output wire id_24,
    output uwire id_25,
    output logic id_26,
    input tri1 id_27,
    output wor id_28,
    input wire id_29,
    input supply1 id_30,
    output wire id_31,
    input supply1 id_32,
    output tri0 id_33,
    inout supply1 id_34,
    input tri1 id_35,
    input tri1 id_36,
    input tri0 id_37,
    output supply0 id_38,
    output tri1 id_39,
    input tri0 id_40,
    input tri1 id_41,
    output wand id_42,
    input wand id_43,
    output wor id_44,
    input supply1 id_45,
    input uwire id_46,
    input supply1 id_47
    , id_53,
    input tri id_48
);
  always @(1) id_26 <= 1'b0;
  xor primCall (
      id_9,
      id_12,
      id_32,
      id_29,
      id_8,
      id_47,
      id_41,
      id_22,
      id_3,
      id_35,
      id_48,
      id_36,
      id_23,
      id_4,
      id_14,
      id_40,
      id_19,
      id_18,
      id_27,
      id_37,
      id_13,
      id_43,
      id_20,
      id_52,
      id_15,
      id_50,
      id_53,
      id_16,
      id_46,
      id_34
  );
  module_0 modCall_1 (
      id_44,
      id_3,
      id_43,
      id_31,
      id_30
  );
endmodule
