Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 23 12:00:50 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 88 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 115 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.525        0.000                      0                  144        0.081        0.000                      0                  144        1.600        0.000                       0                   114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.525        0.000                      0                  144        0.081        0.000                      0                  144        1.600        0.000                       0                   114  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.595ns (24.932%)  route 1.792ns (75.068%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=8, routed)           0.500     1.480    bd_0_i/hls_inst/inst/edges_address1[1]
    SLICE_X63Y73         LUT4 (Prop_lut4_I2_O)        0.053     1.533 r  bd_0_i/hls_inst/inst/i_reg_148[8]_i_2/O
                         net (fo=4, routed)           0.425     1.958    bd_0_i/hls_inst/inst/i_reg_148[8]_i_2_n_1
    SLICE_X64Y73         LUT4 (Prop_lut4_I2_O)        0.062     2.020 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_2/O
                         net (fo=1, routed)           0.581     2.601    bd_0_i/hls_inst/inst/i_reg_148[9]_i_2_n_1
    SLICE_X63Y71         LUT4 (Prop_lut4_I3_O)        0.172     2.773 r  bd_0_i/hls_inst/inst/i_reg_148[9]_i_1/O
                         net (fo=1, routed)           0.286     3.059    bd_0_i/hls_inst/inst/i_fu_95_p2[9]
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X63Y71         FDRE (Setup_fdre_C_D)       -0.020     4.583    bd_0_i/hls_inst/inst/i_reg_148_reg[9]
  -------------------------------------------------------------------
                         required time                          4.583    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.510ns (22.717%)  route 1.735ns (77.283%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y71         FDRE                                         r  bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.246     0.918 f  bd_0_i/hls_inst/inst/v2_reg_179_reg[12]/Q
                         net (fo=1, routed)           0.697     1.615    bd_0_i/hls_inst/inst/vertices_d0[12]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.158     1.773 f  bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_8/O
                         net (fo=1, routed)           0.444     2.218    bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_8_n_1
    SLICE_X57Y71         LUT4 (Prop_lut4_I2_O)        0.053     2.271 f  bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_1/O
                         net (fo=2, routed)           0.593     2.864    bd_0_i/hls_inst/inst/vertices_we0_INST_0_i_1_n_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I3_O)        0.053     2.917 r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1/O
                         net (fo=1, routed)           0.000     2.917    bd_0_i/hls_inst/inst/icmp_ln108_reg_185[0]_i_1_n_1
    SLICE_X58Y72         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y72         FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.071     4.674    bd_0_i/hls_inst/inst/icmp_ln108_reg_185_reg[0]
  -------------------------------------------------------------------
                         required time                          4.674    
                         arrival time                          -2.917    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[6]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[8]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.376ns (23.289%)  route 1.239ns (76.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.527     2.287    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y71         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.376ns (24.888%)  route 1.135ns (75.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDSE (Prop_fdse_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=5, routed)           0.711     1.691    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_1_[0]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.068     1.759 r  bd_0_i/hls_inst/inst/i_0_reg_78[9]_i_1/O
                         net (fo=10, routed)          0.423     2.183    bd_0_i/hls_inst/inst/i_0_reg_78
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X62Y73         FDRE (Setup_fdre_C_R)       -0.463     4.140    bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]
  -------------------------------------------------------------------
                         required time                          4.140    
                         arrival time                          -2.183    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_148_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.399%)  route 0.055ns (35.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_148_reg[2]/Q
                         net (fo=1, routed)           0.055     0.439    bd_0_i/hls_inst/inst/i_reg_148[2]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.059     0.357    bd_0_i/hls_inst/inst/i_0_reg_78_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.439    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_148_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.100ns (55.163%)  route 0.081ns (44.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_148_reg[0]/Q
                         net (fo=1, routed)           0.081     0.465    bd_0_i/hls_inst/inst/i_reg_148[0]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.063     0.361    bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_148_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.418%)  route 0.055ns (37.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/Q
                         net (fo=1, routed)           0.055     0.429    bd_0_i/hls_inst/inst/i_reg_148[3]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.004     0.302    bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/Q
                         net (fo=1, routed)           0.055     0.429    bd_0_i/hls_inst/inst/i_reg_148[9]
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y71         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.002     0.300    bd_0_i/hls_inst/inst/i_0_reg_78_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_reg_148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_reg_148_reg[5]/Q
                         net (fo=1, routed)           0.101     0.484    bd_0_i/hls_inst/inst/i_reg_148[5]
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y73         FDRE (Hold_fdre_C_D)         0.038     0.336    bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.146ns (60.445%)  route 0.096ns (39.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[1]/Q
                         net (fo=7, routed)           0.096     0.497    bd_0_i/hls_inst/inst/edges_address1[2]
    SLICE_X63Y73         LUT6 (Prop_lut6_I4_O)        0.028     0.525 r  bd_0_i/hls_inst/inst/i_reg_148[5]_i_1/O
                         net (fo=1, routed)           0.000     0.525    bd_0_i/hls_inst/inst/i_fu_95_p2[5]
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.061     0.359    bd_0_i/hls_inst/inst/i_reg_148_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.148ns (57.593%)  route 0.109ns (42.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[3]/Q
                         net (fo=7, routed)           0.109     0.510    bd_0_i/hls_inst/inst/edges_address1[4]
    SLICE_X63Y73         LUT5 (Prop_lut5_I4_O)        0.030     0.540 r  bd_0_i/hls_inst/inst/i_reg_148[4]_i_1/O
                         net (fo=1, routed)           0.000     0.540    bd_0_i/hls_inst/inst/i_fu_95_p2[4]
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.070     0.368    bd_0_i/hls_inst/inst/i_reg_148_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.368    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.302%)  route 0.120ns (44.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=8, routed)           0.120     0.521    bd_0_i/hls_inst/inst/edges_address1[1]
    SLICE_X63Y73         LUT2 (Prop_lut2_I0_O)        0.030     0.551 r  bd_0_i/hls_inst/inst/i_reg_148[1]_i_1/O
                         net (fo=1, routed)           0.000     0.551    bd_0_i/hls_inst/inst/i_fu_95_p2[1]
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.075     0.373    bd_0_i/hls_inst/inst/i_reg_148_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_148_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.151ns (55.592%)  route 0.121ns (44.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_78_reg[0]/Q
                         net (fo=8, routed)           0.121     0.522    bd_0_i/hls_inst/inst/edges_address1[1]
    SLICE_X63Y73         LUT4 (Prop_lut4_I1_O)        0.033     0.555 r  bd_0_i/hls_inst/inst/i_reg_148[3]_i_1/O
                         net (fo=1, routed)           0.000     0.555    bd_0_i/hls_inst/inst/i_fu_95_p2[3]
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y73         FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.075     0.373    bd_0_i/hls_inst/inst/i_reg_148_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.463%)  route 0.130ns (56.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/Q
                         net (fo=66, routed)          0.130     0.513    bd_0_i/hls_inst/inst/ap_CS_fsm_state5
    SLICE_X62Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=113, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X62Y72         FDRE (Hold_fdre_C_D)         0.032     0.330    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X63Y71  bd_0_i/hls_inst/inst/i_reg_148_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X59Y72  bd_0_i/hls_inst/inst/v1_reg_173_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X59Y72  bd_0_i/hls_inst/inst/v1_reg_173_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X59Y73  bd_0_i/hls_inst/inst/v2_reg_179_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X62Y73  bd_0_i/hls_inst/inst/i_0_reg_78_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X63Y73  bd_0_i/hls_inst/inst/i_reg_148_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X62Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         2.000       1.650      SLICE_X62Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X63Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X63Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X64Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X64Y73  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X63Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X63Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X63Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X63Y72  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[4]/C



