(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = ((~&((&(8'ha6)) ? {(8'ha1)} : (8'ha5))) ~^ (|(((8'ha0) ? (8'h9c) : (8'ha1)) + (~&(8'ha3))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h20):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire [(4'ha):(1'h0)] wire1;
  input wire [(3'h7):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire7;
  wire signed [(3'h7):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  reg signed [(3'h7):(1'h0)] reg6 = (1'h0);
  assign y = {wire7, wire5, wire4, reg6, (1'h0)};
  assign wire4 = (+wire0);
  assign wire5 = {((&$unsigned((8'h9c))) ^~ $unsigned((~&wire1)))};
  always
    @(posedge clk) begin
      reg6 <= (^~$signed((wire4 ? $signed(wire2) : $unsigned(wire1))));
    end
  assign wire7 = $signed(wire5);
endmodule