# GBA Emulator: Interrupt System & Complete Thumb Instruction Set

This PR implements critical infrastructure for running Pok√©mon FireRed and other GBA games, focusing on the interrupt system and complete Thumb instruction support.

## üéØ Motivation

Pok√©mon FireRed requires:
- **VBLANK interrupts** for its main game loop (without these, the game hangs)
- **Complete Thumb instruction set** (~80% of FireRed's code is Thumb mode)
- **CPU mode switching** for interrupt handlers
- **Proper timing** with scanline-based execution

## üì¶ Phase 1.1: Interrupt System

### Interrupt Infrastructure
- ‚úÖ **IE** (Interrupt Enable) register at 0x04000200
- ‚úÖ **IF** (Interrupt Flags) register at 0x04000202 with write-1-to-acknowledge
- ‚úÖ **IME** (Interrupt Master Enable) register at 0x04000208
- ‚úÖ Support for all 14 GBA interrupt types (VBLANK, HBLANK, Timer, DMA, etc.)

### CPU Mode Support
- ‚úÖ All 7 ARM7TDMI CPU modes (User, System, FIQ, IRQ, Supervisor, Abort, Undefined)
- ‚úÖ SPSR (Saved Program Status Register) for each privileged mode
- ‚úÖ Banked R13/R14 registers that switch automatically with mode changes
- ‚úÖ IRQ and FIQ disable flags in CPSR

### Interrupt Handling
- ‚úÖ Automatic interrupt checking before each instruction
- ‚úÖ Proper state preservation (CPSR ‚Üí SPSR_irq, PC ‚Üí R14_irq)
- ‚úÖ Mode switching to IRQ mode
- ‚úÖ Jump to interrupt vector at 0x00000018

### Display Timing
- ‚úÖ **DISPSTAT** register (0x04000004) with VBLANK/HBLANK flags
- ‚úÖ **VCOUNT** register (0x04000006) tracking current scanline (0-227)
- ‚úÖ Scanline-based execution (228 scanlines: 160 visible + 68 vblank)
- ‚úÖ Automatic VBLANK interrupt triggering at scanline 160
- ‚úÖ ~1232 CPU cycles per scanline for proper timing

### Testing
- ‚úÖ Comprehensive interrupt test verifying request, handler execution, and return

**Files Changed:**
- `src/Gba.Core/Memory/MemoryBus.cs` - Interrupt registers, DISPSTAT/VCOUNT
- `src/Gba.Core/Cpu/CpuState.cs` - CPU modes, SPSR, banked registers
- `src/Gba.Core/Cpu/Arm7Tdmi.cs` - Interrupt handling logic
- `src/Gba.Core/Emulation/Emulator.cs` - Scanline-based execution
- `tests/Gba.Core.Tests/InstructionTests.cs` - Interrupt system test

## üì¶ Phase 1.2: Complete Thumb Instruction Set

Implemented **ALL 19 Thumb instruction formats** (previously only 4 were implemented):

### Previously Missing Instructions (NEW ‚≠ê)

**Format 4: ALU Operations**
- AND, EOR, LSL, LSR, ASR, ADC, SBC, ROR
- TST, NEG, CMP, CMN, ORR, MUL, BIC, MVN

**Format 5: High Register Operations & Branch Exchange**
- ADD/CMP/MOV with registers R8-R15
- BX for ARM‚ÜîThumb mode switching

**Format 6: PC-Relative Load**
- LDR Rd, [PC, #imm] for loading constants from literal pools

**Format 7: Load/Store with Register Offset**
- STR/LDR/STRB/LDRB Rd, [Rb, Ro]

**Format 8: Load/Store Sign-Extended**
- STRH, LDSB, LDSH for signed operations

**Format 10: Load/Store Halfword**
- STRH/LDRH with immediate offsets

**Format 11: SP-Relative Load/Store**
- Load/store relative to stack pointer

**Format 12: Load Address**
- ADD Rd, PC/SP, #imm for address calculation

**Format 13: Add Offset to SP**
- ADD/SUB SP, #imm for stack frame management

**Format 14: Push/Pop Registers** üî•
- PUSH {Rlist} and PUSH {Rlist, LR}
- POP {Rlist} and POP {Rlist, PC}
- Critical for function prologue/epilogue

**Format 15: Multiple Load/Store**
- LDMIA/STMIA with writeback

**Format 16: Conditional Branch**
- B<cond> using all 15 ARM condition codes

**Format 17: Software Interrupt** üî•
- SWI instruction for BIOS calls
- Switches to Supervisor mode, jumps to 0x00000008

**Format 19: Long Branch with Link** üî•
- BL for function calls (two-instruction sequence)
- Enables calls across entire 4MB address space

### Previously Implemented (Improved)
- Format 1: Move shifted register (LSL, LSR, ASR)
- Format 2: Add/subtract
- Format 3: Move/compare/add/subtract immediate
- Format 9: Load/store with immediate offset (improved)
- Format 18: Unconditional branch

**Files Changed:**
- `src/Gba.Core/Cpu/Arm7Tdmi.cs` - 15 new Thumb instruction handlers (+547 lines)

## üéâ Impact

### What This Enables
- ‚úÖ Games can now use VBLANK interrupts for main game loop
- ‚úÖ Thumb mode code execution (~80% of FireRed)
- ‚úÖ Function calls work properly (BL instruction)
- ‚úÖ Stack operations (PUSH/POP) for local variables
- ‚úÖ Conditional branches for all game logic
- ‚úÖ BIOS function calls routed via SWI
- ‚úÖ ARM‚ÜîThumb mode switching via BX

### Progress Toward FireRed
**Before:** Game couldn't boot (missing interrupts and Thumb instructions)
**After:** ~40% complete toward booting to title screen

**Remaining Blockers:**
1. ARM instructions (LDM/STM, MSR/MRS, SWI) - Phase 1.3
2. BIOS HLE (decompression, math) - Phase 1.4
3. Sprite rendering - Phase 2.1
4. DMA controller - Phase 3.1

## üìä Code Statistics

**Phase 1.1 (Interrupts):**
- 5 files changed
- +428 insertions, -9 deletions

**Phase 1.2 (Thumb):**
- 1 file changed
- +547 insertions, -32 deletions

**Total:**
- 6 files changed
- +975 insertions, -41 deletions

## üß™ Testing

All existing tests pass. New test added:
- `InterruptSystem_VBlankInterruptTriggersIrqHandler` - Comprehensive interrupt flow test

## üîç Technical Details

### Interrupt Flow
1. Game enables interrupts (IE, IME, DISPSTAT)
2. Emulator triggers VBLANK at scanline 160
3. CPU checks for interrupts before each instruction
4. If enabled and not masked, CPU:
   - Saves CPSR to SPSR_irq
   - Switches to IRQ mode
   - Saves return address in R14_irq
   - Disables IRQs
   - Jumps to 0x00000018
5. Game's interrupt handler runs
6. Handler returns with `SUBS PC, R14, #4`

### Thumb Instruction Decoding
Replaced simple switch statement with comprehensive format detection:
- 19 different instruction format handlers
- Proper bit masking for each format
- Support for all register combinations (R0-R15)
- Correct flag updates for all operations

## üìö References

- [ARM7TDMI Technical Reference Manual](https://developer.arm.com/documentation/ddi0210/c/)
- [GBATEK - GBA Technical Info](https://problemkaputt.de/gbatek.htm)
- [ARM Architecture Reference Manual](https://developer.arm.com/documentation/ddi0100/e/)

## ‚úÖ Checklist

- [x] Interrupt system implemented and tested
- [x] All 19 Thumb instruction formats implemented
- [x] CPU mode switching works correctly
- [x] VBLANK interrupt triggers properly
- [x] Scanline-based timing implemented
- [x] All existing tests pass
- [x] New interrupt test added and passing
- [x] Code follows existing style conventions
- [x] Commits are well-documented

## üöÄ Next Steps

After this PR:
- **Phase 1.3:** Complete ARM instruction set (LDM/STM, MSR/MRS, SWI)
- **Phase 1.4:** BIOS High-Level Emulation (critical functions)
- **Phase 2:** Graphics rendering (sprites, multi-layer backgrounds)
- **Phase 3:** DMA and timer support

---

This PR represents significant progress toward Pok√©mon FireRed compatibility! üéÆ
