<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xck26-sfvc784-2LV-c</Part>
<TopModelName>writeBackCacheDataDR_64_2_ap_fixed_27_14_5_3_0_ap_fixed_27_14_5_3_0_s</TopModelName>
<TargetClockPeriod>20.00</TargetClockPeriod>
<ClockUncertainty>5.40</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>loop rewind stp(delay=0 clock cycles(s))</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.649</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>32</Best-caseLatency>
<Average-caseLatency>32</Average-caseLatency>
<Worst-caseLatency>33</Worst-caseLatency>
<Best-caseRealTimeLatency>0.640 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.640 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
<Interval-min>32</Interval-min>
<Interval-max>32</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<writeBackCacheDataDR_LOverRLoop>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>640</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</writeBackCacheDataDR_LOverRLoop>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>15</FF>
<LUT>226</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>288</BRAM_18K>
<DSP>1248</DSP>
<FF>234240</FF>
<LUT>117120</LUT>
<URAM>64</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>writeBackCacheDataDR&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>writeBackCacheDataDR&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>writeBackCacheDataDR&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>writeBackCacheDataDR&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>writeBackCacheDataDR&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>writeBackCacheDataDR&lt;64, 2, ap_fixed&lt;27, 14, 5, 3, 0&gt;, ap_fixed&lt;27, 14, 5, 3, 0&gt; &gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_0_din</name>
<Object>p_outData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_0_full_n</name>
<Object>p_outData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_0_write</name>
<Object>p_outData_0_0_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_0_din</name>
<Object>p_outData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_0_full_n</name>
<Object>p_outData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_0_write</name>
<Object>p_outData_0_1_0_0_0</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_03_din</name>
<Object>p_outData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_03_full_n</name>
<Object>p_outData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_0_0_0_03_write</name>
<Object>p_outData_0_0_0_0_03</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_04_din</name>
<Object>p_outData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>27</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_04_full_n</name>
<Object>p_outData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_outData_0_1_0_0_04_write</name>
<Object>p_outData_0_1_0_0_04</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_real_address0</name>
<Object>p_digitReseversedOutputBuff_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_real_ce0</name>
<Object>p_digitReseversedOutputBuff_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_real_q0</name>
<Object>p_digitReseversedOutputBuff_M_real</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_real1_address0</name>
<Object>p_digitReseversedOutputBuff_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_real1_ce0</name>
<Object>p_digitReseversedOutputBuff_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_real1_q0</name>
<Object>p_digitReseversedOutputBuff_M_real1</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_imag_address0</name>
<Object>p_digitReseversedOutputBuff_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_imag_ce0</name>
<Object>p_digitReseversedOutputBuff_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_imag_q0</name>
<Object>p_digitReseversedOutputBuff_M_imag</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_imag2_address0</name>
<Object>p_digitReseversedOutputBuff_M_imag2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_imag2_ce0</name>
<Object>p_digitReseversedOutputBuff_M_imag2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_digitReseversedOutputBuff_M_imag2_q0</name>
<Object>p_digitReseversedOutputBuff_M_imag2</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>27</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
