Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/alejandro/Documentos/Laboratorio de Electronica/projectAnd/tbprojectAnd_isim_beh.exe -prj /home/alejandro/Documentos/Laboratorio de Electronica/projectAnd/tbprojectAnd_beh.prj work.tbprojectAnd 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/alejandro/Documentos/Laboratorio de Electronica/projectAnd/andModule.vhd" into library work
Parsing VHDL file "/home/alejandro/Documentos/Laboratorio de Electronica/projectAnd/tbprojectAnd.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95068 KB
Fuse CPU Usage: 1610 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity andModule [andmodule_default]
Compiling architecture behavior of entity tbprojectand
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/alejandro/Documentos/Laboratorio de Electronica/projectAnd/tbprojectAnd_isim_beh.exe
Fuse Memory Usage: 398648 KB
Fuse CPU Usage: 1670 ms
GCC CPU Usage: 1500 ms
