{
  "module_name": "uda_d.h",
  "hash_id": "2c09a977238cd97399ac4181c7bab5938cc42be4eb541f34dc03196be74103ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/infiniband/hw/irdma/uda_d.h",
  "human_readable_source": " \n \n#ifndef IRDMA_UDA_D_H\n#define IRDMA_UDA_D_H\n\n \n#define IRDMA_E_UDA_SQ_L4T_UNKNOWN\t0\n#define IRDMA_E_UDA_SQ_L4T_TCP\t\t1\n#define IRDMA_E_UDA_SQ_L4T_SCTP\t\t2\n#define IRDMA_E_UDA_SQ_L4T_UDP\t\t3\n\n \n#define IRDMA_E_UDA_SQ_IIPT_UNKNOWN\t\t0\n#define IRDMA_E_UDA_SQ_IIPT_IPV6\t\t1\n#define IRDMA_E_UDA_SQ_IIPT_IPV4_NO_CSUM\t2\n#define IRDMA_E_UDA_SQ_IIPT_IPV4_CSUM\t\t3\n#define IRDMA_UDA_QPSQ_PUSHWQE BIT_ULL(56)\n#define IRDMA_UDA_QPSQ_INLINEDATAFLAG BIT_ULL(57)\n#define IRDMA_UDA_QPSQ_INLINEDATALEN GENMASK_ULL(55, 48)\n#define IRDMA_UDA_QPSQ_ADDFRAGCNT GENMASK_ULL(41, 38)\n#define IRDMA_UDA_QPSQ_IPFRAGFLAGS GENMASK_ULL(43, 42)\n#define IRDMA_UDA_QPSQ_NOCHECKSUM BIT_ULL(45)\n#define IRDMA_UDA_QPSQ_AHIDXVALID BIT_ULL(46)\n#define IRDMA_UDA_QPSQ_LOCAL_FENCE BIT_ULL(61)\n#define IRDMA_UDA_QPSQ_AHIDX GENMASK_ULL(16, 0)\n#define IRDMA_UDA_QPSQ_PROTOCOL GENMASK_ULL(23, 16)\n#define IRDMA_UDA_QPSQ_EXTHDRLEN GENMASK_ULL(40, 32)\n#define IRDMA_UDA_QPSQ_MULTICAST BIT_ULL(63)\n#define IRDMA_UDA_QPSQ_MACLEN GENMASK_ULL(62, 56)\n#define IRDMA_UDA_QPSQ_MACLEN_LINE 2\n#define IRDMA_UDA_QPSQ_IPLEN GENMASK_ULL(54, 48)\n#define IRDMA_UDA_QPSQ_IPLEN_LINE 2\n#define IRDMA_UDA_QPSQ_L4T GENMASK_ULL(31, 30)\n#define IRDMA_UDA_QPSQ_L4T_LINE 2\n#define IRDMA_UDA_QPSQ_IIPT GENMASK_ULL(29, 28)\n#define IRDMA_UDA_QPSQ_IIPT_LINE 2\n\n#define IRDMA_UDA_QPSQ_DO_LPB_LINE 3\n#define IRDMA_UDA_QPSQ_FWD_PROG_CONFIRM BIT_ULL(45)\n#define IRDMA_UDA_QPSQ_FWD_PROG_CONFIRM_LINE 3\n#define IRDMA_UDA_QPSQ_IMMDATA GENMASK_ULL(63, 0)\n\n \n#define IRDMA_UDAQPC_IPV4_M BIT_ULL(3)\n#define IRDMA_UDAQPC_INSERTVLANTAG BIT_ULL(5)\n#define IRDMA_UDAQPC_ISQP1 BIT_ULL(6)\n\n#define IRDMA_UDAQPC_ECNENABLE BIT_ULL(14)\n#define IRDMA_UDAQPC_PDINDEXHI GENMASK_ULL(21, 20)\n#define IRDMA_UDAQPC_DCTCPENABLE BIT_ULL(25)\n\n#define IRDMA_UDAQPC_RCVTPHEN IRDMAQPC_RCVTPHEN\n#define IRDMA_UDAQPC_XMITTPHEN IRDMAQPC_XMITTPHEN\n#define IRDMA_UDAQPC_RQTPHEN IRDMAQPC_RQTPHEN\n#define IRDMA_UDAQPC_SQTPHEN IRDMAQPC_SQTPHEN\n#define IRDMA_UDAQPC_PPIDX IRDMAQPC_PPIDX\n#define IRDMA_UDAQPC_PMENA IRDMAQPC_PMENA\n#define IRDMA_UDAQPC_INSERTTAG2 BIT_ULL(11)\n#define IRDMA_UDAQPC_INSERTTAG3 BIT_ULL(14)\n\n#define IRDMA_UDAQPC_RQSIZE IRDMAQPC_RQSIZE\n#define IRDMA_UDAQPC_SQSIZE IRDMAQPC_SQSIZE\n#define IRDMA_UDAQPC_TXCQNUM IRDMAQPC_TXCQNUM\n#define IRDMA_UDAQPC_RXCQNUM IRDMAQPC_RXCQNUM\n#define IRDMA_UDAQPC_QPCOMPCTX IRDMAQPC_QPCOMPCTX\n#define IRDMA_UDAQPC_SQTPHVAL IRDMAQPC_SQTPHVAL\n#define IRDMA_UDAQPC_RQTPHVAL IRDMAQPC_RQTPHVAL\n#define IRDMA_UDAQPC_QSHANDLE IRDMAQPC_QSHANDLE\n#define IRDMA_UDAQPC_RQHDRRINGBUFSIZE GENMASK_ULL(49, 48)\n#define IRDMA_UDAQPC_SQHDRRINGBUFSIZE GENMASK_ULL(33, 32)\n#define IRDMA_UDAQPC_PRIVILEGEENABLE BIT_ULL(25)\n#define IRDMA_UDAQPC_USE_STATISTICS_INSTANCE BIT_ULL(26)\n#define IRDMA_UDAQPC_STATISTICS_INSTANCE_INDEX GENMASK_ULL(6, 0)\n#define IRDMA_UDAQPC_PRIVHDRGENENABLE BIT_ULL(0)\n#define IRDMA_UDAQPC_RQHDRSPLITENABLE BIT_ULL(3)\n#define IRDMA_UDAQPC_RQHDRRINGBUFENABLE BIT_ULL(2)\n#define IRDMA_UDAQPC_SQHDRRINGBUFENABLE BIT_ULL(1)\n#define IRDMA_UDAQPC_IPID GENMASK_ULL(47, 32)\n#define IRDMA_UDAQPC_SNDMSS GENMASK_ULL(29, 16)\n#define IRDMA_UDAQPC_VLANTAG GENMASK_ULL(15, 0)\n\n#define IRDMA_UDA_CQPSQ_MAV_PDINDEXHI GENMASK_ULL(21, 20)\n#define IRDMA_UDA_CQPSQ_MAV_PDINDEXLO GENMASK_ULL(63, 48)\n#define IRDMA_UDA_CQPSQ_MAV_SRCMACADDRINDEX GENMASK_ULL(29, 24)\n#define IRDMA_UDA_CQPSQ_MAV_ARPINDEX GENMASK_ULL(63, 48)\n#define IRDMA_UDA_CQPSQ_MAV_TC GENMASK_ULL(39, 32)\n#define IRDMA_UDA_CQPSQ_MAV_HOPLIMIT GENMASK_ULL(39, 32)\n#define IRDMA_UDA_CQPSQ_MAV_FLOWLABEL GENMASK_ULL(19, 0)\n#define IRDMA_UDA_CQPSQ_MAV_ADDR0 GENMASK_ULL(63, 32)\n#define IRDMA_UDA_CQPSQ_MAV_ADDR1 GENMASK_ULL(31, 0)\n#define IRDMA_UDA_CQPSQ_MAV_ADDR2 GENMASK_ULL(63, 32)\n#define IRDMA_UDA_CQPSQ_MAV_ADDR3 GENMASK_ULL(31, 0)\n#define IRDMA_UDA_CQPSQ_MAV_WQEVALID BIT_ULL(63)\n#define IRDMA_UDA_CQPSQ_MAV_OPCODE GENMASK_ULL(37, 32)\n#define IRDMA_UDA_CQPSQ_MAV_DOLOOPBACKK BIT_ULL(62)\n#define IRDMA_UDA_CQPSQ_MAV_IPV4VALID BIT_ULL(59)\n#define IRDMA_UDA_CQPSQ_MAV_AVIDX GENMASK_ULL(16, 0)\n#define IRDMA_UDA_CQPSQ_MAV_INSERTVLANTAG BIT_ULL(60)\n#define IRDMA_UDA_MGCTX_VFFLAG BIT_ULL(29)\n#define IRDMA_UDA_MGCTX_DESTPORT GENMASK_ULL(47, 32)\n#define IRDMA_UDA_MGCTX_VFID GENMASK_ULL(28, 22)\n#define IRDMA_UDA_MGCTX_VALIDENT BIT_ULL(31)\n#define IRDMA_UDA_MGCTX_PFID GENMASK_ULL(21, 18)\n#define IRDMA_UDA_MGCTX_FLAGIGNOREDPORT BIT_ULL(30)\n#define IRDMA_UDA_MGCTX_QPID GENMASK_ULL(17, 0)\n#define IRDMA_UDA_CQPSQ_MG_WQEVALID BIT_ULL(63)\n#define IRDMA_UDA_CQPSQ_MG_OPCODE GENMASK_ULL(37, 32)\n#define IRDMA_UDA_CQPSQ_MG_MGIDX GENMASK_ULL(12, 0)\n#define IRDMA_UDA_CQPSQ_MG_IPV4VALID BIT_ULL(60)\n#define IRDMA_UDA_CQPSQ_MG_VLANVALID BIT_ULL(59)\n#define IRDMA_UDA_CQPSQ_MG_HMC_FCN_ID GENMASK_ULL(5, 0)\n#define IRDMA_UDA_CQPSQ_MG_VLANID GENMASK_ULL(43, 32)\n#define IRDMA_UDA_CQPSQ_QS_HANDLE GENMASK_ULL(9, 0)\n#define IRDMA_UDA_CQPSQ_QHASH_QPN GENMASK_ULL(49, 32)\n#define IRDMA_UDA_CQPSQ_QHASH_ BIT_ULL(0)\n#define IRDMA_UDA_CQPSQ_QHASH_SRC_PORT GENMASK_ULL(31, 16)\n#define IRDMA_UDA_CQPSQ_QHASH_DEST_PORT GENMASK_ULL(15, 0)\n#define IRDMA_UDA_CQPSQ_QHASH_ADDR0 GENMASK_ULL(63, 32)\n#define IRDMA_UDA_CQPSQ_QHASH_ADDR1 GENMASK_ULL(31, 0)\n#define IRDMA_UDA_CQPSQ_QHASH_ADDR2 GENMASK_ULL(63, 32)\n#define IRDMA_UDA_CQPSQ_QHASH_ADDR3 GENMASK_ULL(31, 0)\n#define IRDMA_UDA_CQPSQ_QHASH_WQEVALID BIT_ULL(63)\n#define IRDMA_UDA_CQPSQ_QHASH_OPCODE GENMASK_ULL(37, 32)\n#define IRDMA_UDA_CQPSQ_QHASH_MANAGE GENMASK_ULL(62, 61)\n#define IRDMA_UDA_CQPSQ_QHASH_IPV4VALID GENMASK_ULL(60, 60)\n#define IRDMA_UDA_CQPSQ_QHASH_LANFWD GENMASK_ULL(59, 59)\n#define IRDMA_UDA_CQPSQ_QHASH_ENTRYTYPE GENMASK_ULL(44, 42)\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}