{
    "PEModules": [],
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 58872
    },
    "PrevCompiledModules": {
        "std": {
            "reYIK_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 32494,
                "mod": "std",
                "mode": 4,
                "out": "reYIK_d.o",
                "checksum": 0
            }
        },
        "cast_output_stage": {
            "dPVL1_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 8258,
                "mod": "cast_output_stage",
                "mode": 4,
                "out": "dPVL1_d.o",
                "checksum": 0
            }
        },
        "mtx_arbiter": {
            "cRVQY_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 11595,
                "mod": "mtx_arbiter",
                "mode": 4,
                "out": "cRVQY_d.o",
                "checksum": 0
            }
        },
        "cast_input_stage": {
            "MbPIM_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 21586,
                "mod": "cast_input_stage",
                "checksum": 0,
                "out": "MbPIM_d.o",
                "mode": 4
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7808,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "checksum": 0
            }
        },
        "mux_data_valid_5to1": {
            "duMw2_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 9194,
                "mod": "mux_data_valid_5to1",
                "mode": 4,
                "out": "duMw2_d.o",
                "checksum": 0
            }
        },
        "cast_router": {
            "Hvnf2_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 28931,
                "mod": "cast_router",
                "mode": 4,
                "out": "Hvnf2_d.o",
                "checksum": 0
            }
        },
        "cast_network": {
            "BWBga_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 26027,
                "mod": "cast_network",
                "checksum": 0,
                "out": "BWBga_d.o",
                "mode": 4
            }
        },
        "cast_vc_allocator": {
            "qwPkj_d": {
                "archive": "archive.3/_22196_archive_1.a",
                "bytes": 38059,
                "mod": "cast_vc_allocator",
                "mode": 4,
                "out": "qwPkj_d.o",
                "checksum": 0
            }
        }
    },
    "CompileStrategy": "fullobj",
    "CompileStatus": "Successful",
    "NameTable": {
        "_vcs_unit__1434969846": [
            "_vcs_unit__1434969846",
            "dZV9U",
            "module"
        ],
        "cast_output_stage": [
            "cast_output_stage",
            "dPVL1",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "cast_input_stage": [
            "cast_input_stage",
            "MbPIM",
            "module"
        ],
        "mtx_arbiter": [
            "mtx_arbiter",
            "cRVQY",
            "module"
        ],
        "cast_network": [
            "cast_network",
            "BWBga",
            "module"
        ],
        "cast_router": [
            "cast_router",
            "Hvnf2",
            "module"
        ],
        "cast_vc_allocator": [
            "cast_vc_allocator",
            "qwPkj",
            "module"
        ],
        "mux_data_valid_5to1": [
            "mux_data_valid_5to1",
            "duMw2",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_maxrss_kb": 92244,
            "ru_utime_sec": 0.064314999999999997,
            "ru_nvcsw": 2031,
            "ru_majflt": 0,
            "ru_stime_sec": 0.064314999999999997,
            "ru_minflt": 5394,
            "ru_nivcsw": 1
        },
        "Frontend(%)": 53.296043090946753,
        "ru_childs_end": {
            "ru_maxrss_kb": 22864,
            "ru_utime_sec": 0.0022929999999999999,
            "ru_nvcsw": 49,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 213,
            "ru_nivcsw": 0
        },
        "mopSpeed": 457079.48899929022,
        "quadSpeed": 139371.8949609652,
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_majflt": 0,
            "ru_stime_sec": 0.0,
            "ru_minflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 25761,
        "nQuads": 7855,
        "totalObjSize": 270762,
        "ru_self_end": {
            "ru_maxrss_kb": 101132,
            "ru_utime_sec": 0.120675,
            "ru_nvcsw": 2480,
            "ru_majflt": 0,
            "ru_stime_sec": 0.067041000000000003,
            "ru_minflt": 7915,
            "ru_nivcsw": 4
        },
        "mop/quad": 3.2795671546785488,
        "outputSizePerQuad": 34.0,
        "CodeGen(%)": 46.703956909053247
    },
    "CurCompileUdps": {},
    "Misc": {
        "cwd": "/mnt/f/git/NVCIM-COMM/behavior_model",
        "csrc": "csrc",
        "daidir_abs": "/mnt/f/git/NVCIM-COMM/behavior_model/simv.daidir",
        "csrc_abs": "/mnt/f/git/NVCIM-COMM/behavior_model/csrc",
        "daidir": "simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.3"
    },
    "CompileProcesses": [
        "cgproc.22196.json"
    ],
    "LVLData": [
        "SIM"
    ],
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "_vcs_unit__1434969846",
        "_vcs_unit__1434969846",
        "std",
        "std",
        "mtx_arbiter",
        "mtx_arbiter",
        "cast_input_stage",
        "cast_input_stage",
        "cast_output_stage",
        "cast_output_stage",
        "cast_router",
        "cast_router",
        "cast_vc_allocator",
        "cast_vc_allocator",
        "mux_data_valid_5to1",
        "mux_data_valid_5to1",
        "cast_network",
        "cast_network"
    ]
}