INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:18:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 buffer21/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer6/outs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.998ns (22.007%)  route 3.537ns (77.993%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1115, unset)         0.508     0.508    buffer21/clk
                         FDRE                                         r  buffer21/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer21/outputValid_reg/Q
                         net (fo=9, unplaced)         0.457     1.191    buffer22/control/buffer21_outs_valid
                         LUT5 (Prop_lut5_I0_O)        0.119     1.310 f  buffer22/control/transmitValue_i_9__0/O
                         net (fo=1, unplaced)         0.705     2.015    buffer22/control/transmitValue_i_9__0_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.058 f  buffer22/control/transmitValue_i_4__3/O
                         net (fo=2, unplaced)         0.255     2.313    buffer22/control/transmitValue_reg_1
                         LUT6 (Prop_lut6_I4_O)        0.043     2.356 r  buffer22/control/transmitValue_i_3/O
                         net (fo=74, unplaced)        0.336     2.692    control_merge0/tehb/control/p_2_in_4
                         LUT6 (Prop_lut6_I5_O)        0.043     2.735 r  control_merge0/tehb/control/dataReg[31]_i_4__0/O
                         net (fo=72, unplaced)        0.335     3.070    control_merge0/tehb/control/fullReg_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.043     3.113 r  control_merge0/tehb/control/outs[2]_i_1/O
                         net (fo=3, unplaced)         0.395     3.508    cmpi0/D[2]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.551 r  cmpi0/outs[0]_i_49/O
                         net (fo=1, unplaced)         0.459     4.010    cmpi0/outs[0]_i_49_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.255 r  cmpi0/outs_reg[0]_i_30/CO[3]
                         net (fo=1, unplaced)         0.007     4.262    cmpi0/outs_reg[0]_i_30_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.312 r  cmpi0/outs_reg[0]_i_13/CO[3]
                         net (fo=1, unplaced)         0.000     4.312    cmpi0/outs_reg[0]_i_13_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.362 r  cmpi0/outs_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.362    cmpi0/outs_reg[0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.412 r  cmpi0/outs_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.588     5.000    control_merge0/tehb/control/result[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     5.043 r  control_merge0/tehb/control/outs[0]_i_1__6/O
                         net (fo=1, unplaced)         0.000     5.043    buffer6/outs_reg[0]_1
                         FDRE                                         r  buffer6/outs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1115, unset)         0.483     5.183    buffer6/clk
                         FDRE                                         r  buffer6/outs_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_D)        0.041     5.188    buffer6/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          5.188    
                         arrival time                          -5.043    
  -------------------------------------------------------------------
                         slack                                  0.145    




