Two-input NAND gate implementation