WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1330971 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1330971 cumulative IPC: 3.757 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 29966373 heartbeat IPC: 0.3337 cumulative IPC: 0.1746 (Simulation time: 00 hr 02 min 09 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 28635403 cumulative IPC: 0.1746 (Simulation time: 00 hr 02 min 09 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 28635403 cumulative IPC: 0.1746 (Simulation time: 00 hr 02 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/gcc_13B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1746 instructions: 5000002 cycles: 28635403
CPU 0 Branch Prediction Accuracy: 93.95% MPKI: 11.18 Average ROB Occupancy at Mispredict: 103.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0018
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.09
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.08

LLC TOTAL        ACCESS:     404358 HIT:     159009 MISS:     245349
LLC LOAD         ACCESS:     160087 HIT:      14645 MISS:     145442
LLC RFO          ACCESS:     100859 HIT:       3097 MISS:      97762
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     140575 HIT:     140572 MISS:          3
LLC TRANSLATION  ACCESS:       2837 HIT:        695 MISS:       2142
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 914.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1519259 HIT:    1479149 MISS:      40110
cpu0_DTLB LOAD         ACCESS:    1519259 HIT:    1479149 MISS:      40110
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 59.92 cycles
cpu0_ITLB TOTAL        ACCESS:        140 HIT:        127 MISS:         13
cpu0_ITLB LOAD         ACCESS:        140 HIT:        127 MISS:         13
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 317.6 cycles
cpu0_L1D TOTAL        ACCESS:    1937855 HIT:     807790 MISS:    1130065
cpu0_L1D LOAD         ACCESS:    1030377 HIT:     425163 MISS:     605214
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     898814 HIT:     379955 MISS:     518859
cpu0_L1D TRANSLATION  ACCESS:       8664 HIT:       2672 MISS:       5992
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 184.5 cycles
cpu0_L1I TOTAL        ACCESS:        161 HIT:         65 MISS:         96
cpu0_L1I LOAD         ACCESS:        161 HIT:         65 MISS:         96
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 257.3 cycles
cpu0_L2C TOTAL        ACCESS:     411204 HIT:     147409 MISS:     263795
cpu0_L2C LOAD         ACCESS:     164681 HIT:       4594 MISS:     160087
cpu0_L2C RFO          ACCESS:     101213 HIT:        354 MISS:     100859
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     139326 HIT:     139314 MISS:         12
cpu0_L2C TRANSLATION  ACCESS:       5984 HIT:       3147 MISS:       2837
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 871.5 cycles
cpu0_STLB TOTAL        ACCESS:      12152 HIT:       3539 MISS:       8613
cpu0_STLB LOAD         ACCESS:      12152 HIT:       3539 MISS:       8613
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 316.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      68346
  ROW_BUFFER_MISS:     176983
 AVG DBUS CONGESTED CYCLE: 3.925
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      19040
  FULL:     128619
