// Seed: 3650875482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign id_1 = 1;
  tri id_10, id_11 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7
);
  final begin
    id_2 = 1;
  end
  wire id_9, id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_9, id_11, id_11
  );
endmodule
