|lights
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => ~NO_FANOUT~
SW[17] => SW[17].IN1
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => KEY[3].IN1
CLOCK_50 => CLOCK_50.IN1


|lights|nios_system:nios_system_inst
clk => clk.IN11
reset_n => reset_n_sources.IN1
SW_to_the_SW[0] => SW_to_the_SW[0].IN1
SW_to_the_SW[1] => SW_to_the_SW[1].IN1
SW_to_the_SW[2] => SW_to_the_SW[2].IN1
SW_to_the_SW[3] => SW_to_the_SW[3].IN1
SW_to_the_SW[4] => SW_to_the_SW[4].IN1
SW_to_the_SW[5] => SW_to_the_SW[5].IN1
SW_to_the_SW[6] => SW_to_the_SW[6].IN1
SW_to_the_SW[7] => SW_to_the_SW[7].IN1
SW_to_the_SW[8] => SW_to_the_SW[8].IN1
SW_to_the_SW[9] => SW_to_the_SW[9].IN1
SW_to_the_SW[10] => SW_to_the_SW[10].IN1
SW_to_the_SW[11] => SW_to_the_SW[11].IN1
SW_to_the_SW[12] => SW_to_the_SW[12].IN1
SW_to_the_SW[13] => SW_to_the_SW[13].IN1
SW_to_the_SW[14] => SW_to_the_SW[14].IN1
SW_to_the_SW[15] => SW_to_the_SW[15].IN1
SW_to_the_SW[16] => SW_to_the_SW[16].IN1
SW_to_the_SW[17] => SW_to_the_SW[17].IN1
Run_to_the_processor_0 => Run_to_the_processor_0.IN1


|lights|nios_system:nios_system_inst|LED_avalon_parallel_port_slave_arbitrator:the_LED_avalon_parallel_port_slave
LED_avalon_parallel_port_slave_readdata[0] => LED_avalon_parallel_port_slave_readdata_from_sa[0].DATAIN
LED_avalon_parallel_port_slave_readdata[1] => LED_avalon_parallel_port_slave_readdata_from_sa[1].DATAIN
LED_avalon_parallel_port_slave_readdata[2] => LED_avalon_parallel_port_slave_readdata_from_sa[2].DATAIN
LED_avalon_parallel_port_slave_readdata[3] => LED_avalon_parallel_port_slave_readdata_from_sa[3].DATAIN
LED_avalon_parallel_port_slave_readdata[4] => LED_avalon_parallel_port_slave_readdata_from_sa[4].DATAIN
LED_avalon_parallel_port_slave_readdata[5] => LED_avalon_parallel_port_slave_readdata_from_sa[5].DATAIN
LED_avalon_parallel_port_slave_readdata[6] => LED_avalon_parallel_port_slave_readdata_from_sa[6].DATAIN
LED_avalon_parallel_port_slave_readdata[7] => LED_avalon_parallel_port_slave_readdata_from_sa[7].DATAIN
LED_avalon_parallel_port_slave_readdata[8] => LED_avalon_parallel_port_slave_readdata_from_sa[8].DATAIN
LED_avalon_parallel_port_slave_readdata[9] => LED_avalon_parallel_port_slave_readdata_from_sa[9].DATAIN
LED_avalon_parallel_port_slave_readdata[10] => LED_avalon_parallel_port_slave_readdata_from_sa[10].DATAIN
LED_avalon_parallel_port_slave_readdata[11] => LED_avalon_parallel_port_slave_readdata_from_sa[11].DATAIN
LED_avalon_parallel_port_slave_readdata[12] => LED_avalon_parallel_port_slave_readdata_from_sa[12].DATAIN
LED_avalon_parallel_port_slave_readdata[13] => LED_avalon_parallel_port_slave_readdata_from_sa[13].DATAIN
LED_avalon_parallel_port_slave_readdata[14] => LED_avalon_parallel_port_slave_readdata_from_sa[14].DATAIN
LED_avalon_parallel_port_slave_readdata[15] => LED_avalon_parallel_port_slave_readdata_from_sa[15].DATAIN
LED_avalon_parallel_port_slave_readdata[16] => LED_avalon_parallel_port_slave_readdata_from_sa[16].DATAIN
LED_avalon_parallel_port_slave_readdata[17] => LED_avalon_parallel_port_slave_readdata_from_sa[17].DATAIN
LED_avalon_parallel_port_slave_readdata[18] => LED_avalon_parallel_port_slave_readdata_from_sa[18].DATAIN
LED_avalon_parallel_port_slave_readdata[19] => LED_avalon_parallel_port_slave_readdata_from_sa[19].DATAIN
LED_avalon_parallel_port_slave_readdata[20] => LED_avalon_parallel_port_slave_readdata_from_sa[20].DATAIN
LED_avalon_parallel_port_slave_readdata[21] => LED_avalon_parallel_port_slave_readdata_from_sa[21].DATAIN
LED_avalon_parallel_port_slave_readdata[22] => LED_avalon_parallel_port_slave_readdata_from_sa[22].DATAIN
LED_avalon_parallel_port_slave_readdata[23] => LED_avalon_parallel_port_slave_readdata_from_sa[23].DATAIN
LED_avalon_parallel_port_slave_readdata[24] => LED_avalon_parallel_port_slave_readdata_from_sa[24].DATAIN
LED_avalon_parallel_port_slave_readdata[25] => LED_avalon_parallel_port_slave_readdata_from_sa[25].DATAIN
LED_avalon_parallel_port_slave_readdata[26] => LED_avalon_parallel_port_slave_readdata_from_sa[26].DATAIN
LED_avalon_parallel_port_slave_readdata[27] => LED_avalon_parallel_port_slave_readdata_from_sa[27].DATAIN
LED_avalon_parallel_port_slave_readdata[28] => LED_avalon_parallel_port_slave_readdata_from_sa[28].DATAIN
LED_avalon_parallel_port_slave_readdata[29] => LED_avalon_parallel_port_slave_readdata_from_sa[29].DATAIN
LED_avalon_parallel_port_slave_readdata[30] => LED_avalon_parallel_port_slave_readdata_from_sa[30].DATAIN
LED_avalon_parallel_port_slave_readdata[31] => LED_avalon_parallel_port_slave_readdata_from_sa[31].DATAIN
clk => d1_LED_avalon_parallel_port_slave_end_xfer~reg0.CLK
clk => processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register.CLK
processor_0_avalon_master_address_to_slave[0] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[1] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[2] => LED_avalon_parallel_port_slave_address[0].DATAIN
processor_0_avalon_master_address_to_slave[3] => LED_avalon_parallel_port_slave_address[1].DATAIN
processor_0_avalon_master_address_to_slave[4] => Equal0.IN27
processor_0_avalon_master_address_to_slave[5] => Equal0.IN26
processor_0_avalon_master_address_to_slave[6] => Equal0.IN25
processor_0_avalon_master_address_to_slave[7] => Equal0.IN24
processor_0_avalon_master_address_to_slave[8] => Equal0.IN23
processor_0_avalon_master_address_to_slave[9] => Equal0.IN22
processor_0_avalon_master_address_to_slave[10] => Equal0.IN21
processor_0_avalon_master_address_to_slave[11] => Equal0.IN20
processor_0_avalon_master_address_to_slave[12] => Equal0.IN0
processor_0_avalon_master_address_to_slave[13] => Equal0.IN19
processor_0_avalon_master_address_to_slave[14] => Equal0.IN18
processor_0_avalon_master_address_to_slave[15] => Equal0.IN17
processor_0_avalon_master_address_to_slave[16] => Equal0.IN16
processor_0_avalon_master_address_to_slave[17] => Equal0.IN15
processor_0_avalon_master_address_to_slave[18] => Equal0.IN14
processor_0_avalon_master_address_to_slave[19] => Equal0.IN13
processor_0_avalon_master_address_to_slave[20] => Equal0.IN12
processor_0_avalon_master_address_to_slave[21] => Equal0.IN11
processor_0_avalon_master_address_to_slave[22] => Equal0.IN10
processor_0_avalon_master_address_to_slave[23] => Equal0.IN9
processor_0_avalon_master_address_to_slave[24] => Equal0.IN8
processor_0_avalon_master_address_to_slave[25] => Equal0.IN7
processor_0_avalon_master_address_to_slave[26] => Equal0.IN6
processor_0_avalon_master_address_to_slave[27] => Equal0.IN5
processor_0_avalon_master_address_to_slave[28] => Equal0.IN4
processor_0_avalon_master_address_to_slave[29] => Equal0.IN3
processor_0_avalon_master_address_to_slave[30] => Equal0.IN2
processor_0_avalon_master_address_to_slave[31] => Equal0.IN1
processor_0_avalon_master_byteenable[0] => LED_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[1] => LED_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[2] => LED_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[3] => LED_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_read => processor_0_requests_LED_avalon_parallel_port_slave.IN0
processor_0_avalon_master_read => processor_0_qualified_request_LED_avalon_parallel_port_slave.IN1
processor_0_avalon_master_read => LED_avalon_parallel_port_slave_read.IN1
processor_0_avalon_master_write => processor_0_requests_LED_avalon_parallel_port_slave.IN1
processor_0_avalon_master_write => LED_avalon_parallel_port_slave_write.IN1
processor_0_avalon_master_writedata[0] => LED_avalon_parallel_port_slave_writedata[0].DATAIN
processor_0_avalon_master_writedata[1] => LED_avalon_parallel_port_slave_writedata[1].DATAIN
processor_0_avalon_master_writedata[2] => LED_avalon_parallel_port_slave_writedata[2].DATAIN
processor_0_avalon_master_writedata[3] => LED_avalon_parallel_port_slave_writedata[3].DATAIN
processor_0_avalon_master_writedata[4] => LED_avalon_parallel_port_slave_writedata[4].DATAIN
processor_0_avalon_master_writedata[5] => LED_avalon_parallel_port_slave_writedata[5].DATAIN
processor_0_avalon_master_writedata[6] => LED_avalon_parallel_port_slave_writedata[6].DATAIN
processor_0_avalon_master_writedata[7] => LED_avalon_parallel_port_slave_writedata[7].DATAIN
processor_0_avalon_master_writedata[8] => LED_avalon_parallel_port_slave_writedata[8].DATAIN
processor_0_avalon_master_writedata[9] => LED_avalon_parallel_port_slave_writedata[9].DATAIN
processor_0_avalon_master_writedata[10] => LED_avalon_parallel_port_slave_writedata[10].DATAIN
processor_0_avalon_master_writedata[11] => LED_avalon_parallel_port_slave_writedata[11].DATAIN
processor_0_avalon_master_writedata[12] => LED_avalon_parallel_port_slave_writedata[12].DATAIN
processor_0_avalon_master_writedata[13] => LED_avalon_parallel_port_slave_writedata[13].DATAIN
processor_0_avalon_master_writedata[14] => LED_avalon_parallel_port_slave_writedata[14].DATAIN
processor_0_avalon_master_writedata[15] => LED_avalon_parallel_port_slave_writedata[15].DATAIN
processor_0_avalon_master_writedata[16] => LED_avalon_parallel_port_slave_writedata[16].DATAIN
processor_0_avalon_master_writedata[17] => LED_avalon_parallel_port_slave_writedata[17].DATAIN
processor_0_avalon_master_writedata[18] => LED_avalon_parallel_port_slave_writedata[18].DATAIN
processor_0_avalon_master_writedata[19] => LED_avalon_parallel_port_slave_writedata[19].DATAIN
processor_0_avalon_master_writedata[20] => LED_avalon_parallel_port_slave_writedata[20].DATAIN
processor_0_avalon_master_writedata[21] => LED_avalon_parallel_port_slave_writedata[21].DATAIN
processor_0_avalon_master_writedata[22] => LED_avalon_parallel_port_slave_writedata[22].DATAIN
processor_0_avalon_master_writedata[23] => LED_avalon_parallel_port_slave_writedata[23].DATAIN
processor_0_avalon_master_writedata[24] => LED_avalon_parallel_port_slave_writedata[24].DATAIN
processor_0_avalon_master_writedata[25] => LED_avalon_parallel_port_slave_writedata[25].DATAIN
processor_0_avalon_master_writedata[26] => LED_avalon_parallel_port_slave_writedata[26].DATAIN
processor_0_avalon_master_writedata[27] => LED_avalon_parallel_port_slave_writedata[27].DATAIN
processor_0_avalon_master_writedata[28] => LED_avalon_parallel_port_slave_writedata[28].DATAIN
processor_0_avalon_master_writedata[29] => LED_avalon_parallel_port_slave_writedata[29].DATAIN
processor_0_avalon_master_writedata[30] => LED_avalon_parallel_port_slave_writedata[30].DATAIN
processor_0_avalon_master_writedata[31] => LED_avalon_parallel_port_slave_writedata[31].DATAIN
reset_n => d1_LED_avalon_parallel_port_slave_end_xfer~reg0.PRESET
reset_n => processor_0_read_data_valid_LED_avalon_parallel_port_slave_shift_register.ACLR
reset_n => LED_avalon_parallel_port_slave_reset.DATAIN


|lights|nios_system:nios_system_inst|LED:the_LED
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => data_in[8].CLK
clk => data_in[9].CLK
clk => data_in[10].CLK
clk => data_in[11].CLK
clk => data_in[12].CLK
clk => data_in[13].CLK
clk => data_in[14].CLK
clk => data_in[15].CLK
clk => data_in[16].CLK
clk => data_in[17].CLK
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
address[0] => Equal0.IN1
address[1] => Equal0.IN0
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[3] => ~NO_FANOUT~
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => always2.IN0
read => ~NO_FANOUT~
write => always2.IN1
writedata[0] => data.DATAB
writedata[1] => data.DATAB
writedata[2] => data.DATAB
writedata[3] => data.DATAB
writedata[4] => data.DATAB
writedata[5] => data.DATAB
writedata[6] => data.DATAB
writedata[7] => data.DATAB
writedata[8] => data.DATAB
writedata[9] => data.DATAB
writedata[10] => data.DATAB
writedata[11] => data.DATAB
writedata[12] => data.DATAB
writedata[13] => data.DATAB
writedata[14] => data.DATAB
writedata[15] => data.DATAB
writedata[16] => data.DATAB
writedata[17] => data.DATAB
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|lights|nios_system:nios_system_inst|SEGDISP_avalon_parallel_port_slave_arbitrator:the_SEGDISP_avalon_parallel_port_slave
SEGDISP_avalon_parallel_port_slave_readdata[0] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[0].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[1] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[1].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[2] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[2].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[3] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[3].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[4] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[4].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[5] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[5].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[6] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[6].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[7] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[7].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[8] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[8].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[9] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[9].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[10] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[10].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[11] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[11].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[12] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[12].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[13] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[13].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[14] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[14].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[15] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[15].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[16] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[16].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[17] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[17].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[18] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[18].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[19] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[19].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[20] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[20].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[21] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[21].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[22] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[22].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[23] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[23].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[24] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[24].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[25] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[25].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[26] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[26].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[27] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[27].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[28] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[28].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[29] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[29].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[30] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[30].DATAIN
SEGDISP_avalon_parallel_port_slave_readdata[31] => SEGDISP_avalon_parallel_port_slave_readdata_from_sa[31].DATAIN
clk => d1_SEGDISP_avalon_parallel_port_slave_end_xfer~reg0.CLK
clk => processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register.CLK
processor_0_avalon_master_address_to_slave[0] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[1] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[2] => SEGDISP_avalon_parallel_port_slave_address[0].DATAIN
processor_0_avalon_master_address_to_slave[3] => SEGDISP_avalon_parallel_port_slave_address[1].DATAIN
processor_0_avalon_master_address_to_slave[4] => Equal0.IN27
processor_0_avalon_master_address_to_slave[5] => Equal0.IN26
processor_0_avalon_master_address_to_slave[6] => Equal0.IN25
processor_0_avalon_master_address_to_slave[7] => Equal0.IN24
processor_0_avalon_master_address_to_slave[8] => Equal0.IN23
processor_0_avalon_master_address_to_slave[9] => Equal0.IN22
processor_0_avalon_master_address_to_slave[10] => Equal0.IN21
processor_0_avalon_master_address_to_slave[11] => Equal0.IN20
processor_0_avalon_master_address_to_slave[12] => Equal0.IN19
processor_0_avalon_master_address_to_slave[13] => Equal0.IN18
processor_0_avalon_master_address_to_slave[14] => Equal0.IN0
processor_0_avalon_master_address_to_slave[15] => Equal0.IN17
processor_0_avalon_master_address_to_slave[16] => Equal0.IN16
processor_0_avalon_master_address_to_slave[17] => Equal0.IN15
processor_0_avalon_master_address_to_slave[18] => Equal0.IN14
processor_0_avalon_master_address_to_slave[19] => Equal0.IN13
processor_0_avalon_master_address_to_slave[20] => Equal0.IN12
processor_0_avalon_master_address_to_slave[21] => Equal0.IN11
processor_0_avalon_master_address_to_slave[22] => Equal0.IN10
processor_0_avalon_master_address_to_slave[23] => Equal0.IN9
processor_0_avalon_master_address_to_slave[24] => Equal0.IN8
processor_0_avalon_master_address_to_slave[25] => Equal0.IN7
processor_0_avalon_master_address_to_slave[26] => Equal0.IN6
processor_0_avalon_master_address_to_slave[27] => Equal0.IN5
processor_0_avalon_master_address_to_slave[28] => Equal0.IN4
processor_0_avalon_master_address_to_slave[29] => Equal0.IN3
processor_0_avalon_master_address_to_slave[30] => Equal0.IN2
processor_0_avalon_master_address_to_slave[31] => Equal0.IN1
processor_0_avalon_master_byteenable[0] => SEGDISP_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[1] => SEGDISP_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[2] => SEGDISP_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[3] => SEGDISP_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_read => processor_0_requests_SEGDISP_avalon_parallel_port_slave.IN0
processor_0_avalon_master_read => processor_0_qualified_request_SEGDISP_avalon_parallel_port_slave.IN1
processor_0_avalon_master_read => SEGDISP_avalon_parallel_port_slave_read.IN1
processor_0_avalon_master_write => processor_0_requests_SEGDISP_avalon_parallel_port_slave.IN1
processor_0_avalon_master_write => SEGDISP_avalon_parallel_port_slave_write.IN1
processor_0_avalon_master_writedata[0] => SEGDISP_avalon_parallel_port_slave_writedata[0].DATAIN
processor_0_avalon_master_writedata[1] => SEGDISP_avalon_parallel_port_slave_writedata[1].DATAIN
processor_0_avalon_master_writedata[2] => SEGDISP_avalon_parallel_port_slave_writedata[2].DATAIN
processor_0_avalon_master_writedata[3] => SEGDISP_avalon_parallel_port_slave_writedata[3].DATAIN
processor_0_avalon_master_writedata[4] => SEGDISP_avalon_parallel_port_slave_writedata[4].DATAIN
processor_0_avalon_master_writedata[5] => SEGDISP_avalon_parallel_port_slave_writedata[5].DATAIN
processor_0_avalon_master_writedata[6] => SEGDISP_avalon_parallel_port_slave_writedata[6].DATAIN
processor_0_avalon_master_writedata[7] => SEGDISP_avalon_parallel_port_slave_writedata[7].DATAIN
processor_0_avalon_master_writedata[8] => SEGDISP_avalon_parallel_port_slave_writedata[8].DATAIN
processor_0_avalon_master_writedata[9] => SEGDISP_avalon_parallel_port_slave_writedata[9].DATAIN
processor_0_avalon_master_writedata[10] => SEGDISP_avalon_parallel_port_slave_writedata[10].DATAIN
processor_0_avalon_master_writedata[11] => SEGDISP_avalon_parallel_port_slave_writedata[11].DATAIN
processor_0_avalon_master_writedata[12] => SEGDISP_avalon_parallel_port_slave_writedata[12].DATAIN
processor_0_avalon_master_writedata[13] => SEGDISP_avalon_parallel_port_slave_writedata[13].DATAIN
processor_0_avalon_master_writedata[14] => SEGDISP_avalon_parallel_port_slave_writedata[14].DATAIN
processor_0_avalon_master_writedata[15] => SEGDISP_avalon_parallel_port_slave_writedata[15].DATAIN
processor_0_avalon_master_writedata[16] => SEGDISP_avalon_parallel_port_slave_writedata[16].DATAIN
processor_0_avalon_master_writedata[17] => SEGDISP_avalon_parallel_port_slave_writedata[17].DATAIN
processor_0_avalon_master_writedata[18] => SEGDISP_avalon_parallel_port_slave_writedata[18].DATAIN
processor_0_avalon_master_writedata[19] => SEGDISP_avalon_parallel_port_slave_writedata[19].DATAIN
processor_0_avalon_master_writedata[20] => SEGDISP_avalon_parallel_port_slave_writedata[20].DATAIN
processor_0_avalon_master_writedata[21] => SEGDISP_avalon_parallel_port_slave_writedata[21].DATAIN
processor_0_avalon_master_writedata[22] => SEGDISP_avalon_parallel_port_slave_writedata[22].DATAIN
processor_0_avalon_master_writedata[23] => SEGDISP_avalon_parallel_port_slave_writedata[23].DATAIN
processor_0_avalon_master_writedata[24] => SEGDISP_avalon_parallel_port_slave_writedata[24].DATAIN
processor_0_avalon_master_writedata[25] => SEGDISP_avalon_parallel_port_slave_writedata[25].DATAIN
processor_0_avalon_master_writedata[26] => SEGDISP_avalon_parallel_port_slave_writedata[26].DATAIN
processor_0_avalon_master_writedata[27] => SEGDISP_avalon_parallel_port_slave_writedata[27].DATAIN
processor_0_avalon_master_writedata[28] => SEGDISP_avalon_parallel_port_slave_writedata[28].DATAIN
processor_0_avalon_master_writedata[29] => SEGDISP_avalon_parallel_port_slave_writedata[29].DATAIN
processor_0_avalon_master_writedata[30] => SEGDISP_avalon_parallel_port_slave_writedata[30].DATAIN
processor_0_avalon_master_writedata[31] => SEGDISP_avalon_parallel_port_slave_writedata[31].DATAIN
reset_n => d1_SEGDISP_avalon_parallel_port_slave_end_xfer~reg0.PRESET
reset_n => processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave_shift_register.ACLR
reset_n => SEGDISP_avalon_parallel_port_slave_reset.DATAIN


|lights|nios_system:nios_system_inst|SEGDISP:the_SEGDISP
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
clk => data[8].CLK
clk => data[9].CLK
clk => data[10].CLK
clk => data[11].CLK
clk => data[12].CLK
clk => data[13].CLK
clk => data[14].CLK
clk => data[15].CLK
clk => data[16].CLK
clk => data[17].CLK
clk => data[18].CLK
clk => data[19].CLK
clk => data[20].CLK
clk => data[21].CLK
clk => data[22].CLK
clk => data[23].CLK
clk => data[24].CLK
clk => data[25].CLK
clk => data[26].CLK
clk => data[27].CLK
clk => data[28].CLK
clk => data[29].CLK
clk => data[30].CLK
clk => data[31].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => data_in[8].CLK
clk => data_in[9].CLK
clk => data_in[10].CLK
clk => data_in[11].CLK
clk => data_in[12].CLK
clk => data_in[13].CLK
clk => data_in[14].CLK
clk => data_in[15].CLK
clk => data_in[16].CLK
clk => data_in[17].CLK
clk => data_in[18].CLK
clk => data_in[19].CLK
clk => data_in[20].CLK
clk => data_in[21].CLK
clk => data_in[22].CLK
clk => data_in[23].CLK
clk => data_in[24].CLK
clk => data_in[25].CLK
clk => data_in[26].CLK
clk => data_in[27].CLK
clk => data_in[28].CLK
clk => data_in[29].CLK
clk => data_in[30].CLK
clk => data_in[31].CLK
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
reset => data.OUTPUTSELECT
address[0] => Equal0.IN1
address[1] => Equal0.IN0
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[0] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[1] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[2] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
byteenable[3] => data.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => always2.IN0
read => ~NO_FANOUT~
write => always2.IN1
writedata[0] => data.DATAB
writedata[1] => data.DATAB
writedata[2] => data.DATAB
writedata[3] => data.DATAB
writedata[4] => data.DATAB
writedata[5] => data.DATAB
writedata[6] => data.DATAB
writedata[7] => data.DATAB
writedata[8] => data.DATAB
writedata[9] => data.DATAB
writedata[10] => data.DATAB
writedata[11] => data.DATAB
writedata[12] => data.DATAB
writedata[13] => data.DATAB
writedata[14] => data.DATAB
writedata[15] => data.DATAB
writedata[16] => data.DATAB
writedata[17] => data.DATAB
writedata[18] => data.DATAB
writedata[19] => data.DATAB
writedata[20] => data.DATAB
writedata[21] => data.DATAB
writedata[22] => data.DATAB
writedata[23] => data.DATAB
writedata[24] => data.DATAB
writedata[25] => data.DATAB
writedata[26] => data.DATAB
writedata[27] => data.DATAB
writedata[28] => data.DATAB
writedata[29] => data.DATAB
writedata[30] => data.DATAB
writedata[31] => data.DATAB


|lights|nios_system:nios_system_inst|SW_avalon_parallel_port_slave_arbitrator:the_SW_avalon_parallel_port_slave
SW_avalon_parallel_port_slave_readdata[0] => SW_avalon_parallel_port_slave_readdata_from_sa[0].DATAIN
SW_avalon_parallel_port_slave_readdata[1] => SW_avalon_parallel_port_slave_readdata_from_sa[1].DATAIN
SW_avalon_parallel_port_slave_readdata[2] => SW_avalon_parallel_port_slave_readdata_from_sa[2].DATAIN
SW_avalon_parallel_port_slave_readdata[3] => SW_avalon_parallel_port_slave_readdata_from_sa[3].DATAIN
SW_avalon_parallel_port_slave_readdata[4] => SW_avalon_parallel_port_slave_readdata_from_sa[4].DATAIN
SW_avalon_parallel_port_slave_readdata[5] => SW_avalon_parallel_port_slave_readdata_from_sa[5].DATAIN
SW_avalon_parallel_port_slave_readdata[6] => SW_avalon_parallel_port_slave_readdata_from_sa[6].DATAIN
SW_avalon_parallel_port_slave_readdata[7] => SW_avalon_parallel_port_slave_readdata_from_sa[7].DATAIN
SW_avalon_parallel_port_slave_readdata[8] => SW_avalon_parallel_port_slave_readdata_from_sa[8].DATAIN
SW_avalon_parallel_port_slave_readdata[9] => SW_avalon_parallel_port_slave_readdata_from_sa[9].DATAIN
SW_avalon_parallel_port_slave_readdata[10] => SW_avalon_parallel_port_slave_readdata_from_sa[10].DATAIN
SW_avalon_parallel_port_slave_readdata[11] => SW_avalon_parallel_port_slave_readdata_from_sa[11].DATAIN
SW_avalon_parallel_port_slave_readdata[12] => SW_avalon_parallel_port_slave_readdata_from_sa[12].DATAIN
SW_avalon_parallel_port_slave_readdata[13] => SW_avalon_parallel_port_slave_readdata_from_sa[13].DATAIN
SW_avalon_parallel_port_slave_readdata[14] => SW_avalon_parallel_port_slave_readdata_from_sa[14].DATAIN
SW_avalon_parallel_port_slave_readdata[15] => SW_avalon_parallel_port_slave_readdata_from_sa[15].DATAIN
SW_avalon_parallel_port_slave_readdata[16] => SW_avalon_parallel_port_slave_readdata_from_sa[16].DATAIN
SW_avalon_parallel_port_slave_readdata[17] => SW_avalon_parallel_port_slave_readdata_from_sa[17].DATAIN
SW_avalon_parallel_port_slave_readdata[18] => SW_avalon_parallel_port_slave_readdata_from_sa[18].DATAIN
SW_avalon_parallel_port_slave_readdata[19] => SW_avalon_parallel_port_slave_readdata_from_sa[19].DATAIN
SW_avalon_parallel_port_slave_readdata[20] => SW_avalon_parallel_port_slave_readdata_from_sa[20].DATAIN
SW_avalon_parallel_port_slave_readdata[21] => SW_avalon_parallel_port_slave_readdata_from_sa[21].DATAIN
SW_avalon_parallel_port_slave_readdata[22] => SW_avalon_parallel_port_slave_readdata_from_sa[22].DATAIN
SW_avalon_parallel_port_slave_readdata[23] => SW_avalon_parallel_port_slave_readdata_from_sa[23].DATAIN
SW_avalon_parallel_port_slave_readdata[24] => SW_avalon_parallel_port_slave_readdata_from_sa[24].DATAIN
SW_avalon_parallel_port_slave_readdata[25] => SW_avalon_parallel_port_slave_readdata_from_sa[25].DATAIN
SW_avalon_parallel_port_slave_readdata[26] => SW_avalon_parallel_port_slave_readdata_from_sa[26].DATAIN
SW_avalon_parallel_port_slave_readdata[27] => SW_avalon_parallel_port_slave_readdata_from_sa[27].DATAIN
SW_avalon_parallel_port_slave_readdata[28] => SW_avalon_parallel_port_slave_readdata_from_sa[28].DATAIN
SW_avalon_parallel_port_slave_readdata[29] => SW_avalon_parallel_port_slave_readdata_from_sa[29].DATAIN
SW_avalon_parallel_port_slave_readdata[30] => SW_avalon_parallel_port_slave_readdata_from_sa[30].DATAIN
SW_avalon_parallel_port_slave_readdata[31] => SW_avalon_parallel_port_slave_readdata_from_sa[31].DATAIN
clk => d1_SW_avalon_parallel_port_slave_end_xfer~reg0.CLK
clk => processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register.CLK
processor_0_avalon_master_address_to_slave[0] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[1] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[2] => SW_avalon_parallel_port_slave_address[0].DATAIN
processor_0_avalon_master_address_to_slave[3] => SW_avalon_parallel_port_slave_address[1].DATAIN
processor_0_avalon_master_address_to_slave[4] => Equal0.IN27
processor_0_avalon_master_address_to_slave[5] => Equal0.IN26
processor_0_avalon_master_address_to_slave[6] => Equal0.IN25
processor_0_avalon_master_address_to_slave[7] => Equal0.IN24
processor_0_avalon_master_address_to_slave[8] => Equal0.IN23
processor_0_avalon_master_address_to_slave[9] => Equal0.IN22
processor_0_avalon_master_address_to_slave[10] => Equal0.IN21
processor_0_avalon_master_address_to_slave[11] => Equal0.IN20
processor_0_avalon_master_address_to_slave[12] => Equal0.IN19
processor_0_avalon_master_address_to_slave[13] => Equal0.IN18
processor_0_avalon_master_address_to_slave[14] => Equal0.IN17
processor_0_avalon_master_address_to_slave[15] => Equal0.IN0
processor_0_avalon_master_address_to_slave[16] => Equal0.IN16
processor_0_avalon_master_address_to_slave[17] => Equal0.IN15
processor_0_avalon_master_address_to_slave[18] => Equal0.IN14
processor_0_avalon_master_address_to_slave[19] => Equal0.IN13
processor_0_avalon_master_address_to_slave[20] => Equal0.IN12
processor_0_avalon_master_address_to_slave[21] => Equal0.IN11
processor_0_avalon_master_address_to_slave[22] => Equal0.IN10
processor_0_avalon_master_address_to_slave[23] => Equal0.IN9
processor_0_avalon_master_address_to_slave[24] => Equal0.IN8
processor_0_avalon_master_address_to_slave[25] => Equal0.IN7
processor_0_avalon_master_address_to_slave[26] => Equal0.IN6
processor_0_avalon_master_address_to_slave[27] => Equal0.IN5
processor_0_avalon_master_address_to_slave[28] => Equal0.IN4
processor_0_avalon_master_address_to_slave[29] => Equal0.IN3
processor_0_avalon_master_address_to_slave[30] => Equal0.IN2
processor_0_avalon_master_address_to_slave[31] => Equal0.IN1
processor_0_avalon_master_byteenable[0] => SW_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[1] => SW_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[2] => SW_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_byteenable[3] => SW_avalon_parallel_port_slave_byteenable.DATAB
processor_0_avalon_master_read => processor_0_requests_SW_avalon_parallel_port_slave.IN0
processor_0_avalon_master_read => processor_0_qualified_request_SW_avalon_parallel_port_slave.IN1
processor_0_avalon_master_read => SW_avalon_parallel_port_slave_read.IN1
processor_0_avalon_master_write => processor_0_requests_SW_avalon_parallel_port_slave.IN1
processor_0_avalon_master_write => SW_avalon_parallel_port_slave_write.IN1
processor_0_avalon_master_writedata[0] => SW_avalon_parallel_port_slave_writedata[0].DATAIN
processor_0_avalon_master_writedata[1] => SW_avalon_parallel_port_slave_writedata[1].DATAIN
processor_0_avalon_master_writedata[2] => SW_avalon_parallel_port_slave_writedata[2].DATAIN
processor_0_avalon_master_writedata[3] => SW_avalon_parallel_port_slave_writedata[3].DATAIN
processor_0_avalon_master_writedata[4] => SW_avalon_parallel_port_slave_writedata[4].DATAIN
processor_0_avalon_master_writedata[5] => SW_avalon_parallel_port_slave_writedata[5].DATAIN
processor_0_avalon_master_writedata[6] => SW_avalon_parallel_port_slave_writedata[6].DATAIN
processor_0_avalon_master_writedata[7] => SW_avalon_parallel_port_slave_writedata[7].DATAIN
processor_0_avalon_master_writedata[8] => SW_avalon_parallel_port_slave_writedata[8].DATAIN
processor_0_avalon_master_writedata[9] => SW_avalon_parallel_port_slave_writedata[9].DATAIN
processor_0_avalon_master_writedata[10] => SW_avalon_parallel_port_slave_writedata[10].DATAIN
processor_0_avalon_master_writedata[11] => SW_avalon_parallel_port_slave_writedata[11].DATAIN
processor_0_avalon_master_writedata[12] => SW_avalon_parallel_port_slave_writedata[12].DATAIN
processor_0_avalon_master_writedata[13] => SW_avalon_parallel_port_slave_writedata[13].DATAIN
processor_0_avalon_master_writedata[14] => SW_avalon_parallel_port_slave_writedata[14].DATAIN
processor_0_avalon_master_writedata[15] => SW_avalon_parallel_port_slave_writedata[15].DATAIN
processor_0_avalon_master_writedata[16] => SW_avalon_parallel_port_slave_writedata[16].DATAIN
processor_0_avalon_master_writedata[17] => SW_avalon_parallel_port_slave_writedata[17].DATAIN
processor_0_avalon_master_writedata[18] => SW_avalon_parallel_port_slave_writedata[18].DATAIN
processor_0_avalon_master_writedata[19] => SW_avalon_parallel_port_slave_writedata[19].DATAIN
processor_0_avalon_master_writedata[20] => SW_avalon_parallel_port_slave_writedata[20].DATAIN
processor_0_avalon_master_writedata[21] => SW_avalon_parallel_port_slave_writedata[21].DATAIN
processor_0_avalon_master_writedata[22] => SW_avalon_parallel_port_slave_writedata[22].DATAIN
processor_0_avalon_master_writedata[23] => SW_avalon_parallel_port_slave_writedata[23].DATAIN
processor_0_avalon_master_writedata[24] => SW_avalon_parallel_port_slave_writedata[24].DATAIN
processor_0_avalon_master_writedata[25] => SW_avalon_parallel_port_slave_writedata[25].DATAIN
processor_0_avalon_master_writedata[26] => SW_avalon_parallel_port_slave_writedata[26].DATAIN
processor_0_avalon_master_writedata[27] => SW_avalon_parallel_port_slave_writedata[27].DATAIN
processor_0_avalon_master_writedata[28] => SW_avalon_parallel_port_slave_writedata[28].DATAIN
processor_0_avalon_master_writedata[29] => SW_avalon_parallel_port_slave_writedata[29].DATAIN
processor_0_avalon_master_writedata[30] => SW_avalon_parallel_port_slave_writedata[30].DATAIN
processor_0_avalon_master_writedata[31] => SW_avalon_parallel_port_slave_writedata[31].DATAIN
reset_n => d1_SW_avalon_parallel_port_slave_end_xfer~reg0.PRESET
reset_n => processor_0_read_data_valid_SW_avalon_parallel_port_slave_shift_register.ACLR
reset_n => SW_avalon_parallel_port_slave_reset.DATAIN


|lights|nios_system:nios_system_inst|SW:the_SW
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => data_in[0].CLK
clk => data_in[1].CLK
clk => data_in[2].CLK
clk => data_in[3].CLK
clk => data_in[4].CLK
clk => data_in[5].CLK
clk => data_in[6].CLK
clk => data_in[7].CLK
clk => data_in[8].CLK
clk => data_in[9].CLK
clk => data_in[10].CLK
clk => data_in[11].CLK
clk => data_in[12].CLK
clk => data_in[13].CLK
clk => data_in[14].CLK
clk => data_in[15].CLK
clk => data_in[16].CLK
clk => data_in[17].CLK
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
reset => readdata.OUTPUTSELECT
address[0] => Equal0.IN1
address[1] => Equal0.IN0
byteenable[0] => ~NO_FANOUT~
byteenable[1] => ~NO_FANOUT~
byteenable[2] => ~NO_FANOUT~
byteenable[3] => ~NO_FANOUT~
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
read => ~NO_FANOUT~
write => ~NO_FANOUT~
writedata[0] => ~NO_FANOUT~
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
SW[0] => data_in[0].DATAIN
SW[1] => data_in[1].DATAIN
SW[2] => data_in[2].DATAIN
SW[3] => data_in[3].DATAIN
SW[4] => data_in[4].DATAIN
SW[5] => data_in[5].DATAIN
SW[6] => data_in[6].DATAIN
SW[7] => data_in[7].DATAIN
SW[8] => data_in[8].DATAIN
SW[9] => data_in[9].DATAIN
SW[10] => data_in[10].DATAIN
SW[11] => data_in[11].DATAIN
SW[12] => data_in[12].DATAIN
SW[13] => data_in[13].DATAIN
SW[14] => data_in[14].DATAIN
SW[15] => data_in[15].DATAIN
SW[16] => data_in[16].DATAIN
SW[17] => data_in[17].DATAIN


|lights|nios_system:nios_system_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1
clk => d1_onchip_memory2_0_s1_end_xfer~reg0.CLK
clk => processor_0_read_data_valid_onchip_memory2_0_s1_shift_register.CLK
onchip_memory2_0_s1_readdata[0] => onchip_memory2_0_s1_readdata_from_sa[0].DATAIN
onchip_memory2_0_s1_readdata[1] => onchip_memory2_0_s1_readdata_from_sa[1].DATAIN
onchip_memory2_0_s1_readdata[2] => onchip_memory2_0_s1_readdata_from_sa[2].DATAIN
onchip_memory2_0_s1_readdata[3] => onchip_memory2_0_s1_readdata_from_sa[3].DATAIN
onchip_memory2_0_s1_readdata[4] => onchip_memory2_0_s1_readdata_from_sa[4].DATAIN
onchip_memory2_0_s1_readdata[5] => onchip_memory2_0_s1_readdata_from_sa[5].DATAIN
onchip_memory2_0_s1_readdata[6] => onchip_memory2_0_s1_readdata_from_sa[6].DATAIN
onchip_memory2_0_s1_readdata[7] => onchip_memory2_0_s1_readdata_from_sa[7].DATAIN
onchip_memory2_0_s1_readdata[8] => onchip_memory2_0_s1_readdata_from_sa[8].DATAIN
onchip_memory2_0_s1_readdata[9] => onchip_memory2_0_s1_readdata_from_sa[9].DATAIN
onchip_memory2_0_s1_readdata[10] => onchip_memory2_0_s1_readdata_from_sa[10].DATAIN
onchip_memory2_0_s1_readdata[11] => onchip_memory2_0_s1_readdata_from_sa[11].DATAIN
onchip_memory2_0_s1_readdata[12] => onchip_memory2_0_s1_readdata_from_sa[12].DATAIN
onchip_memory2_0_s1_readdata[13] => onchip_memory2_0_s1_readdata_from_sa[13].DATAIN
onchip_memory2_0_s1_readdata[14] => onchip_memory2_0_s1_readdata_from_sa[14].DATAIN
onchip_memory2_0_s1_readdata[15] => onchip_memory2_0_s1_readdata_from_sa[15].DATAIN
onchip_memory2_0_s1_readdata[16] => onchip_memory2_0_s1_readdata_from_sa[16].DATAIN
onchip_memory2_0_s1_readdata[17] => onchip_memory2_0_s1_readdata_from_sa[17].DATAIN
onchip_memory2_0_s1_readdata[18] => onchip_memory2_0_s1_readdata_from_sa[18].DATAIN
onchip_memory2_0_s1_readdata[19] => onchip_memory2_0_s1_readdata_from_sa[19].DATAIN
onchip_memory2_0_s1_readdata[20] => onchip_memory2_0_s1_readdata_from_sa[20].DATAIN
onchip_memory2_0_s1_readdata[21] => onchip_memory2_0_s1_readdata_from_sa[21].DATAIN
onchip_memory2_0_s1_readdata[22] => onchip_memory2_0_s1_readdata_from_sa[22].DATAIN
onchip_memory2_0_s1_readdata[23] => onchip_memory2_0_s1_readdata_from_sa[23].DATAIN
onchip_memory2_0_s1_readdata[24] => onchip_memory2_0_s1_readdata_from_sa[24].DATAIN
onchip_memory2_0_s1_readdata[25] => onchip_memory2_0_s1_readdata_from_sa[25].DATAIN
onchip_memory2_0_s1_readdata[26] => onchip_memory2_0_s1_readdata_from_sa[26].DATAIN
onchip_memory2_0_s1_readdata[27] => onchip_memory2_0_s1_readdata_from_sa[27].DATAIN
onchip_memory2_0_s1_readdata[28] => onchip_memory2_0_s1_readdata_from_sa[28].DATAIN
onchip_memory2_0_s1_readdata[29] => onchip_memory2_0_s1_readdata_from_sa[29].DATAIN
onchip_memory2_0_s1_readdata[30] => onchip_memory2_0_s1_readdata_from_sa[30].DATAIN
onchip_memory2_0_s1_readdata[31] => onchip_memory2_0_s1_readdata_from_sa[31].DATAIN
processor_0_avalon_master_address_to_slave[0] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[1] => ~NO_FANOUT~
processor_0_avalon_master_address_to_slave[2] => onchip_memory2_0_s1_address[0].DATAIN
processor_0_avalon_master_address_to_slave[3] => onchip_memory2_0_s1_address[1].DATAIN
processor_0_avalon_master_address_to_slave[4] => onchip_memory2_0_s1_address[2].DATAIN
processor_0_avalon_master_address_to_slave[5] => onchip_memory2_0_s1_address[3].DATAIN
processor_0_avalon_master_address_to_slave[6] => onchip_memory2_0_s1_address[4].DATAIN
processor_0_avalon_master_address_to_slave[7] => onchip_memory2_0_s1_address[5].DATAIN
processor_0_avalon_master_address_to_slave[8] => onchip_memory2_0_s1_address[6].DATAIN
processor_0_avalon_master_address_to_slave[9] => Equal0.IN22
processor_0_avalon_master_address_to_slave[10] => Equal0.IN21
processor_0_avalon_master_address_to_slave[11] => Equal0.IN20
processor_0_avalon_master_address_to_slave[12] => Equal0.IN19
processor_0_avalon_master_address_to_slave[13] => Equal0.IN18
processor_0_avalon_master_address_to_slave[14] => Equal0.IN17
processor_0_avalon_master_address_to_slave[15] => Equal0.IN16
processor_0_avalon_master_address_to_slave[16] => Equal0.IN15
processor_0_avalon_master_address_to_slave[17] => Equal0.IN14
processor_0_avalon_master_address_to_slave[18] => Equal0.IN13
processor_0_avalon_master_address_to_slave[19] => Equal0.IN12
processor_0_avalon_master_address_to_slave[20] => Equal0.IN11
processor_0_avalon_master_address_to_slave[21] => Equal0.IN10
processor_0_avalon_master_address_to_slave[22] => Equal0.IN9
processor_0_avalon_master_address_to_slave[23] => Equal0.IN8
processor_0_avalon_master_address_to_slave[24] => Equal0.IN7
processor_0_avalon_master_address_to_slave[25] => Equal0.IN6
processor_0_avalon_master_address_to_slave[26] => Equal0.IN5
processor_0_avalon_master_address_to_slave[27] => Equal0.IN4
processor_0_avalon_master_address_to_slave[28] => Equal0.IN3
processor_0_avalon_master_address_to_slave[29] => Equal0.IN2
processor_0_avalon_master_address_to_slave[30] => Equal0.IN1
processor_0_avalon_master_address_to_slave[31] => Equal0.IN0
processor_0_avalon_master_byteenable[0] => onchip_memory2_0_s1_byteenable.DATAB
processor_0_avalon_master_byteenable[1] => onchip_memory2_0_s1_byteenable.DATAB
processor_0_avalon_master_byteenable[2] => onchip_memory2_0_s1_byteenable.DATAB
processor_0_avalon_master_byteenable[3] => onchip_memory2_0_s1_byteenable.DATAB
processor_0_avalon_master_read => processor_0_requests_onchip_memory2_0_s1.IN0
processor_0_avalon_master_read => processor_0_qualified_request_onchip_memory2_0_s1.IN1
processor_0_avalon_master_read => processor_0_read_data_valid_onchip_memory2_0_s1_shift_register_in.IN1
processor_0_avalon_master_write => processor_0_requests_onchip_memory2_0_s1.IN1
processor_0_avalon_master_write => onchip_memory2_0_s1_write.IN1
processor_0_avalon_master_writedata[0] => onchip_memory2_0_s1_writedata[0].DATAIN
processor_0_avalon_master_writedata[1] => onchip_memory2_0_s1_writedata[1].DATAIN
processor_0_avalon_master_writedata[2] => onchip_memory2_0_s1_writedata[2].DATAIN
processor_0_avalon_master_writedata[3] => onchip_memory2_0_s1_writedata[3].DATAIN
processor_0_avalon_master_writedata[4] => onchip_memory2_0_s1_writedata[4].DATAIN
processor_0_avalon_master_writedata[5] => onchip_memory2_0_s1_writedata[5].DATAIN
processor_0_avalon_master_writedata[6] => onchip_memory2_0_s1_writedata[6].DATAIN
processor_0_avalon_master_writedata[7] => onchip_memory2_0_s1_writedata[7].DATAIN
processor_0_avalon_master_writedata[8] => onchip_memory2_0_s1_writedata[8].DATAIN
processor_0_avalon_master_writedata[9] => onchip_memory2_0_s1_writedata[9].DATAIN
processor_0_avalon_master_writedata[10] => onchip_memory2_0_s1_writedata[10].DATAIN
processor_0_avalon_master_writedata[11] => onchip_memory2_0_s1_writedata[11].DATAIN
processor_0_avalon_master_writedata[12] => onchip_memory2_0_s1_writedata[12].DATAIN
processor_0_avalon_master_writedata[13] => onchip_memory2_0_s1_writedata[13].DATAIN
processor_0_avalon_master_writedata[14] => onchip_memory2_0_s1_writedata[14].DATAIN
processor_0_avalon_master_writedata[15] => onchip_memory2_0_s1_writedata[15].DATAIN
processor_0_avalon_master_writedata[16] => onchip_memory2_0_s1_writedata[16].DATAIN
processor_0_avalon_master_writedata[17] => onchip_memory2_0_s1_writedata[17].DATAIN
processor_0_avalon_master_writedata[18] => onchip_memory2_0_s1_writedata[18].DATAIN
processor_0_avalon_master_writedata[19] => onchip_memory2_0_s1_writedata[19].DATAIN
processor_0_avalon_master_writedata[20] => onchip_memory2_0_s1_writedata[20].DATAIN
processor_0_avalon_master_writedata[21] => onchip_memory2_0_s1_writedata[21].DATAIN
processor_0_avalon_master_writedata[22] => onchip_memory2_0_s1_writedata[22].DATAIN
processor_0_avalon_master_writedata[23] => onchip_memory2_0_s1_writedata[23].DATAIN
processor_0_avalon_master_writedata[24] => onchip_memory2_0_s1_writedata[24].DATAIN
processor_0_avalon_master_writedata[25] => onchip_memory2_0_s1_writedata[25].DATAIN
processor_0_avalon_master_writedata[26] => onchip_memory2_0_s1_writedata[26].DATAIN
processor_0_avalon_master_writedata[27] => onchip_memory2_0_s1_writedata[27].DATAIN
processor_0_avalon_master_writedata[28] => onchip_memory2_0_s1_writedata[28].DATAIN
processor_0_avalon_master_writedata[29] => onchip_memory2_0_s1_writedata[29].DATAIN
processor_0_avalon_master_writedata[30] => onchip_memory2_0_s1_writedata[30].DATAIN
processor_0_avalon_master_writedata[31] => onchip_memory2_0_s1_writedata[31].DATAIN
reset_n => d1_onchip_memory2_0_s1_end_xfer~reg0.PRESET
reset_n => processor_0_read_data_valid_onchip_memory2_0_s1_shift_register.ACLR
reset_n => onchip_memory2_0_s1_reset.DATAIN


|lights|nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clken.IN1
reset => ~NO_FANOUT~
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1


|lights|nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_dvb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dvb1:auto_generated.data_a[0]
data_a[1] => altsyncram_dvb1:auto_generated.data_a[1]
data_a[2] => altsyncram_dvb1:auto_generated.data_a[2]
data_a[3] => altsyncram_dvb1:auto_generated.data_a[3]
data_a[4] => altsyncram_dvb1:auto_generated.data_a[4]
data_a[5] => altsyncram_dvb1:auto_generated.data_a[5]
data_a[6] => altsyncram_dvb1:auto_generated.data_a[6]
data_a[7] => altsyncram_dvb1:auto_generated.data_a[7]
data_a[8] => altsyncram_dvb1:auto_generated.data_a[8]
data_a[9] => altsyncram_dvb1:auto_generated.data_a[9]
data_a[10] => altsyncram_dvb1:auto_generated.data_a[10]
data_a[11] => altsyncram_dvb1:auto_generated.data_a[11]
data_a[12] => altsyncram_dvb1:auto_generated.data_a[12]
data_a[13] => altsyncram_dvb1:auto_generated.data_a[13]
data_a[14] => altsyncram_dvb1:auto_generated.data_a[14]
data_a[15] => altsyncram_dvb1:auto_generated.data_a[15]
data_a[16] => altsyncram_dvb1:auto_generated.data_a[16]
data_a[17] => altsyncram_dvb1:auto_generated.data_a[17]
data_a[18] => altsyncram_dvb1:auto_generated.data_a[18]
data_a[19] => altsyncram_dvb1:auto_generated.data_a[19]
data_a[20] => altsyncram_dvb1:auto_generated.data_a[20]
data_a[21] => altsyncram_dvb1:auto_generated.data_a[21]
data_a[22] => altsyncram_dvb1:auto_generated.data_a[22]
data_a[23] => altsyncram_dvb1:auto_generated.data_a[23]
data_a[24] => altsyncram_dvb1:auto_generated.data_a[24]
data_a[25] => altsyncram_dvb1:auto_generated.data_a[25]
data_a[26] => altsyncram_dvb1:auto_generated.data_a[26]
data_a[27] => altsyncram_dvb1:auto_generated.data_a[27]
data_a[28] => altsyncram_dvb1:auto_generated.data_a[28]
data_a[29] => altsyncram_dvb1:auto_generated.data_a[29]
data_a[30] => altsyncram_dvb1:auto_generated.data_a[30]
data_a[31] => altsyncram_dvb1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dvb1:auto_generated.address_a[0]
address_a[1] => altsyncram_dvb1:auto_generated.address_a[1]
address_a[2] => altsyncram_dvb1:auto_generated.address_a[2]
address_a[3] => altsyncram_dvb1:auto_generated.address_a[3]
address_a[4] => altsyncram_dvb1:auto_generated.address_a[4]
address_a[5] => altsyncram_dvb1:auto_generated.address_a[5]
address_a[6] => altsyncram_dvb1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dvb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_dvb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_dvb1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_dvb1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_dvb1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_dvb1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~


|lights|nios_system:nios_system_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dvb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|lights|nios_system:nios_system_inst|processor_0_avalon_master_arbitrator:the_processor_0_avalon_master
LED_avalon_parallel_port_slave_readdata_from_sa[0] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[1] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[2] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[3] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[4] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[5] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[6] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[7] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[8] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[9] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[10] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[11] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[12] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[13] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[14] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[15] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[16] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[17] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[18] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[19] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[20] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[21] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[22] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[23] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[24] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[25] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[26] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[27] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[28] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[29] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[30] => processor_0_avalon_master_readdata.IN0
LED_avalon_parallel_port_slave_readdata_from_sa[31] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[0] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[1] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[2] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[3] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[4] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[5] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[6] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[7] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[8] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[9] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[10] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[11] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[12] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[13] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[14] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[15] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[16] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[17] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[18] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[19] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[20] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[21] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[22] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[23] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[24] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[25] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[26] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[27] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[28] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[29] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[30] => processor_0_avalon_master_readdata.IN0
SEGDISP_avalon_parallel_port_slave_readdata_from_sa[31] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[0] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[1] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[2] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[3] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[4] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[5] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[6] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[7] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[8] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[9] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[10] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[11] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[12] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[13] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[14] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[15] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[16] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[17] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[18] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[19] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[20] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[21] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[22] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[23] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[24] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[25] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[26] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[27] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[28] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[29] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[30] => processor_0_avalon_master_readdata.IN0
SW_avalon_parallel_port_slave_readdata_from_sa[31] => processor_0_avalon_master_readdata.IN0
clk => ~NO_FANOUT~
d1_LED_avalon_parallel_port_slave_end_xfer => ~NO_FANOUT~
d1_SEGDISP_avalon_parallel_port_slave_end_xfer => ~NO_FANOUT~
d1_SW_avalon_parallel_port_slave_end_xfer => ~NO_FANOUT~
d1_onchip_memory2_0_s1_end_xfer => ~NO_FANOUT~
onchip_memory2_0_s1_readdata_from_sa[0] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[1] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[2] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[3] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[4] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[5] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[6] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[7] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[8] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[9] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[10] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[11] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[12] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[13] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[14] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[15] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[16] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[17] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[18] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[19] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[20] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[21] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[22] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[23] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[24] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[25] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[26] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[27] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[28] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[29] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[30] => processor_0_avalon_master_readdata.IN0
onchip_memory2_0_s1_readdata_from_sa[31] => processor_0_avalon_master_readdata.IN0
processor_0_avalon_master_address[0] => processor_0_avalon_master_address_to_slave[0].DATAIN
processor_0_avalon_master_address[1] => processor_0_avalon_master_address_to_slave[1].DATAIN
processor_0_avalon_master_address[2] => processor_0_avalon_master_address_to_slave[2].DATAIN
processor_0_avalon_master_address[3] => processor_0_avalon_master_address_to_slave[3].DATAIN
processor_0_avalon_master_address[4] => processor_0_avalon_master_address_to_slave[4].DATAIN
processor_0_avalon_master_address[5] => processor_0_avalon_master_address_to_slave[5].DATAIN
processor_0_avalon_master_address[6] => processor_0_avalon_master_address_to_slave[6].DATAIN
processor_0_avalon_master_address[7] => processor_0_avalon_master_address_to_slave[7].DATAIN
processor_0_avalon_master_address[8] => processor_0_avalon_master_address_to_slave[8].DATAIN
processor_0_avalon_master_address[9] => ~NO_FANOUT~
processor_0_avalon_master_address[10] => ~NO_FANOUT~
processor_0_avalon_master_address[11] => ~NO_FANOUT~
processor_0_avalon_master_address[12] => processor_0_avalon_master_address_to_slave[12].DATAIN
processor_0_avalon_master_address[13] => ~NO_FANOUT~
processor_0_avalon_master_address[14] => processor_0_avalon_master_address_to_slave[14].DATAIN
processor_0_avalon_master_address[15] => processor_0_avalon_master_address_to_slave[15].DATAIN
processor_0_avalon_master_address[16] => ~NO_FANOUT~
processor_0_avalon_master_address[17] => ~NO_FANOUT~
processor_0_avalon_master_address[18] => ~NO_FANOUT~
processor_0_avalon_master_address[19] => ~NO_FANOUT~
processor_0_avalon_master_address[20] => ~NO_FANOUT~
processor_0_avalon_master_address[21] => ~NO_FANOUT~
processor_0_avalon_master_address[22] => ~NO_FANOUT~
processor_0_avalon_master_address[23] => ~NO_FANOUT~
processor_0_avalon_master_address[24] => ~NO_FANOUT~
processor_0_avalon_master_address[25] => ~NO_FANOUT~
processor_0_avalon_master_address[26] => ~NO_FANOUT~
processor_0_avalon_master_address[27] => ~NO_FANOUT~
processor_0_avalon_master_address[28] => ~NO_FANOUT~
processor_0_avalon_master_address[29] => ~NO_FANOUT~
processor_0_avalon_master_address[30] => ~NO_FANOUT~
processor_0_avalon_master_address[31] => ~NO_FANOUT~
processor_0_avalon_master_byteenable[0] => ~NO_FANOUT~
processor_0_avalon_master_byteenable[1] => ~NO_FANOUT~
processor_0_avalon_master_byteenable[2] => ~NO_FANOUT~
processor_0_avalon_master_byteenable[3] => ~NO_FANOUT~
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_read => r_0.IN0
processor_0_avalon_master_write => r_0.IN1
processor_0_avalon_master_writedata[0] => ~NO_FANOUT~
processor_0_avalon_master_writedata[1] => ~NO_FANOUT~
processor_0_avalon_master_writedata[2] => ~NO_FANOUT~
processor_0_avalon_master_writedata[3] => ~NO_FANOUT~
processor_0_avalon_master_writedata[4] => ~NO_FANOUT~
processor_0_avalon_master_writedata[5] => ~NO_FANOUT~
processor_0_avalon_master_writedata[6] => ~NO_FANOUT~
processor_0_avalon_master_writedata[7] => ~NO_FANOUT~
processor_0_avalon_master_writedata[8] => ~NO_FANOUT~
processor_0_avalon_master_writedata[9] => ~NO_FANOUT~
processor_0_avalon_master_writedata[10] => ~NO_FANOUT~
processor_0_avalon_master_writedata[11] => ~NO_FANOUT~
processor_0_avalon_master_writedata[12] => ~NO_FANOUT~
processor_0_avalon_master_writedata[13] => ~NO_FANOUT~
processor_0_avalon_master_writedata[14] => ~NO_FANOUT~
processor_0_avalon_master_writedata[15] => ~NO_FANOUT~
processor_0_avalon_master_writedata[16] => ~NO_FANOUT~
processor_0_avalon_master_writedata[17] => ~NO_FANOUT~
processor_0_avalon_master_writedata[18] => ~NO_FANOUT~
processor_0_avalon_master_writedata[19] => ~NO_FANOUT~
processor_0_avalon_master_writedata[20] => ~NO_FANOUT~
processor_0_avalon_master_writedata[21] => ~NO_FANOUT~
processor_0_avalon_master_writedata[22] => ~NO_FANOUT~
processor_0_avalon_master_writedata[23] => ~NO_FANOUT~
processor_0_avalon_master_writedata[24] => ~NO_FANOUT~
processor_0_avalon_master_writedata[25] => ~NO_FANOUT~
processor_0_avalon_master_writedata[26] => ~NO_FANOUT~
processor_0_avalon_master_writedata[27] => ~NO_FANOUT~
processor_0_avalon_master_writedata[28] => ~NO_FANOUT~
processor_0_avalon_master_writedata[29] => ~NO_FANOUT~
processor_0_avalon_master_writedata[30] => ~NO_FANOUT~
processor_0_avalon_master_writedata[31] => ~NO_FANOUT~
processor_0_granted_LED_avalon_parallel_port_slave => ~NO_FANOUT~
processor_0_granted_SEGDISP_avalon_parallel_port_slave => ~NO_FANOUT~
processor_0_granted_SW_avalon_parallel_port_slave => ~NO_FANOUT~
processor_0_granted_onchip_memory2_0_s1 => ~NO_FANOUT~
processor_0_qualified_request_LED_avalon_parallel_port_slave => r_0.IN0
processor_0_qualified_request_LED_avalon_parallel_port_slave => r_0.IN1
processor_0_qualified_request_LED_avalon_parallel_port_slave => r_0.IN1
processor_0_qualified_request_SEGDISP_avalon_parallel_port_slave => r_0.IN0
processor_0_qualified_request_SEGDISP_avalon_parallel_port_slave => r_0.IN1
processor_0_qualified_request_SEGDISP_avalon_parallel_port_slave => r_0.IN1
processor_0_qualified_request_SW_avalon_parallel_port_slave => r_0.IN0
processor_0_qualified_request_SW_avalon_parallel_port_slave => r_0.IN1
processor_0_qualified_request_SW_avalon_parallel_port_slave => r_0.IN1
processor_0_qualified_request_onchip_memory2_0_s1 => r_0.IN0
processor_0_qualified_request_onchip_memory2_0_s1 => r_0.IN1
processor_0_qualified_request_onchip_memory2_0_s1 => r_0.IN1
processor_0_read_data_valid_LED_avalon_parallel_port_slave => r_0.IN1
processor_0_read_data_valid_LED_avalon_parallel_port_slave => r_0.IN1
processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave => r_0.IN1
processor_0_read_data_valid_SEGDISP_avalon_parallel_port_slave => r_0.IN1
processor_0_read_data_valid_SW_avalon_parallel_port_slave => r_0.IN1
processor_0_read_data_valid_SW_avalon_parallel_port_slave => r_0.IN1
processor_0_read_data_valid_onchip_memory2_0_s1 => r_0.IN1
processor_0_read_data_valid_onchip_memory2_0_s1 => r_0.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_LED_avalon_parallel_port_slave => r_0.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SEGDISP_avalon_parallel_port_slave => r_0.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => processor_0_avalon_master_readdata.IN1
processor_0_requests_SW_avalon_parallel_port_slave => r_0.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => processor_0_avalon_master_readdata.IN1
processor_0_requests_onchip_memory2_0_s1 => r_0.IN1
reset_n => processor_0_avalon_master_reset_n.DATAIN


|lights|nios_system:nios_system_inst|processor_0:the_processor_0
Run => Run.IN1
Clock => Clock.IN1
Resetn => Resetn.IN1
avalon_wait_request => avalon_wait_request.IN1
avalon_readdata[0] => avalon_readdata[0].IN1
avalon_readdata[1] => avalon_readdata[1].IN1
avalon_readdata[2] => avalon_readdata[2].IN1
avalon_readdata[3] => avalon_readdata[3].IN1
avalon_readdata[4] => avalon_readdata[4].IN1
avalon_readdata[5] => avalon_readdata[5].IN1
avalon_readdata[6] => avalon_readdata[6].IN1
avalon_readdata[7] => avalon_readdata[7].IN1
avalon_readdata[8] => avalon_readdata[8].IN1
avalon_readdata[9] => avalon_readdata[9].IN1
avalon_readdata[10] => avalon_readdata[10].IN1
avalon_readdata[11] => avalon_readdata[11].IN1
avalon_readdata[12] => avalon_readdata[12].IN1
avalon_readdata[13] => avalon_readdata[13].IN1
avalon_readdata[14] => avalon_readdata[14].IN1
avalon_readdata[15] => avalon_readdata[15].IN1
avalon_readdata[16] => avalon_readdata[16].IN1
avalon_readdata[17] => avalon_readdata[17].IN1
avalon_readdata[18] => avalon_readdata[18].IN1
avalon_readdata[19] => avalon_readdata[19].IN1
avalon_readdata[20] => avalon_readdata[20].IN1
avalon_readdata[21] => avalon_readdata[21].IN1
avalon_readdata[22] => avalon_readdata[22].IN1
avalon_readdata[23] => avalon_readdata[23].IN1
avalon_readdata[24] => avalon_readdata[24].IN1
avalon_readdata[25] => avalon_readdata[25].IN1
avalon_readdata[26] => avalon_readdata[26].IN1
avalon_readdata[27] => avalon_readdata[27].IN1
avalon_readdata[28] => avalon_readdata[28].IN1
avalon_readdata[29] => avalon_readdata[29].IN1
avalon_readdata[30] => avalon_readdata[30].IN1
avalon_readdata[31] => avalon_readdata[31].IN1


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0
Run => Run.IN1
Resetn => Resetn.IN1
Clock => Clock.IN2
avalon_wait_request => avalon_wait_request.IN1
avalon_readdata[0] => avalon_readdata[0].IN1
avalon_readdata[1] => avalon_readdata[1].IN1
avalon_readdata[2] => avalon_readdata[2].IN1
avalon_readdata[3] => avalon_readdata[3].IN1
avalon_readdata[4] => avalon_readdata[4].IN1
avalon_readdata[5] => avalon_readdata[5].IN1
avalon_readdata[6] => avalon_readdata[6].IN1
avalon_readdata[7] => avalon_readdata[7].IN1
avalon_readdata[8] => avalon_readdata[8].IN1
avalon_readdata[9] => avalon_readdata[9].IN1
avalon_readdata[10] => avalon_readdata[10].IN1
avalon_readdata[11] => avalon_readdata[11].IN1
avalon_readdata[12] => avalon_readdata[12].IN1
avalon_readdata[13] => avalon_readdata[13].IN1
avalon_readdata[14] => avalon_readdata[14].IN1
avalon_readdata[15] => avalon_readdata[15].IN1
avalon_readdata[16] => avalon_readdata[16].IN1
avalon_readdata[17] => avalon_readdata[17].IN1
avalon_readdata[18] => avalon_readdata[18].IN1
avalon_readdata[19] => avalon_readdata[19].IN1
avalon_readdata[20] => avalon_readdata[20].IN1
avalon_readdata[21] => avalon_readdata[21].IN1
avalon_readdata[22] => avalon_readdata[22].IN1
avalon_readdata[23] => avalon_readdata[23].IN1
avalon_readdata[24] => avalon_readdata[24].IN1
avalon_readdata[25] => avalon_readdata[25].IN1
avalon_readdata[26] => avalon_readdata[26].IN1
avalon_readdata[27] => avalon_readdata[27].IN1
avalon_readdata[28] => avalon_readdata[28].IN1
avalon_readdata[29] => avalon_readdata[29].IN1
avalon_readdata[30] => avalon_readdata[30].IN1
avalon_readdata[31] => avalon_readdata[31].IN1


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p
DIN[0] => Selector15.IN12
DIN[1] => Selector14.IN12
DIN[2] => Selector13.IN12
DIN[3] => Selector12.IN12
DIN[4] => Selector11.IN12
DIN[5] => Selector10.IN12
DIN[6] => Selector9.IN12
DIN[7] => DIN[7].IN1
DIN[8] => DIN[8].IN1
DIN[9] => DIN[9].IN1
DIN[10] => DIN[10].IN1
DIN[11] => DIN[11].IN1
DIN[12] => DIN[12].IN1
DIN[13] => DIN[13].IN1
DIN[14] => DIN[14].IN1
DIN[15] => DIN[15].IN1
Resetn => ~NO_FANOUT~
Clock => Clock.IN14
Run => ~NO_FANOUT~


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|upcount:Tstep
Clear => Q.OUTPUTSELECT
Clear => Q.OUTPUTSELECT
Clear => Q.OUTPUTSELECT
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decX
W[0] => Decoder0.IN2
W[1] => Decoder0.IN1
W[2] => Decoder0.IN0
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|dec3to8:decY
W[0] => Decoder0.IN2
W[1] => Decoder0.IN1
W[2] => Decoder0.IN0
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT
En => Y.OUTPUTSELECT


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_0
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_1
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_2
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_3
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_4
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_5
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_6
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_IR
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_A
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_G
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|ALU:alu
X[0] => Add0.IN16
X[0] => Add1.IN32
X[1] => Add0.IN15
X[1] => Add1.IN31
X[2] => Add0.IN14
X[2] => Add1.IN30
X[3] => Add0.IN13
X[3] => Add1.IN29
X[4] => Add0.IN12
X[4] => Add1.IN28
X[5] => Add0.IN11
X[5] => Add1.IN27
X[6] => Add0.IN10
X[6] => Add1.IN26
X[7] => Add0.IN9
X[7] => Add1.IN25
X[8] => Add0.IN8
X[8] => Add1.IN24
X[9] => Add0.IN7
X[9] => Add1.IN23
X[10] => Add0.IN6
X[10] => Add1.IN22
X[11] => Add0.IN5
X[11] => Add1.IN21
X[12] => Add0.IN4
X[12] => Add1.IN20
X[13] => Add0.IN3
X[13] => Add1.IN19
X[14] => Add0.IN2
X[14] => Add1.IN18
X[15] => Add0.IN1
X[15] => Add1.IN17
Y[0] => Add0.IN32
Y[0] => Add1.IN16
Y[1] => Add0.IN31
Y[1] => Add1.IN15
Y[2] => Add0.IN30
Y[2] => Add1.IN14
Y[3] => Add0.IN29
Y[3] => Add1.IN13
Y[4] => Add0.IN28
Y[4] => Add1.IN12
Y[5] => Add0.IN27
Y[5] => Add1.IN11
Y[6] => Add0.IN26
Y[6] => Add1.IN10
Y[7] => Add0.IN25
Y[7] => Add1.IN9
Y[8] => Add0.IN24
Y[8] => Add1.IN8
Y[9] => Add0.IN23
Y[9] => Add1.IN7
Y[10] => Add0.IN22
Y[10] => Add1.IN6
Y[11] => Add0.IN21
Y[11] => Add1.IN5
Y[12] => Add0.IN20
Y[12] => Add1.IN4
Y[13] => Add0.IN19
Y[13] => Add1.IN3
Y[14] => Add0.IN18
Y[14] => Add1.IN2
Y[15] => Add0.IN17
Y[15] => Add1.IN1
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT
AddSub => Q.OUTPUTSELECT


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_ADDR
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|regn:reg_DOUT
R[0] => Q[0]~reg0.DATAIN
R[1] => Q[1]~reg0.DATAIN
R[2] => Q[2]~reg0.DATAIN
R[3] => Q[3]~reg0.DATAIN
R[4] => Q[4]~reg0.DATAIN
R[5] => Q[5]~reg0.DATAIN
R[6] => Q[6]~reg0.DATAIN
R[7] => Q[7]~reg0.DATAIN
R[8] => Q[8]~reg0.DATAIN
R[9] => Q[9]~reg0.DATAIN
R[10] => Q[10]~reg0.DATAIN
R[11] => Q[11]~reg0.DATAIN
R[12] => Q[12]~reg0.DATAIN
R[13] => Q[13]~reg0.DATAIN
R[14] => Q[14]~reg0.DATAIN
R[15] => Q[15]~reg0.DATAIN
Rin => Q[0]~reg0.ENA
Rin => Q[1]~reg0.ENA
Rin => Q[2]~reg0.ENA
Rin => Q[3]~reg0.ENA
Rin => Q[4]~reg0.ENA
Rin => Q[5]~reg0.ENA
Rin => Q[6]~reg0.ENA
Rin => Q[7]~reg0.ENA
Rin => Q[8]~reg0.ENA
Rin => Q[9]~reg0.ENA
Rin => Q[10]~reg0.ENA
Rin => Q[11]~reg0.ENA
Rin => Q[12]~reg0.ENA
Rin => Q[13]~reg0.ENA
Rin => Q[14]~reg0.ENA
Rin => Q[15]~reg0.ENA
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|PC:reg_7
D[0] => Q.DATAB
D[1] => Q.DATAB
D[2] => Q.DATAB
D[3] => Q.DATAB
D[4] => Q.DATAB
D[5] => Q.DATAB
D[6] => Q.DATAB
D[7] => Q.DATAB
D[8] => Q.DATAB
D[9] => Q.DATAB
D[10] => Q.DATAB
D[11] => Q.DATAB
D[12] => Q.DATAB
D[13] => Q.DATAB
D[14] => Q.DATAB
D[15] => Q.DATAB
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Enable => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Load => Q.OUTPUTSELECT
Clock => Q[0]~reg0.CLK
Clock => Q[1]~reg0.CLK
Clock => Q[2]~reg0.CLK
Clock => Q[3]~reg0.CLK
Clock => Q[4]~reg0.CLK
Clock => Q[5]~reg0.CLK
Clock => Q[6]~reg0.CLK
Clock => Q[7]~reg0.CLK
Clock => Q[8]~reg0.CLK
Clock => Q[9]~reg0.CLK
Clock => Q[10]~reg0.CLK
Clock => Q[11]~reg0.CLK
Clock => Q[12]~reg0.CLK
Clock => Q[13]~reg0.CLK
Clock => Q[14]~reg0.CLK
Clock => Q[15]~reg0.CLK


|lights|nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|AMC:amc
Clock => ~NO_FANOUT~
ADDR[0] => LessThan0.IN32
ADDR[0] => Byte_addr.DATAB
ADDR[0] => Byte_addr.DATAA
ADDR[1] => LessThan0.IN31
ADDR[1] => Byte_addr.DATAB
ADDR[1] => Byte_addr.DATAA
ADDR[2] => LessThan0.IN30
ADDR[2] => Byte_addr.DATAB
ADDR[2] => Byte_addr.DATAA
ADDR[3] => LessThan0.IN29
ADDR[3] => Byte_addr.DATAB
ADDR[3] => Byte_addr.DATAA
ADDR[4] => LessThan0.IN28
ADDR[4] => Byte_addr.DATAB
ADDR[4] => Byte_addr.DATAA
ADDR[5] => LessThan0.IN27
ADDR[5] => Byte_addr.DATAB
ADDR[5] => Byte_addr.DATAA
ADDR[6] => LessThan0.IN26
ADDR[6] => Byte_addr.DATAB
ADDR[6] => Byte_addr.DATAA
ADDR[7] => LessThan0.IN25
ADDR[7] => Byte_addr.DATAB
ADDR[7] => Byte_addr.DATAA
ADDR[8] => LessThan0.IN24
ADDR[8] => Byte_addr.DATAB
ADDR[8] => Byte_addr.DATAA
ADDR[9] => LessThan0.IN23
ADDR[9] => Byte_addr.DATAB
ADDR[9] => Byte_addr.DATAA
ADDR[10] => LessThan0.IN22
ADDR[10] => Byte_addr.DATAB
ADDR[10] => Byte_addr.DATAA
ADDR[11] => LessThan0.IN21
ADDR[11] => Byte_addr.DATAB
ADDR[11] => Byte_addr.DATAA
ADDR[12] => LessThan0.IN20
ADDR[12] => Byte_addr.DATAB
ADDR[12] => Byte_addr.DATAA
ADDR[13] => LessThan0.IN19
ADDR[13] => Byte_addr.DATAB
ADDR[13] => Byte_addr.DATAA
ADDR[14] => LessThan0.IN18
ADDR[14] => Byte_addr.DATAA
ADDR[15] => LessThan0.IN17
ADDR[15] => Byte_addr.DATAA
DOUT[0] => avalon_writedata[0].DATAIN
DOUT[1] => avalon_writedata[1].DATAIN
DOUT[2] => avalon_writedata[2].DATAIN
DOUT[3] => avalon_writedata[3].DATAIN
DOUT[4] => avalon_writedata[4].DATAIN
DOUT[5] => avalon_writedata[5].DATAIN
DOUT[6] => avalon_writedata[6].DATAIN
DOUT[7] => avalon_writedata[7].DATAIN
DOUT[8] => avalon_writedata[8].DATAIN
DOUT[9] => avalon_writedata[9].DATAIN
DOUT[10] => avalon_writedata[10].DATAIN
DOUT[11] => avalon_writedata[11].DATAIN
DOUT[12] => avalon_writedata[12].DATAIN
DOUT[13] => avalon_writedata[13].DATAIN
DOUT[14] => avalon_writedata[14].DATAIN
DOUT[15] => avalon_writedata[15].DATAIN
W => avalon_write.DATAIN
W => avalon_read.DATAIN
avalon_wait_request => ~NO_FANOUT~
avalon_readdata[0] => DIN[0].DATAIN
avalon_readdata[1] => DIN[1].DATAIN
avalon_readdata[2] => DIN[2].DATAIN
avalon_readdata[3] => DIN[3].DATAIN
avalon_readdata[4] => DIN[4].DATAIN
avalon_readdata[5] => DIN[5].DATAIN
avalon_readdata[6] => DIN[6].DATAIN
avalon_readdata[7] => DIN[7].DATAIN
avalon_readdata[8] => DIN[8].DATAIN
avalon_readdata[9] => DIN[9].DATAIN
avalon_readdata[10] => DIN[10].DATAIN
avalon_readdata[11] => DIN[11].DATAIN
avalon_readdata[12] => DIN[12].DATAIN
avalon_readdata[13] => DIN[13].DATAIN
avalon_readdata[14] => DIN[14].DATAIN
avalon_readdata[15] => DIN[15].DATAIN
avalon_readdata[16] => ~NO_FANOUT~
avalon_readdata[17] => ~NO_FANOUT~
avalon_readdata[18] => ~NO_FANOUT~
avalon_readdata[19] => ~NO_FANOUT~
avalon_readdata[20] => ~NO_FANOUT~
avalon_readdata[21] => ~NO_FANOUT~
avalon_readdata[22] => ~NO_FANOUT~
avalon_readdata[23] => ~NO_FANOUT~
avalon_readdata[24] => ~NO_FANOUT~
avalon_readdata[25] => ~NO_FANOUT~
avalon_readdata[26] => ~NO_FANOUT~
avalon_readdata[27] => ~NO_FANOUT~
avalon_readdata[28] => ~NO_FANOUT~
avalon_readdata[29] => ~NO_FANOUT~
avalon_readdata[30] => ~NO_FANOUT~
avalon_readdata[31] => ~NO_FANOUT~


|lights|nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR


