
NUCLEO-N657X0-Q_GettingStarted_ImageClassification.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000034c  34000400  34000400  00000400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010540  34000750  34000750  00000750  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .gnu.sgstubs  00000020  34010ca0  34010ca0  00010ca0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001f08  34010cc0  34010cc0  00010cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  34012bc8  34012bc8  00012df4  2**0
                  CONTENTS
  5 .ARM          00000008  34012bc8  34012bc8  00012bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  34012bd0  34012df4  00012df4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  34012bd0  34012bd0  00012bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  34012bd4  34012bd4  00012bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000021c  34012bd8  34012bd8  00012bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000a00  34012df4  34012df4  00012df4  2**2
                  ALLOC
 11 ._user_heap_stack 00004204  340137f4  340137f4  00012df4  2**0
                  ALLOC
 12 .ARM.attributes 0000003a  00000000  00000000  00012df4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000687cc  00000000  00000000  00012e2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009fdc  00000000  00000000  0007b5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0002242b  00000000  00000000  000855d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002a10  00000000  00000000  000a7a08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00003635  00000000  00000000  000aa418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0007fc06  00000000  00000000  000ada4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004d9eb  00000000  00000000  0012d653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    003b1e39  00000000  00000000  0017b03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0052ce77  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00008740  00000000  00000000  0052cebc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000156  00000000  00000000  005355fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

34000750 <__do_global_dtors_aux>:
34000750:	b510      	push	{r4, lr}
34000752:	4c05      	ldr	r4, [pc, #20]	@ (34000768 <__do_global_dtors_aux+0x18>)
34000754:	7823      	ldrb	r3, [r4, #0]
34000756:	b933      	cbnz	r3, 34000766 <__do_global_dtors_aux+0x16>
34000758:	4b04      	ldr	r3, [pc, #16]	@ (3400076c <__do_global_dtors_aux+0x1c>)
3400075a:	b113      	cbz	r3, 34000762 <__do_global_dtors_aux+0x12>
3400075c:	4804      	ldr	r0, [pc, #16]	@ (34000770 <__do_global_dtors_aux+0x20>)
3400075e:	f3af 8000 	nop.w
34000762:	2301      	movs	r3, #1
34000764:	7023      	strb	r3, [r4, #0]
34000766:	bd10      	pop	{r4, pc}
34000768:	34012df4 	.word	0x34012df4
3400076c:	00000000 	.word	0x00000000
34000770:	34010c78 	.word	0x34010c78

34000774 <frame_dummy>:
34000774:	b508      	push	{r3, lr}
34000776:	4b03      	ldr	r3, [pc, #12]	@ (34000784 <frame_dummy+0x10>)
34000778:	b11b      	cbz	r3, 34000782 <frame_dummy+0xe>
3400077a:	4903      	ldr	r1, [pc, #12]	@ (34000788 <frame_dummy+0x14>)
3400077c:	4803      	ldr	r0, [pc, #12]	@ (3400078c <frame_dummy+0x18>)
3400077e:	f3af 8000 	nop.w
34000782:	bd08      	pop	{r3, pc}
34000784:	00000000 	.word	0x00000000
34000788:	34012df8 	.word	0x34012df8
3400078c:	34010c78 	.word	0x34010c78

34000790 <strlen>:
34000790:	4603      	mov	r3, r0
34000792:	f813 2b01 	ldrb.w	r2, [r3], #1
34000796:	2a00      	cmp	r2, #0
34000798:	d1fb      	bne.n	34000792 <strlen+0x2>
3400079a:	1a18      	subs	r0, r3, r0
3400079c:	3801      	subs	r0, #1
3400079e:	4770      	bx	lr

340007a0 <__aeabi_drsub>:
340007a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
340007a4:	e002      	b.n	340007ac <__adddf3>
340007a6:	bf00      	nop

340007a8 <__aeabi_dsub>:
340007a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

340007ac <__adddf3>:
340007ac:	b530      	push	{r4, r5, lr}
340007ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
340007b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
340007b6:	ea94 0f05 	teq	r4, r5
340007ba:	bf08      	it	eq
340007bc:	ea90 0f02 	teqeq	r0, r2
340007c0:	bf1f      	itttt	ne
340007c2:	ea54 0c00 	orrsne.w	ip, r4, r0
340007c6:	ea55 0c02 	orrsne.w	ip, r5, r2
340007ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
340007ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
340007d2:	f000 80e2 	beq.w	3400099a <__adddf3+0x1ee>
340007d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
340007da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
340007de:	bfb8      	it	lt
340007e0:	426d      	neglt	r5, r5
340007e2:	dd0c      	ble.n	340007fe <__adddf3+0x52>
340007e4:	442c      	add	r4, r5
340007e6:	ea80 0202 	eor.w	r2, r0, r2
340007ea:	ea81 0303 	eor.w	r3, r1, r3
340007ee:	ea82 0000 	eor.w	r0, r2, r0
340007f2:	ea83 0101 	eor.w	r1, r3, r1
340007f6:	ea80 0202 	eor.w	r2, r0, r2
340007fa:	ea81 0303 	eor.w	r3, r1, r3
340007fe:	2d36      	cmp	r5, #54	@ 0x36
34000800:	bf88      	it	hi
34000802:	bd30      	pophi	{r4, r5, pc}
34000804:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
34000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
3400080c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
34000810:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
34000814:	d002      	beq.n	3400081c <__adddf3+0x70>
34000816:	4240      	negs	r0, r0
34000818:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
3400081c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
34000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
34000824:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
34000828:	d002      	beq.n	34000830 <__adddf3+0x84>
3400082a:	4252      	negs	r2, r2
3400082c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
34000830:	ea94 0f05 	teq	r4, r5
34000834:	f000 80a7 	beq.w	34000986 <__adddf3+0x1da>
34000838:	f1a4 0401 	sub.w	r4, r4, #1
3400083c:	f1d5 0e20 	rsbs	lr, r5, #32
34000840:	db0d      	blt.n	3400085e <__adddf3+0xb2>
34000842:	fa02 fc0e 	lsl.w	ip, r2, lr
34000846:	fa22 f205 	lsr.w	r2, r2, r5
3400084a:	1880      	adds	r0, r0, r2
3400084c:	f141 0100 	adc.w	r1, r1, #0
34000850:	fa03 f20e 	lsl.w	r2, r3, lr
34000854:	1880      	adds	r0, r0, r2
34000856:	fa43 f305 	asr.w	r3, r3, r5
3400085a:	4159      	adcs	r1, r3
3400085c:	e00e      	b.n	3400087c <__adddf3+0xd0>
3400085e:	f1a5 0520 	sub.w	r5, r5, #32
34000862:	f10e 0e20 	add.w	lr, lr, #32
34000866:	2a01      	cmp	r2, #1
34000868:	fa03 fc0e 	lsl.w	ip, r3, lr
3400086c:	bf28      	it	cs
3400086e:	f04c 0c02 	orrcs.w	ip, ip, #2
34000872:	fa43 f305 	asr.w	r3, r3, r5
34000876:	18c0      	adds	r0, r0, r3
34000878:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
3400087c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
34000880:	d507      	bpl.n	34000892 <__adddf3+0xe6>
34000882:	f04f 0e00 	mov.w	lr, #0
34000886:	f1dc 0c00 	rsbs	ip, ip, #0
3400088a:	eb7e 0000 	sbcs.w	r0, lr, r0
3400088e:	eb6e 0101 	sbc.w	r1, lr, r1
34000892:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
34000896:	d31b      	bcc.n	340008d0 <__adddf3+0x124>
34000898:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
3400089c:	d30c      	bcc.n	340008b8 <__adddf3+0x10c>
3400089e:	0849      	lsrs	r1, r1, #1
340008a0:	ea5f 0030 	movs.w	r0, r0, rrx
340008a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
340008a8:	f104 0401 	add.w	r4, r4, #1
340008ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
340008b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
340008b4:	f080 809a 	bcs.w	340009ec <__adddf3+0x240>
340008b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
340008bc:	bf08      	it	eq
340008be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
340008c2:	f150 0000 	adcs.w	r0, r0, #0
340008c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
340008ca:	ea41 0105 	orr.w	r1, r1, r5
340008ce:	bd30      	pop	{r4, r5, pc}
340008d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
340008d4:	4140      	adcs	r0, r0
340008d6:	eb41 0101 	adc.w	r1, r1, r1
340008da:	3c01      	subs	r4, #1
340008dc:	bf28      	it	cs
340008de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
340008e2:	d2e9      	bcs.n	340008b8 <__adddf3+0x10c>
340008e4:	f091 0f00 	teq	r1, #0
340008e8:	bf04      	itt	eq
340008ea:	4601      	moveq	r1, r0
340008ec:	2000      	moveq	r0, #0
340008ee:	fab1 f381 	clz	r3, r1
340008f2:	bf08      	it	eq
340008f4:	3320      	addeq	r3, #32
340008f6:	f1a3 030b 	sub.w	r3, r3, #11
340008fa:	f1b3 0220 	subs.w	r2, r3, #32
340008fe:	da0c      	bge.n	3400091a <__adddf3+0x16e>
34000900:	320c      	adds	r2, #12
34000902:	dd08      	ble.n	34000916 <__adddf3+0x16a>
34000904:	f102 0c14 	add.w	ip, r2, #20
34000908:	f1c2 020c 	rsb	r2, r2, #12
3400090c:	fa01 f00c 	lsl.w	r0, r1, ip
34000910:	fa21 f102 	lsr.w	r1, r1, r2
34000914:	e00c      	b.n	34000930 <__adddf3+0x184>
34000916:	f102 0214 	add.w	r2, r2, #20
3400091a:	bfd8      	it	le
3400091c:	f1c2 0c20 	rsble	ip, r2, #32
34000920:	fa01 f102 	lsl.w	r1, r1, r2
34000924:	fa20 fc0c 	lsr.w	ip, r0, ip
34000928:	bfdc      	itt	le
3400092a:	ea41 010c 	orrle.w	r1, r1, ip
3400092e:	4090      	lslle	r0, r2
34000930:	1ae4      	subs	r4, r4, r3
34000932:	bfa2      	ittt	ge
34000934:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
34000938:	4329      	orrge	r1, r5
3400093a:	bd30      	popge	{r4, r5, pc}
3400093c:	ea6f 0404 	mvn.w	r4, r4
34000940:	3c1f      	subs	r4, #31
34000942:	da1c      	bge.n	3400097e <__adddf3+0x1d2>
34000944:	340c      	adds	r4, #12
34000946:	dc0e      	bgt.n	34000966 <__adddf3+0x1ba>
34000948:	f104 0414 	add.w	r4, r4, #20
3400094c:	f1c4 0220 	rsb	r2, r4, #32
34000950:	fa20 f004 	lsr.w	r0, r0, r4
34000954:	fa01 f302 	lsl.w	r3, r1, r2
34000958:	ea40 0003 	orr.w	r0, r0, r3
3400095c:	fa21 f304 	lsr.w	r3, r1, r4
34000960:	ea45 0103 	orr.w	r1, r5, r3
34000964:	bd30      	pop	{r4, r5, pc}
34000966:	f1c4 040c 	rsb	r4, r4, #12
3400096a:	f1c4 0220 	rsb	r2, r4, #32
3400096e:	fa20 f002 	lsr.w	r0, r0, r2
34000972:	fa01 f304 	lsl.w	r3, r1, r4
34000976:	ea40 0003 	orr.w	r0, r0, r3
3400097a:	4629      	mov	r1, r5
3400097c:	bd30      	pop	{r4, r5, pc}
3400097e:	fa21 f004 	lsr.w	r0, r1, r4
34000982:	4629      	mov	r1, r5
34000984:	bd30      	pop	{r4, r5, pc}
34000986:	f094 0f00 	teq	r4, #0
3400098a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
3400098e:	bf06      	itte	eq
34000990:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
34000994:	3401      	addeq	r4, #1
34000996:	3d01      	subne	r5, #1
34000998:	e74e      	b.n	34000838 <__adddf3+0x8c>
3400099a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
3400099e:	bf18      	it	ne
340009a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
340009a4:	d029      	beq.n	340009fa <__adddf3+0x24e>
340009a6:	ea94 0f05 	teq	r4, r5
340009aa:	bf08      	it	eq
340009ac:	ea90 0f02 	teqeq	r0, r2
340009b0:	d005      	beq.n	340009be <__adddf3+0x212>
340009b2:	ea54 0c00 	orrs.w	ip, r4, r0
340009b6:	bf04      	itt	eq
340009b8:	4619      	moveq	r1, r3
340009ba:	4610      	moveq	r0, r2
340009bc:	bd30      	pop	{r4, r5, pc}
340009be:	ea91 0f03 	teq	r1, r3
340009c2:	bf1e      	ittt	ne
340009c4:	2100      	movne	r1, #0
340009c6:	2000      	movne	r0, #0
340009c8:	bd30      	popne	{r4, r5, pc}
340009ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
340009ce:	d105      	bne.n	340009dc <__adddf3+0x230>
340009d0:	0040      	lsls	r0, r0, #1
340009d2:	4149      	adcs	r1, r1
340009d4:	bf28      	it	cs
340009d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
340009da:	bd30      	pop	{r4, r5, pc}
340009dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
340009e0:	bf3c      	itt	cc
340009e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
340009e6:	bd30      	popcc	{r4, r5, pc}
340009e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
340009ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
340009f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
340009f4:	f04f 0000 	mov.w	r0, #0
340009f8:	bd30      	pop	{r4, r5, pc}
340009fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
340009fe:	bf1a      	itte	ne
34000a00:	4619      	movne	r1, r3
34000a02:	4610      	movne	r0, r2
34000a04:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
34000a08:	bf1c      	itt	ne
34000a0a:	460b      	movne	r3, r1
34000a0c:	4602      	movne	r2, r0
34000a0e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
34000a12:	bf06      	itte	eq
34000a14:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
34000a18:	ea91 0f03 	teqeq	r1, r3
34000a1c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
34000a20:	bd30      	pop	{r4, r5, pc}
34000a22:	bf00      	nop

34000a24 <__aeabi_ui2d>:
34000a24:	f090 0f00 	teq	r0, #0
34000a28:	bf04      	itt	eq
34000a2a:	2100      	moveq	r1, #0
34000a2c:	4770      	bxeq	lr
34000a2e:	b530      	push	{r4, r5, lr}
34000a30:	f44f 6480 	mov.w	r4, #1024	@ 0x400
34000a34:	f104 0432 	add.w	r4, r4, #50	@ 0x32
34000a38:	f04f 0500 	mov.w	r5, #0
34000a3c:	f04f 0100 	mov.w	r1, #0
34000a40:	e750      	b.n	340008e4 <__adddf3+0x138>
34000a42:	bf00      	nop

34000a44 <__aeabi_i2d>:
34000a44:	f090 0f00 	teq	r0, #0
34000a48:	bf04      	itt	eq
34000a4a:	2100      	moveq	r1, #0
34000a4c:	4770      	bxeq	lr
34000a4e:	b530      	push	{r4, r5, lr}
34000a50:	f44f 6480 	mov.w	r4, #1024	@ 0x400
34000a54:	f104 0432 	add.w	r4, r4, #50	@ 0x32
34000a58:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
34000a5c:	bf48      	it	mi
34000a5e:	4240      	negmi	r0, r0
34000a60:	f04f 0100 	mov.w	r1, #0
34000a64:	e73e      	b.n	340008e4 <__adddf3+0x138>
34000a66:	bf00      	nop

34000a68 <__aeabi_f2d>:
34000a68:	0042      	lsls	r2, r0, #1
34000a6a:	ea4f 01e2 	mov.w	r1, r2, asr #3
34000a6e:	ea4f 0131 	mov.w	r1, r1, rrx
34000a72:	ea4f 7002 	mov.w	r0, r2, lsl #28
34000a76:	bf1f      	itttt	ne
34000a78:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
34000a7c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
34000a80:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
34000a84:	4770      	bxne	lr
34000a86:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
34000a8a:	bf08      	it	eq
34000a8c:	4770      	bxeq	lr
34000a8e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
34000a92:	bf04      	itt	eq
34000a94:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
34000a98:	4770      	bxeq	lr
34000a9a:	b530      	push	{r4, r5, lr}
34000a9c:	f44f 7460 	mov.w	r4, #896	@ 0x380
34000aa0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
34000aa4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
34000aa8:	e71c      	b.n	340008e4 <__adddf3+0x138>
34000aaa:	bf00      	nop

34000aac <__aeabi_ul2d>:
34000aac:	ea50 0201 	orrs.w	r2, r0, r1
34000ab0:	bf08      	it	eq
34000ab2:	4770      	bxeq	lr
34000ab4:	b530      	push	{r4, r5, lr}
34000ab6:	f04f 0500 	mov.w	r5, #0
34000aba:	e00a      	b.n	34000ad2 <__aeabi_l2d+0x16>

34000abc <__aeabi_l2d>:
34000abc:	ea50 0201 	orrs.w	r2, r0, r1
34000ac0:	bf08      	it	eq
34000ac2:	4770      	bxeq	lr
34000ac4:	b530      	push	{r4, r5, lr}
34000ac6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
34000aca:	d502      	bpl.n	34000ad2 <__aeabi_l2d+0x16>
34000acc:	4240      	negs	r0, r0
34000ace:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
34000ad2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
34000ad6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
34000ada:	ea5f 5c91 	movs.w	ip, r1, lsr #22
34000ade:	f43f aed8 	beq.w	34000892 <__adddf3+0xe6>
34000ae2:	f04f 0203 	mov.w	r2, #3
34000ae6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
34000aea:	bf18      	it	ne
34000aec:	3203      	addne	r2, #3
34000aee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
34000af2:	bf18      	it	ne
34000af4:	3203      	addne	r2, #3
34000af6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
34000afa:	f1c2 0320 	rsb	r3, r2, #32
34000afe:	fa00 fc03 	lsl.w	ip, r0, r3
34000b02:	fa20 f002 	lsr.w	r0, r0, r2
34000b06:	fa01 fe03 	lsl.w	lr, r1, r3
34000b0a:	ea40 000e 	orr.w	r0, r0, lr
34000b0e:	fa21 f102 	lsr.w	r1, r1, r2
34000b12:	4414      	add	r4, r2
34000b14:	e6bd      	b.n	34000892 <__adddf3+0xe6>
34000b16:	bf00      	nop

34000b18 <__aeabi_uldivmod>:
34000b18:	b953      	cbnz	r3, 34000b30 <__aeabi_uldivmod+0x18>
34000b1a:	b94a      	cbnz	r2, 34000b30 <__aeabi_uldivmod+0x18>
34000b1c:	2900      	cmp	r1, #0
34000b1e:	bf08      	it	eq
34000b20:	2800      	cmpeq	r0, #0
34000b22:	bf1c      	itt	ne
34000b24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
34000b28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
34000b2c:	f000 b9b0 	b.w	34000e90 <__aeabi_idiv0>
34000b30:	f1ad 0c08 	sub.w	ip, sp, #8
34000b34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
34000b38:	f000 f806 	bl	34000b48 <__udivmoddi4>
34000b3c:	f8dd e004 	ldr.w	lr, [sp, #4]
34000b40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
34000b44:	b004      	add	sp, #16
34000b46:	4770      	bx	lr

34000b48 <__udivmoddi4>:
34000b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
34000b4c:	9d09      	ldr	r5, [sp, #36]	@ 0x24
34000b4e:	4688      	mov	r8, r1
34000b50:	4604      	mov	r4, r0
34000b52:	468e      	mov	lr, r1
34000b54:	2b00      	cmp	r3, #0
34000b56:	d14a      	bne.n	34000bee <__udivmoddi4+0xa6>
34000b58:	428a      	cmp	r2, r1
34000b5a:	4617      	mov	r7, r2
34000b5c:	d95f      	bls.n	34000c1e <__udivmoddi4+0xd6>
34000b5e:	fab2 f682 	clz	r6, r2
34000b62:	b14e      	cbz	r6, 34000b78 <__udivmoddi4+0x30>
34000b64:	f1c6 0320 	rsb	r3, r6, #32
34000b68:	fa01 fe06 	lsl.w	lr, r1, r6
34000b6c:	40b7      	lsls	r7, r6
34000b6e:	40b4      	lsls	r4, r6
34000b70:	fa20 f303 	lsr.w	r3, r0, r3
34000b74:	ea43 0e0e 	orr.w	lr, r3, lr
34000b78:	ea4f 4817 	mov.w	r8, r7, lsr #16
34000b7c:	fa1f fc87 	uxth.w	ip, r7
34000b80:	0c23      	lsrs	r3, r4, #16
34000b82:	fbbe f1f8 	udiv	r1, lr, r8
34000b86:	fb08 ee11 	mls	lr, r8, r1, lr
34000b8a:	fb01 f20c 	mul.w	r2, r1, ip
34000b8e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
34000b92:	429a      	cmp	r2, r3
34000b94:	d907      	bls.n	34000ba6 <__udivmoddi4+0x5e>
34000b96:	18fb      	adds	r3, r7, r3
34000b98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
34000b9c:	d202      	bcs.n	34000ba4 <__udivmoddi4+0x5c>
34000b9e:	429a      	cmp	r2, r3
34000ba0:	f200 8154 	bhi.w	34000e4c <__udivmoddi4+0x304>
34000ba4:	4601      	mov	r1, r0
34000ba6:	1a9b      	subs	r3, r3, r2
34000ba8:	b2a2      	uxth	r2, r4
34000baa:	fbb3 f0f8 	udiv	r0, r3, r8
34000bae:	fb08 3310 	mls	r3, r8, r0, r3
34000bb2:	fb00 fc0c 	mul.w	ip, r0, ip
34000bb6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
34000bba:	4594      	cmp	ip, r2
34000bbc:	d90b      	bls.n	34000bd6 <__udivmoddi4+0x8e>
34000bbe:	18ba      	adds	r2, r7, r2
34000bc0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
34000bc4:	bf2c      	ite	cs
34000bc6:	2401      	movcs	r4, #1
34000bc8:	2400      	movcc	r4, #0
34000bca:	4594      	cmp	ip, r2
34000bcc:	d902      	bls.n	34000bd4 <__udivmoddi4+0x8c>
34000bce:	2c00      	cmp	r4, #0
34000bd0:	f000 813f 	beq.w	34000e52 <__udivmoddi4+0x30a>
34000bd4:	4618      	mov	r0, r3
34000bd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
34000bda:	eba2 020c 	sub.w	r2, r2, ip
34000bde:	2100      	movs	r1, #0
34000be0:	b11d      	cbz	r5, 34000bea <__udivmoddi4+0xa2>
34000be2:	40f2      	lsrs	r2, r6
34000be4:	2300      	movs	r3, #0
34000be6:	e9c5 2300 	strd	r2, r3, [r5]
34000bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
34000bee:	428b      	cmp	r3, r1
34000bf0:	d905      	bls.n	34000bfe <__udivmoddi4+0xb6>
34000bf2:	b10d      	cbz	r5, 34000bf8 <__udivmoddi4+0xb0>
34000bf4:	e9c5 0100 	strd	r0, r1, [r5]
34000bf8:	2100      	movs	r1, #0
34000bfa:	4608      	mov	r0, r1
34000bfc:	e7f5      	b.n	34000bea <__udivmoddi4+0xa2>
34000bfe:	fab3 f183 	clz	r1, r3
34000c02:	2900      	cmp	r1, #0
34000c04:	d14e      	bne.n	34000ca4 <__udivmoddi4+0x15c>
34000c06:	4543      	cmp	r3, r8
34000c08:	f0c0 8112 	bcc.w	34000e30 <__udivmoddi4+0x2e8>
34000c0c:	4282      	cmp	r2, r0
34000c0e:	f240 810f 	bls.w	34000e30 <__udivmoddi4+0x2e8>
34000c12:	4608      	mov	r0, r1
34000c14:	2d00      	cmp	r5, #0
34000c16:	d0e8      	beq.n	34000bea <__udivmoddi4+0xa2>
34000c18:	e9c5 4e00 	strd	r4, lr, [r5]
34000c1c:	e7e5      	b.n	34000bea <__udivmoddi4+0xa2>
34000c1e:	2a00      	cmp	r2, #0
34000c20:	f000 80ac 	beq.w	34000d7c <__udivmoddi4+0x234>
34000c24:	fab2 f682 	clz	r6, r2
34000c28:	2e00      	cmp	r6, #0
34000c2a:	f040 80bb 	bne.w	34000da4 <__udivmoddi4+0x25c>
34000c2e:	1a8b      	subs	r3, r1, r2
34000c30:	ea4f 4e12 	mov.w	lr, r2, lsr #16
34000c34:	b2bc      	uxth	r4, r7
34000c36:	2101      	movs	r1, #1
34000c38:	0c02      	lsrs	r2, r0, #16
34000c3a:	b280      	uxth	r0, r0
34000c3c:	fbb3 fcfe 	udiv	ip, r3, lr
34000c40:	fb0e 331c 	mls	r3, lr, ip, r3
34000c44:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
34000c48:	fb04 f20c 	mul.w	r2, r4, ip
34000c4c:	429a      	cmp	r2, r3
34000c4e:	d90e      	bls.n	34000c6e <__udivmoddi4+0x126>
34000c50:	18fb      	adds	r3, r7, r3
34000c52:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
34000c56:	bf2c      	ite	cs
34000c58:	f04f 0901 	movcs.w	r9, #1
34000c5c:	f04f 0900 	movcc.w	r9, #0
34000c60:	429a      	cmp	r2, r3
34000c62:	d903      	bls.n	34000c6c <__udivmoddi4+0x124>
34000c64:	f1b9 0f00 	cmp.w	r9, #0
34000c68:	f000 80ec 	beq.w	34000e44 <__udivmoddi4+0x2fc>
34000c6c:	46c4      	mov	ip, r8
34000c6e:	1a9b      	subs	r3, r3, r2
34000c70:	fbb3 f8fe 	udiv	r8, r3, lr
34000c74:	fb0e 3318 	mls	r3, lr, r8, r3
34000c78:	fb04 f408 	mul.w	r4, r4, r8
34000c7c:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
34000c80:	4294      	cmp	r4, r2
34000c82:	d90b      	bls.n	34000c9c <__udivmoddi4+0x154>
34000c84:	18ba      	adds	r2, r7, r2
34000c86:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
34000c8a:	bf2c      	ite	cs
34000c8c:	2001      	movcs	r0, #1
34000c8e:	2000      	movcc	r0, #0
34000c90:	4294      	cmp	r4, r2
34000c92:	d902      	bls.n	34000c9a <__udivmoddi4+0x152>
34000c94:	2800      	cmp	r0, #0
34000c96:	f000 80d1 	beq.w	34000e3c <__udivmoddi4+0x2f4>
34000c9a:	4698      	mov	r8, r3
34000c9c:	1b12      	subs	r2, r2, r4
34000c9e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
34000ca2:	e79d      	b.n	34000be0 <__udivmoddi4+0x98>
34000ca4:	f1c1 0620 	rsb	r6, r1, #32
34000ca8:	408b      	lsls	r3, r1
34000caa:	fa08 f401 	lsl.w	r4, r8, r1
34000cae:	fa00 f901 	lsl.w	r9, r0, r1
34000cb2:	fa22 f706 	lsr.w	r7, r2, r6
34000cb6:	fa28 f806 	lsr.w	r8, r8, r6
34000cba:	408a      	lsls	r2, r1
34000cbc:	431f      	orrs	r7, r3
34000cbe:	fa20 f306 	lsr.w	r3, r0, r6
34000cc2:	0c38      	lsrs	r0, r7, #16
34000cc4:	4323      	orrs	r3, r4
34000cc6:	fa1f fc87 	uxth.w	ip, r7
34000cca:	0c1c      	lsrs	r4, r3, #16
34000ccc:	fbb8 fef0 	udiv	lr, r8, r0
34000cd0:	fb00 881e 	mls	r8, r0, lr, r8
34000cd4:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
34000cd8:	fb0e f80c 	mul.w	r8, lr, ip
34000cdc:	45a0      	cmp	r8, r4
34000cde:	d90e      	bls.n	34000cfe <__udivmoddi4+0x1b6>
34000ce0:	193c      	adds	r4, r7, r4
34000ce2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
34000ce6:	bf2c      	ite	cs
34000ce8:	f04f 0b01 	movcs.w	fp, #1
34000cec:	f04f 0b00 	movcc.w	fp, #0
34000cf0:	45a0      	cmp	r8, r4
34000cf2:	d903      	bls.n	34000cfc <__udivmoddi4+0x1b4>
34000cf4:	f1bb 0f00 	cmp.w	fp, #0
34000cf8:	f000 80b8 	beq.w	34000e6c <__udivmoddi4+0x324>
34000cfc:	46d6      	mov	lr, sl
34000cfe:	eba4 0408 	sub.w	r4, r4, r8
34000d02:	fa1f f883 	uxth.w	r8, r3
34000d06:	fbb4 f3f0 	udiv	r3, r4, r0
34000d0a:	fb00 4413 	mls	r4, r0, r3, r4
34000d0e:	fb03 fc0c 	mul.w	ip, r3, ip
34000d12:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
34000d16:	45a4      	cmp	ip, r4
34000d18:	d90e      	bls.n	34000d38 <__udivmoddi4+0x1f0>
34000d1a:	193c      	adds	r4, r7, r4
34000d1c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
34000d20:	bf2c      	ite	cs
34000d22:	f04f 0801 	movcs.w	r8, #1
34000d26:	f04f 0800 	movcc.w	r8, #0
34000d2a:	45a4      	cmp	ip, r4
34000d2c:	d903      	bls.n	34000d36 <__udivmoddi4+0x1ee>
34000d2e:	f1b8 0f00 	cmp.w	r8, #0
34000d32:	f000 809f 	beq.w	34000e74 <__udivmoddi4+0x32c>
34000d36:	4603      	mov	r3, r0
34000d38:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
34000d3c:	eba4 040c 	sub.w	r4, r4, ip
34000d40:	fba0 ec02 	umull	lr, ip, r0, r2
34000d44:	4564      	cmp	r4, ip
34000d46:	4673      	mov	r3, lr
34000d48:	46e0      	mov	r8, ip
34000d4a:	d302      	bcc.n	34000d52 <__udivmoddi4+0x20a>
34000d4c:	d107      	bne.n	34000d5e <__udivmoddi4+0x216>
34000d4e:	45f1      	cmp	r9, lr
34000d50:	d205      	bcs.n	34000d5e <__udivmoddi4+0x216>
34000d52:	ebbe 0302 	subs.w	r3, lr, r2
34000d56:	eb6c 0c07 	sbc.w	ip, ip, r7
34000d5a:	3801      	subs	r0, #1
34000d5c:	46e0      	mov	r8, ip
34000d5e:	b15d      	cbz	r5, 34000d78 <__udivmoddi4+0x230>
34000d60:	ebb9 0203 	subs.w	r2, r9, r3
34000d64:	eb64 0408 	sbc.w	r4, r4, r8
34000d68:	fa04 f606 	lsl.w	r6, r4, r6
34000d6c:	fa22 f301 	lsr.w	r3, r2, r1
34000d70:	40cc      	lsrs	r4, r1
34000d72:	431e      	orrs	r6, r3
34000d74:	e9c5 6400 	strd	r6, r4, [r5]
34000d78:	2100      	movs	r1, #0
34000d7a:	e736      	b.n	34000bea <__udivmoddi4+0xa2>
34000d7c:	fbb1 fcf2 	udiv	ip, r1, r2
34000d80:	0c01      	lsrs	r1, r0, #16
34000d82:	4614      	mov	r4, r2
34000d84:	b280      	uxth	r0, r0
34000d86:	4696      	mov	lr, r2
34000d88:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34000d8c:	2620      	movs	r6, #32
34000d8e:	4690      	mov	r8, r2
34000d90:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
34000d94:	4610      	mov	r0, r2
34000d96:	fbb1 f1f2 	udiv	r1, r1, r2
34000d9a:	eba3 0308 	sub.w	r3, r3, r8
34000d9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
34000da2:	e74b      	b.n	34000c3c <__udivmoddi4+0xf4>
34000da4:	40b7      	lsls	r7, r6
34000da6:	f1c6 0320 	rsb	r3, r6, #32
34000daa:	fa01 f206 	lsl.w	r2, r1, r6
34000dae:	fa21 f803 	lsr.w	r8, r1, r3
34000db2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
34000db6:	fa20 f303 	lsr.w	r3, r0, r3
34000dba:	b2bc      	uxth	r4, r7
34000dbc:	40b0      	lsls	r0, r6
34000dbe:	4313      	orrs	r3, r2
34000dc0:	0c02      	lsrs	r2, r0, #16
34000dc2:	0c19      	lsrs	r1, r3, #16
34000dc4:	b280      	uxth	r0, r0
34000dc6:	fbb8 f9fe 	udiv	r9, r8, lr
34000dca:	fb0e 8819 	mls	r8, lr, r9, r8
34000dce:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
34000dd2:	fb09 f804 	mul.w	r8, r9, r4
34000dd6:	4588      	cmp	r8, r1
34000dd8:	d951      	bls.n	34000e7e <__udivmoddi4+0x336>
34000dda:	1879      	adds	r1, r7, r1
34000ddc:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
34000de0:	bf2c      	ite	cs
34000de2:	f04f 0a01 	movcs.w	sl, #1
34000de6:	f04f 0a00 	movcc.w	sl, #0
34000dea:	4588      	cmp	r8, r1
34000dec:	d902      	bls.n	34000df4 <__udivmoddi4+0x2ac>
34000dee:	f1ba 0f00 	cmp.w	sl, #0
34000df2:	d031      	beq.n	34000e58 <__udivmoddi4+0x310>
34000df4:	eba1 0108 	sub.w	r1, r1, r8
34000df8:	fbb1 f9fe 	udiv	r9, r1, lr
34000dfc:	fb09 f804 	mul.w	r8, r9, r4
34000e00:	fb0e 1119 	mls	r1, lr, r9, r1
34000e04:	b29b      	uxth	r3, r3
34000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34000e0a:	4543      	cmp	r3, r8
34000e0c:	d235      	bcs.n	34000e7a <__udivmoddi4+0x332>
34000e0e:	18fb      	adds	r3, r7, r3
34000e10:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
34000e14:	bf2c      	ite	cs
34000e16:	f04f 0a01 	movcs.w	sl, #1
34000e1a:	f04f 0a00 	movcc.w	sl, #0
34000e1e:	4543      	cmp	r3, r8
34000e20:	d2bb      	bcs.n	34000d9a <__udivmoddi4+0x252>
34000e22:	f1ba 0f00 	cmp.w	sl, #0
34000e26:	d1b8      	bne.n	34000d9a <__udivmoddi4+0x252>
34000e28:	f1a9 0102 	sub.w	r1, r9, #2
34000e2c:	443b      	add	r3, r7
34000e2e:	e7b4      	b.n	34000d9a <__udivmoddi4+0x252>
34000e30:	1a84      	subs	r4, r0, r2
34000e32:	eb68 0203 	sbc.w	r2, r8, r3
34000e36:	2001      	movs	r0, #1
34000e38:	4696      	mov	lr, r2
34000e3a:	e6eb      	b.n	34000c14 <__udivmoddi4+0xcc>
34000e3c:	443a      	add	r2, r7
34000e3e:	f1a8 0802 	sub.w	r8, r8, #2
34000e42:	e72b      	b.n	34000c9c <__udivmoddi4+0x154>
34000e44:	f1ac 0c02 	sub.w	ip, ip, #2
34000e48:	443b      	add	r3, r7
34000e4a:	e710      	b.n	34000c6e <__udivmoddi4+0x126>
34000e4c:	3902      	subs	r1, #2
34000e4e:	443b      	add	r3, r7
34000e50:	e6a9      	b.n	34000ba6 <__udivmoddi4+0x5e>
34000e52:	443a      	add	r2, r7
34000e54:	3802      	subs	r0, #2
34000e56:	e6be      	b.n	34000bd6 <__udivmoddi4+0x8e>
34000e58:	eba7 0808 	sub.w	r8, r7, r8
34000e5c:	f1a9 0c02 	sub.w	ip, r9, #2
34000e60:	4441      	add	r1, r8
34000e62:	fbb1 f9fe 	udiv	r9, r1, lr
34000e66:	fb09 f804 	mul.w	r8, r9, r4
34000e6a:	e7c9      	b.n	34000e00 <__udivmoddi4+0x2b8>
34000e6c:	f1ae 0e02 	sub.w	lr, lr, #2
34000e70:	443c      	add	r4, r7
34000e72:	e744      	b.n	34000cfe <__udivmoddi4+0x1b6>
34000e74:	3b02      	subs	r3, #2
34000e76:	443c      	add	r4, r7
34000e78:	e75e      	b.n	34000d38 <__udivmoddi4+0x1f0>
34000e7a:	4649      	mov	r1, r9
34000e7c:	e78d      	b.n	34000d9a <__udivmoddi4+0x252>
34000e7e:	eba1 0108 	sub.w	r1, r1, r8
34000e82:	46cc      	mov	ip, r9
34000e84:	fbb1 f9fe 	udiv	r9, r1, lr
34000e88:	fb09 f804 	mul.w	r8, r9, r4
34000e8c:	e7b8      	b.n	34000e00 <__udivmoddi4+0x2b8>
34000e8e:	bf00      	nop

34000e90 <__aeabi_idiv0>:
34000e90:	4770      	bx	lr
34000e92:	bf00      	nop

34000e94 <calcAdresses>:
//    printf("Cleaning weights at %p, size %d\n\r", NNweights, Num_weights);
	SCB_CleanDCache_by_Addr(NNweights, Num_weights * sizeof(int8_t));
}

void calcAdresses(size_t insize, size_t outsize,size_t bytesOfType,volatile Matmul_info* infoStruct){
	infoStruct->bytes = bytesOfType;
34000e94:	601a      	str	r2, [r3, #0]
	infoStruct->insize = insize;
34000e96:	6058      	str	r0, [r3, #4]
	infoStruct->outsize = outsize;
34000e98:	6099      	str	r1, [r3, #8]

	int inBytes = bytesOfType * insize;
34000e9a:	4350      	muls	r0, r2
	int outBytes = bytesOfType * outsize;
34000e9c:	434a      	muls	r2, r1

	infoStruct->weight_start = 0;
34000e9e:	2100      	movs	r1, #0
34000ea0:	60d9      	str	r1, [r3, #12]
	infoStruct->weight_end   = infoStruct->weight_start + inBytes * outBytes;
34000ea2:	68d9      	ldr	r1, [r3, #12]
34000ea4:	fb02 1100 	mla	r1, r2, r0, r1
34000ea8:	6119      	str	r1, [r3, #16]
	infoStruct->weight_limit = infoStruct->weight_end + inBytes;
34000eaa:	6919      	ldr	r1, [r3, #16]
34000eac:	4401      	add	r1, r0
34000eae:	6159      	str	r1, [r3, #20]

	infoStruct->input_start = infoStruct->weight_limit ;
34000eb0:	6959      	ldr	r1, [r3, #20]
34000eb2:	6199      	str	r1, [r3, #24]
	infoStruct->input_end   = infoStruct->input_start + inBytes;
34000eb4:	6999      	ldr	r1, [r3, #24]
34000eb6:	4401      	add	r1, r0
34000eb8:	61d9      	str	r1, [r3, #28]
	infoStruct->input_limit = infoStruct->input_end + inBytes;
34000eba:	69d9      	ldr	r1, [r3, #28]
34000ebc:	4401      	add	r1, r0
34000ebe:	6219      	str	r1, [r3, #32]

	infoStruct->output_start = infoStruct->input_limit;
34000ec0:	6a19      	ldr	r1, [r3, #32]
34000ec2:	6259      	str	r1, [r3, #36]	@ 0x24
	infoStruct->output_end   = infoStruct->output_start + outBytes;
34000ec4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
34000ec6:	4411      	add	r1, r2
34000ec8:	6299      	str	r1, [r3, #40]	@ 0x28
	infoStruct->output_limit = infoStruct->output_end + outBytes;
34000eca:	6a99      	ldr	r1, [r3, #40]	@ 0x28
34000ecc:	440a      	add	r2, r1
34000ece:	62da      	str	r2, [r3, #44]	@ 0x2c
}
34000ed0:	4770      	bx	lr

34000ed2 <copy_submatrix>:



void copy_submatrix(int8_t *dest, int8_t *src,
                    size_t start_row, size_t start_col,
                    size_t src_cols, size_t sub_rows, size_t sub_cols) {
34000ed2:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
34000ed6:	4604      	mov	r4, r0
    for (size_t i = 0; i < sub_rows; i++) {
34000ed8:	2700      	movs	r7, #0
                    size_t src_cols, size_t sub_rows, size_t sub_cols) {
34000eda:	9e06      	ldr	r6, [sp, #24]
34000edc:	f8dd 9020 	ldr.w	r9, [sp, #32]
34000ee0:	fb06 3302 	mla	r3, r6, r2, r3
34000ee4:	18cd      	adds	r5, r1, r3
    for (size_t i = 0; i < sub_rows; i++) {
34000ee6:	9b07      	ldr	r3, [sp, #28]
34000ee8:	429f      	cmp	r7, r3
34000eea:	d101      	bne.n	34000ef0 <copy_submatrix+0x1e>
        size_t src_index = (start_row + i) * src_cols + start_col;
        size_t dest_index = i * sub_cols;
        memcpy(&dest[dest_index], &src[src_index], sub_cols * sizeof(int8_t));
    }
}
34000eec:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
        memcpy(&dest[dest_index], &src[src_index], sub_cols * sizeof(int8_t));
34000ef0:	4629      	mov	r1, r5
34000ef2:	4620      	mov	r0, r4
34000ef4:	464a      	mov	r2, r9
34000ef6:	f00e f8f8 	bl	3400f0ea <memcpy>
    for (size_t i = 0; i < sub_rows; i++) {
34000efa:	3701      	adds	r7, #1
34000efc:	444c      	add	r4, r9
34000efe:	4435      	add	r5, r6
34000f00:	e7f1      	b.n	34000ee6 <copy_submatrix+0x14>
	...

34000f04 <npu_tiledmatvec_int8>:
int npu_tiledmatvec_int8(int8_t* invec, size_t insize, int8_t* outvec, size_t outsize, int8_t* inMat) {
34000f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
34000f08:	460f      	mov	r7, r1
    calcAdresses(refSize, refSize, 1, &matmulInfo_int);
34000f0a:	2110      	movs	r1, #16
int npu_tiledmatvec_int8(int8_t* invec, size_t insize, int8_t* outvec, size_t outsize, int8_t* inMat) {
34000f0c:	461d      	mov	r5, r3
    for (size_t i = 0; i < num_tiles_out; i++) {
34000f0e:	2600      	movs	r6, #0
    calcAdresses(refSize, refSize, 1, &matmulInfo_int);
34000f10:	f8df a13c 	ldr.w	sl, [pc, #316]	@ 34001050 <npu_tiledmatvec_int8+0x14c>
int npu_tiledmatvec_int8(int8_t* invec, size_t insize, int8_t* outvec, size_t outsize, int8_t* inMat) {
34000f14:	b0d5      	sub	sp, #340	@ 0x154
    calcAdresses(refSize, refSize, 1, &matmulInfo_int);
34000f16:	4653      	mov	r3, sl
int npu_tiledmatvec_int8(int8_t* invec, size_t insize, int8_t* outvec, size_t outsize, int8_t* inMat) {
34000f18:	900b      	str	r0, [sp, #44]	@ 0x2c
34000f1a:	9207      	str	r2, [sp, #28]
    calcAdresses(refSize, refSize, 1, &matmulInfo_int);
34000f1c:	4608      	mov	r0, r1
34000f1e:	2201      	movs	r2, #1
34000f20:	f7ff ffb8 	bl	34000e94 <calcAdresses>
    int8_t* outp = (int8_t*)(0x34200000UL + matmulInfo_int.output_start);
34000f24:	f8da 3024 	ldr.w	r3, [sl, #36]	@ 0x24
    memset(outvec, 0, outsize * sizeof(int8_t));
34000f28:	462a      	mov	r2, r5
    int8_t* outp = (int8_t*)(0x34200000UL + matmulInfo_int.output_start);
34000f2a:	f103 5350 	add.w	r3, r3, #872415232	@ 0x34000000
34000f2e:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
    memset(outvec, 0, outsize * sizeof(int8_t));
34000f32:	2100      	movs	r1, #0
34000f34:	9807      	ldr	r0, [sp, #28]
    int8_t* outp = (int8_t*)(0x34200000UL + matmulInfo_int.output_start);
34000f36:	9304      	str	r3, [sp, #16]
    memset(outvec, 0, outsize * sizeof(int8_t));
34000f38:	f00d fe48 	bl	3400ebcc <memset>
    size_t num_tiles_out = (outsize + refSize - 1) / refSize;
34000f3c:	f105 030f 	add.w	r3, r5, #15
34000f40:	f023 030f 	bic.w	r3, r3, #15
34000f44:	930a      	str	r3, [sp, #40]	@ 0x28
    size_t num_tiles_in  = (insize + refSize - 1) / refSize;
34000f46:	f107 030f 	add.w	r3, r7, #15
34000f4a:	f023 030f 	bic.w	r3, r3, #15
34000f4e:	9309      	str	r3, [sp, #36]	@ 0x24
    for (size_t i = 0; i < num_tiles_out; i++) {
34000f50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
34000f52:	429e      	cmp	r6, r3
34000f54:	d103      	bne.n	34000f5e <npu_tiledmatvec_int8+0x5a>
}
34000f56:	2000      	movs	r0, #0
34000f58:	b055      	add	sp, #340	@ 0x154
34000f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        int8_t acc[16] = {0};  // Accumulator for output tile
34000f5e:	2210      	movs	r2, #16
34000f60:	2100      	movs	r1, #0
34000f62:	a80c      	add	r0, sp, #48	@ 0x30
34000f64:	f106 0b10 	add.w	fp, r6, #16
34000f68:	f00d fe30 	bl	3400ebcc <memset>
            size_t sub_rows = (i * refSize + refSize <= outsize) ? refSize : (outsize - i * refSize);
34000f6c:	1bab      	subs	r3, r5, r6
34000f6e:	455d      	cmp	r5, fp
34000f70:	9308      	str	r3, [sp, #32]
34000f72:	bf28      	it	cs
34000f74:	2310      	movcs	r3, #16
        for (size_t j = 0; j < num_tiles_in; j++) {
34000f76:	f04f 0900 	mov.w	r9, #0
34000f7a:	9305      	str	r3, [sp, #20]
34000f7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
34000f7e:	4599      	cmp	r9, r3
34000f80:	d10b      	bne.n	34000f9a <npu_tiledmatvec_int8+0x96>
        memcpy(&outvec[i * refSize], acc, write_count);
34000f82:	9b07      	ldr	r3, [sp, #28]
        size_t write_count = (i * refSize + refSize <= outsize) ? refSize : (outsize - i * refSize);
34000f84:	455d      	cmp	r5, fp
        memcpy(&outvec[i * refSize], acc, write_count);
34000f86:	9a08      	ldr	r2, [sp, #32]
34000f88:	eb03 0006 	add.w	r0, r3, r6
34000f8c:	bf28      	it	cs
34000f8e:	2210      	movcs	r2, #16
34000f90:	a90c      	add	r1, sp, #48	@ 0x30
34000f92:	f00e f8aa 	bl	3400f0ea <memcpy>
    for (size_t i = 0; i < num_tiles_out; i++) {
34000f96:	465e      	mov	r6, fp
34000f98:	e7da      	b.n	34000f50 <npu_tiledmatvec_int8+0x4c>
            int8_t vecTile[16] = {0};
34000f9a:	2210      	movs	r2, #16
34000f9c:	2100      	movs	r1, #0
34000f9e:	a810      	add	r0, sp, #64	@ 0x40
34000fa0:	f00d fe14 	bl	3400ebcc <memset>
            size_t vecCopy = (j * refSize + refSize <= insize) ? refSize : (insize - j * refSize);
34000fa4:	f109 0310 	add.w	r3, r9, #16
34000fa8:	429f      	cmp	r7, r3
34000faa:	eba7 0809 	sub.w	r8, r7, r9
34000fae:	bf28      	it	cs
34000fb0:	f04f 0810 	movcs.w	r8, #16
            memcpy(vecTile, &invec[j * refSize], vecCopy);
34000fb4:	9306      	str	r3, [sp, #24]
34000fb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
34000fb8:	4642      	mov	r2, r8
34000fba:	eb03 0109 	add.w	r1, r3, r9
34000fbe:	a810      	add	r0, sp, #64	@ 0x40
34000fc0:	f00e f893 	bl	3400f0ea <memcpy>
            memcpy((int8_t*)(0x34200000UL + matmulInfo_int.input_start), vecTile, refSize);
34000fc4:	f8da 4018 	ldr.w	r4, [sl, #24]
34000fc8:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
34000fcc:	f104 5450 	add.w	r4, r4, #872415232	@ 0x34000000
34000fd0:	f504 1400 	add.w	r4, r4, #2097152	@ 0x200000
34000fd4:	f10d 0e50 	add.w	lr, sp, #80	@ 0x50
34000fd8:	4662      	mov	r2, ip
34000fda:	ca03      	ldmia	r2!, {r0, r1}
34000fdc:	4572      	cmp	r2, lr
34000fde:	6020      	str	r0, [r4, #0]
34000fe0:	6061      	str	r1, [r4, #4]
34000fe2:	4694      	mov	ip, r2
34000fe4:	f104 0408 	add.w	r4, r4, #8
34000fe8:	d1f6      	bne.n	34000fd8 <npu_tiledmatvec_int8+0xd4>
            int8_t matTile[16*16] = {0};
34000fea:	f44f 7280 	mov.w	r2, #256	@ 0x100
34000fee:	2100      	movs	r1, #0
34000ff0:	a814      	add	r0, sp, #80	@ 0x50
34000ff2:	f00d fdeb 	bl	3400ebcc <memset>
            copy_submatrix(
34000ff6:	9b05      	ldr	r3, [sp, #20]
34000ff8:	4632      	mov	r2, r6
34000ffa:	e9cd 7300 	strd	r7, r3, [sp]
34000ffe:	995e      	ldr	r1, [sp, #376]	@ 0x178
34001000:	464b      	mov	r3, r9
34001002:	a814      	add	r0, sp, #80	@ 0x50
34001004:	f8cd 8008 	str.w	r8, [sp, #8]
34001008:	f7ff ff63 	bl	34000ed2 <copy_submatrix>
            memcpy((int8_t*)(0x34200000UL + matmulInfo_int.weight_start), matTile, refSize * refSize);
3400100c:	f8da 000c 	ldr.w	r0, [sl, #12]
34001010:	f44f 7280 	mov.w	r2, #256	@ 0x100
34001014:	f100 5050 	add.w	r0, r0, #872415232	@ 0x34000000
34001018:	a914      	add	r1, sp, #80	@ 0x50
3400101a:	f500 1000 	add.w	r0, r0, #2097152	@ 0x200000
3400101e:	f00e f864 	bl	3400f0ea <memcpy>
            LL_ATON_RT_Main(&NN_Instance_int8);
34001022:	480a      	ldr	r0, [pc, #40]	@ (3400104c <npu_tiledmatvec_int8+0x148>)
34001024:	f00c f890 	bl	3400d148 <LL_ATON_RT_Main>
            for (size_t k = 0; k < sub_rows; k++) {
34001028:	2100      	movs	r1, #0
3400102a:	9b05      	ldr	r3, [sp, #20]
3400102c:	aa0c      	add	r2, sp, #48	@ 0x30
3400102e:	3301      	adds	r3, #1
34001030:	3b01      	subs	r3, #1
34001032:	d102      	bne.n	3400103a <npu_tiledmatvec_int8+0x136>
        for (size_t j = 0; j < num_tiles_in; j++) {
34001034:	f8dd 9018 	ldr.w	r9, [sp, #24]
34001038:	e7a0      	b.n	34000f7c <npu_tiledmatvec_int8+0x78>
                acc[k] += outp[k];
3400103a:	9804      	ldr	r0, [sp, #16]
3400103c:	f992 4000 	ldrsb.w	r4, [r2]
34001040:	5c40      	ldrb	r0, [r0, r1]
            for (size_t k = 0; k < sub_rows; k++) {
34001042:	3101      	adds	r1, #1
                acc[k] += outp[k];
34001044:	4420      	add	r0, r4
34001046:	f802 0b01 	strb.w	r0, [r2], #1
            for (size_t k = 0; k < sub_rows; k++) {
3400104a:	e7f1      	b.n	34001030 <npu_tiledmatvec_int8+0x12c>
3400104c:	34012bd8 	.word	0x34012bd8
34001050:	34012e10 	.word	0x34012e10

34001054 <LL_ATON_End_EpochBlock_int8>:
  };
  LL_ATON_EnableUnits_Init(enable_units, 4);
}

static void LL_ATON_End_EpochBlock_int8(const void *epoch_block)
{
34001054:	b508      	push	{r3, lr}

    { LL_Switch_Init_Dest() = ATONN_DSTPORT(STRSWITCH, 0, STRENG, 3, 0),
      LL_Switch_Init_Source(0) = ATONN_SRCPORT(STRSWITCH, 0, CONVACC, 0, 0),
      LL_Switch_Init_Context(0) = 1, LL_Switch_Init_Frames(0) = 0 },
  };
  LL_Switch_Deinit(switch_deinit, 3);
34001056:	2103      	movs	r1, #3
34001058:	4804      	ldr	r0, [pc, #16]	@ (3400106c <LL_ATON_End_EpochBlock_int8+0x18>)
3400105a:	f00b fce1 	bl	3400ca20 <LL_Switch_Deinit>
    { {CONVACC, 0} },
    { {STRENG, 1} },
    { {STRENG, 9} },
  };
  LL_ATON_DisableUnits_Init(disable_units, 4);
}
3400105e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LL_ATON_DisableUnits_Init(disable_units, 4);
34001062:	2104      	movs	r1, #4
34001064:	4802      	ldr	r0, [pc, #8]	@ (34001070 <LL_ATON_End_EpochBlock_int8+0x1c>)
34001066:	f00b bfd7 	b.w	3400d018 <LL_ATON_DisableUnits_Init>
3400106a:	bf00      	nop
3400106c:	34012678 	.word	0x34012678
34001070:	34012668 	.word	0x34012668

34001074 <LL_ATON_Start_EpochBlock_int8>:
{
34001074:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
34001078:	b0c1      	sub	sp, #260	@ 0x104
  LL_Convacc_InitTypeDef conv_init = {
3400107a:	223c      	movs	r2, #60	@ 0x3c
3400107c:	2100      	movs	r1, #0
3400107e:	a801      	add	r0, sp, #4
34001080:	f00d fda4 	bl	3400ebcc <memset>
34001084:	4b40      	ldr	r3, [pc, #256]	@ (34001188 <LL_ATON_Start_EpochBlock_int8+0x114>)
34001086:	2501      	movs	r5, #1
  LL_Streng_TensorInitTypeDef input_tensor = {
34001088:	2640      	movs	r6, #64	@ 0x40
  LL_Convacc_InitTypeDef conv_init = {
3400108a:	9301      	str	r3, [sp, #4]
3400108c:	f240 1301 	movw	r3, #257	@ 0x101
    .nKernels = matmulInfo_int.insize,
34001090:	4c3e      	ldr	r4, [pc, #248]	@ (3400118c <LL_ATON_Start_EpochBlock_int8+0x118>)
  LL_Convacc_Init(0, &conv_init);
34001092:	a901      	add	r1, sp, #4
    .nKernels = matmulInfo_int.insize,
34001094:	6862      	ldr	r2, [r4, #4]
  LL_Convacc_Init(0, &conv_init);
34001096:	2000      	movs	r0, #0
  LL_Convacc_InitTypeDef conv_init = {
34001098:	f88d 2016 	strb.w	r2, [sp, #22]
    .batchDepth = matmulInfo_int.outsize,
3400109c:	68a2      	ldr	r2, [r4, #8]
  LL_Convacc_InitTypeDef conv_init = {
3400109e:	f8ad 3014 	strh.w	r3, [sp, #20]
340010a2:	f8ad 301a 	strh.w	r3, [sp, #26]
340010a6:	f8ad 2018 	strh.w	r2, [sp, #24]
340010aa:	e9cd 5503 	strd	r5, r5, [sp, #12]
  LL_Convacc_Init(0, &conv_init);
340010ae:	f00b fe29 	bl	3400cd04 <LL_Convacc_Init>
  LL_Streng_TensorInitTypeDef input_tensor = {
340010b2:	4632      	mov	r2, r6
340010b4:	eb0d 0006 	add.w	r0, sp, r6
340010b8:	2100      	movs	r1, #0
340010ba:	f00d fd87 	bl	3400ebcc <memset>
340010be:	2302      	movs	r3, #2
340010c0:	f640 0708 	movw	r7, #2056	@ 0x808
340010c4:	f04f 0910 	mov.w	r9, #16
340010c8:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
    .offset_start = matmulInfo_int.input_start,
340010cc:	69a3      	ldr	r3, [r4, #24]
  LL_Streng_TensorInitTypeDef input_tensor = {
340010ce:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ 34001198 <LL_ATON_Start_EpochBlock_int8+0x124>
340010d2:	9312      	str	r3, [sp, #72]	@ 0x48
    .offset_end = matmulInfo_int.input_end,
340010d4:	69e3      	ldr	r3, [r4, #28]
  LL_Streng_TensorInit(1, &input_tensor, 1);
340010d6:	eb0d 0106 	add.w	r1, sp, r6
  LL_Streng_TensorInitTypeDef input_tensor = {
340010da:	9313      	str	r3, [sp, #76]	@ 0x4c
    .offset_limit = matmulInfo_int.input_limit,
340010dc:	6a23      	ldr	r3, [r4, #32]
  LL_Streng_TensorInit(1, &input_tensor, 1);
340010de:	462a      	mov	r2, r5
340010e0:	4628      	mov	r0, r5
  LL_Streng_TensorInitTypeDef input_tensor = {
340010e2:	9314      	str	r3, [sp, #80]	@ 0x50
340010e4:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
340010e8:	f8cd 9068 	str.w	r9, [sp, #104]	@ 0x68
340010ec:	951e      	str	r5, [sp, #120]	@ 0x78
340010ee:	f8ad 707c 	strh.w	r7, [sp, #124]	@ 0x7c
  LL_Streng_TensorInit(1, &input_tensor, 1);
340010f2:	f00b fcbb 	bl	3400ca6c <LL_Streng_TensorInit>
  LL_Streng_TensorInitTypeDef weight_tensor = {
340010f6:	4632      	mov	r2, r6
340010f8:	2100      	movs	r1, #0
340010fa:	a820      	add	r0, sp, #128	@ 0x80
340010fc:	f00d fd66 	bl	3400ebcc <memset>
34001100:	230a      	movs	r3, #10
34001102:	f88d 3080 	strb.w	r3, [sp, #128]	@ 0x80
    .offset_start = matmulInfo_int.weight_start,
34001106:	68e3      	ldr	r3, [r4, #12]
  LL_Streng_TensorInit(9, &weight_tensor, 1);
34001108:	462a      	mov	r2, r5
  LL_Streng_TensorInitTypeDef weight_tensor = {
3400110a:	9322      	str	r3, [sp, #136]	@ 0x88
    .offset_end = matmulInfo_int.weight_end,
3400110c:	6923      	ldr	r3, [r4, #16]
  LL_Streng_TensorInit(9, &weight_tensor, 1);
3400110e:	a920      	add	r1, sp, #128	@ 0x80
  LL_Streng_TensorInitTypeDef weight_tensor = {
34001110:	9323      	str	r3, [sp, #140]	@ 0x8c
    .offset_limit = matmulInfo_int.weight_limit,
34001112:	6963      	ldr	r3, [r4, #20]
  LL_Streng_TensorInit(9, &weight_tensor, 1);
34001114:	2009      	movs	r0, #9
  LL_Streng_TensorInitTypeDef weight_tensor = {
34001116:	9324      	str	r3, [sp, #144]	@ 0x90
34001118:	f8cd 8084 	str.w	r8, [sp, #132]	@ 0x84
3400111c:	952e      	str	r5, [sp, #184]	@ 0xb8
3400111e:	f8ad 70bc 	strh.w	r7, [sp, #188]	@ 0xbc
  LL_Streng_TensorInit(9, &weight_tensor, 1);
34001122:	f00b fca3 	bl	3400ca6c <LL_Streng_TensorInit>
  LL_Streng_TensorInitTypeDef output_tensor = {
34001126:	4632      	mov	r2, r6
34001128:	2603      	movs	r6, #3
3400112a:	2100      	movs	r1, #0
3400112c:	a830      	add	r0, sp, #192	@ 0xc0
3400112e:	f00d fd4d 	bl	3400ebcc <memset>
    .offset_start = matmulInfo_int.output_start,
34001132:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  LL_Streng_TensorInit(3, &output_tensor, 1);
34001134:	462a      	mov	r2, r5
  LL_Streng_TensorInitTypeDef output_tensor = {
34001136:	9332      	str	r3, [sp, #200]	@ 0xc8
    .offset_end = matmulInfo_int.output_end,
34001138:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
  LL_Streng_TensorInit(3, &output_tensor, 1);
3400113a:	a930      	add	r1, sp, #192	@ 0xc0
  LL_Streng_TensorInitTypeDef output_tensor = {
3400113c:	9333      	str	r3, [sp, #204]	@ 0xcc
    .offset_limit = matmulInfo_int.output_limit,
3400113e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  LL_Streng_TensorInit(3, &output_tensor, 1);
34001140:	4630      	mov	r0, r6
  LL_Streng_TensorInitTypeDef output_tensor = {
34001142:	9334      	str	r3, [sp, #208]	@ 0xd0
34001144:	f88d 60c0 	strb.w	r6, [sp, #192]	@ 0xc0
34001148:	f8cd 80c4 	str.w	r8, [sp, #196]	@ 0xc4
3400114c:	f8cd 90e8 	str.w	r9, [sp, #232]	@ 0xe8
34001150:	953e      	str	r5, [sp, #248]	@ 0xf8
34001152:	f8ad 70fc 	strh.w	r7, [sp, #252]	@ 0xfc
  LL_Streng_TensorInit(3, &output_tensor, 1);
34001156:	f00b fc89 	bl	3400ca6c <LL_Streng_TensorInit>
  LL_Switch_Init(switch_init, 3);
3400115a:	4631      	mov	r1, r6
3400115c:	480c      	ldr	r0, [pc, #48]	@ (34001190 <LL_ATON_Start_EpochBlock_int8+0x11c>)
3400115e:	f00b fc4f 	bl	3400ca00 <LL_Switch_Init>
  LL_ATON_Cache_MCU_Invalidate_Range((uintptr_t)(0x34200000UL + matmulInfo_int.input_start), matmulInfo_int.output_end - matmulInfo_int.input_start); /// Very Important!!
34001162:	69a0      	ldr	r0, [r4, #24]
34001164:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
34001166:	69a3      	ldr	r3, [r4, #24]
34001168:	f100 5050 	add.w	r0, r0, #872415232	@ 0x34000000
3400116c:	1ac9      	subs	r1, r1, r3
3400116e:	f500 1000 	add.w	r0, r0, #2097152	@ 0x200000
  void LL_ATON_Cache_MCU_Invalidate_Range(uintptr_t virtual_addr, uint32_t size);
#else
  static inline void LL_ATON_Cache_MCU_Invalidate_Range(uintptr_t virtual_addr, uint32_t size)
  {
    LL_ATON_OSAL_LOCK_MCU_CACHE();
    mcu_cache_invalidate_range(virtual_addr, virtual_addr + size);
34001172:	4401      	add	r1, r0
34001174:	f000 faba 	bl	340016ec <mcu_cache_invalidate_range>
  LL_ATON_EnableUnits_Init(enable_units, 4);
34001178:	2104      	movs	r1, #4
3400117a:	4806      	ldr	r0, [pc, #24]	@ (34001194 <LL_ATON_Start_EpochBlock_int8+0x120>)
3400117c:	f00b fbce 	bl	3400c91c <LL_ATON_EnableUnits_Init>
}
34001180:	b041      	add	sp, #260	@ 0x104
34001182:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
34001186:	bf00      	nop
34001188:	004015d0 	.word	0x004015d0
3400118c:	34012e10 	.word	0x34012e10
34001190:	34012638 	.word	0x34012638
34001194:	34012628 	.word	0x34012628
34001198:	34200000 	.word	0x34200000

3400119c <LL_ATON_Set_User_Input_Buffer_int8>:
}
3400119c:	2003      	movs	r0, #3
3400119e:	4770      	bx	lr

340011a0 <LL_ATON_Get_User_Input_Buffer_int8>:
}
340011a0:	2000      	movs	r0, #0
340011a2:	4770      	bx	lr

340011a4 <LL_ATON_Set_User_Output_Buffer_int8>:
LL_ATON_User_IO_Result_t LL_ATON_Set_User_Output_Buffer_int8(uint32_t num, void* buffer, uint32_t size)
340011a4:	2003      	movs	r0, #3
340011a6:	4770      	bx	lr

340011a8 <LL_ATON_Get_User_Output_Buffer_int8>:
void *LL_ATON_Get_User_Output_Buffer_int8(uint32_t num)
340011a8:	2000      	movs	r0, #0
340011aa:	4770      	bx	lr

340011ac <LL_ATON_EC_Network_Init_int8>:
}
340011ac:	2001      	movs	r0, #1
340011ae:	4770      	bx	lr

340011b0 <LL_ATON_EC_Inference_Init_int8>:
bool LL_ATON_EC_Inference_Init_int8(void)
340011b0:	2001      	movs	r0, #1
340011b2:	4770      	bx	lr

340011b4 <LL_ATON_EpochBlockItems_int8>:
    },
  };


  return ll_atonn_rt_epoch_block_array;
}
340011b4:	4800      	ldr	r0, [pc, #0]	@ (340011b8 <LL_ATON_EpochBlockItems_int8+0x4>)
340011b6:	4770      	bx	lr
340011b8:	340126a8 	.word	0x340126a8

340011bc <LL_ATON_Input_Buffers_Info_int8>:
#endif // LL_ATON_DBG_BUFFER_INFO_EXCLUDED == 0
  LL_Buffer_InfoTypeDef buff_info[] = {
    {
      .name = "Input_0_out_0",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.input_start,
340011bc:	4b02      	ldr	r3, [pc, #8]	@ (340011c8 <LL_ATON_Input_Buffers_Info_int8+0xc>)
      .name = NULL,
    }
  };

  return buff_info;
}
340011be:	2000      	movs	r0, #0
      .offset_start = matmulInfo_int.input_start,
340011c0:	699a      	ldr	r2, [r3, #24]
      .offset_end = matmulInfo_int.input_end,
340011c2:	69da      	ldr	r2, [r3, #28]
      .offset_limit = matmulInfo_int.input_limit,
340011c4:	6a1b      	ldr	r3, [r3, #32]
}
340011c6:	4770      	bx	lr
340011c8:	34012e10 	.word	0x34012e10

340011cc <LL_ATON_Output_Buffers_Info_int8>:
  static const int16_t buff_info_Quantize_3_out_0_quant_offset[] = { -128 };
  LL_Buffer_InfoTypeDef buff_info[] = {
    {
      .name = "Quantize_3_out_0",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.output_start,
340011cc:	4b02      	ldr	r3, [pc, #8]	@ (340011d8 <LL_ATON_Output_Buffers_Info_int8+0xc>)
      .name = NULL,
    }
  };

  return buff_info;
}
340011ce:	2000      	movs	r0, #0
      .offset_start = matmulInfo_int.output_start,
340011d0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
      .offset_end = matmulInfo_int.output_end,
340011d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
      .offset_limit = matmulInfo_int.output_limit,
340011d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
340011d6:	4770      	bx	lr
340011d8:	34012e10 	.word	0x34012e10

340011dc <LL_ATON_Internal_Buffers_Info_int8>:
  static const int16_t buff_info_Gemm_2_conv_4_off_bias_out_13_quant_offset[] = { -128 };
  LL_Buffer_InfoTypeDef buff_info[] = {
    {
      .name = "Gemm_2_reshape_x_2",
      .addr_base = {(unsigned char *)(0x34200000UL) /* Equivalent hex address = 0x34200000UL */},
      .offset_start = matmulInfo_int.input_start,
340011dc:	4b04      	ldr	r3, [pc, #16]	@ (340011f0 <LL_ATON_Internal_Buffers_Info_int8+0x14>)
      .name = NULL,
    }
  };

  return buff_info;
}
340011de:	2000      	movs	r0, #0
      .offset_start = matmulInfo_int.input_start,
340011e0:	699a      	ldr	r2, [r3, #24]
      .offset_end = matmulInfo_int.input_end,
340011e2:	69da      	ldr	r2, [r3, #28]
      .offset_limit = matmulInfo_int.input_limit,
340011e4:	6a1a      	ldr	r2, [r3, #32]
      .offset_start = matmulInfo_int.output_start,
340011e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
      .offset_end = matmulInfo_int.output_end,
340011e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
      .offset_limit = matmulInfo_int.output_limit,
340011ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
}
340011ec:	4770      	bx	lr
340011ee:	bf00      	nop
340011f0:	34012e10 	.word	0x34012e10

340011f4 <Fuse_Programming>:
/**
  * @brief  Check specific fuse configuration and update it if needed.
  * @retval None
  */
void Fuse_Programming(void)
{
340011f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint32_t fuse_id, bit_mask, data;

  BSEC_HandleTypeDef sBsecHandler;

  sBsecHandler.Instance = BSEC;
340011f6:	4b15      	ldr	r3, [pc, #84]	@ (3400124c <Fuse_Programming+0x58>)

  /* Read current value of fuse */
  fuse_id = BSEC_FUSE_ADDRESS;
  if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
340011f8:	217c      	movs	r1, #124	@ 0x7c
340011fa:	aa01      	add	r2, sp, #4
340011fc:	a802      	add	r0, sp, #8
  sBsecHandler.Instance = BSEC;
340011fe:	9302      	str	r3, [sp, #8]
  if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
34001200:	f001 faf2 	bl	340027e8 <HAL_BSEC_OTP_Read>
34001204:	4603      	mov	r3, r0
34001206:	b9e0      	cbnz	r0, 34001242 <Fuse_Programming+0x4e>
  {
    /* Check if bit has already been set */
    bit_mask = BSEC_FUSE_MASK;
    if ((data & bit_mask) != bit_mask)
34001208:	9a01      	ldr	r2, [sp, #4]
3400120a:	f402 31c0 	and.w	r1, r2, #98304	@ 0x18000
3400120e:	f5b1 3fc0 	cmp.w	r1, #98304	@ 0x18000
34001212:	d017      	beq.n	34001244 <Fuse_Programming+0x50>
    {
      data |= bit_mask;
34001214:	f442 32c0 	orr.w	r2, r2, #98304	@ 0x18000
      /* Bitwise programming of lower bits */
      if (HAL_BSEC_OTP_Program(&sBsecHandler, fuse_id, data, HAL_BSEC_NORMAL_PROG) == HAL_OK)
34001218:	217c      	movs	r1, #124	@ 0x7c
3400121a:	a802      	add	r0, sp, #8
      data |= bit_mask;
3400121c:	9201      	str	r2, [sp, #4]
      if (HAL_BSEC_OTP_Program(&sBsecHandler, fuse_id, data, HAL_BSEC_NORMAL_PROG) == HAL_OK)
3400121e:	f001 faff 	bl	34002820 <HAL_BSEC_OTP_Program>
34001222:	b968      	cbnz	r0, 34001240 <Fuse_Programming+0x4c>
      {
        /* Read lower bits to verify the correct programming */
        if (HAL_BSEC_OTP_Read(&sBsecHandler, fuse_id, &data) == HAL_OK)
34001224:	217c      	movs	r1, #124	@ 0x7c
34001226:	aa01      	add	r2, sp, #4
34001228:	a802      	add	r0, sp, #8
3400122a:	f001 fadd 	bl	340027e8 <HAL_BSEC_OTP_Read>
3400122e:	b930      	cbnz	r0, 3400123e <Fuse_Programming+0x4a>
        {
          if ((data & bit_mask) != bit_mask)
34001230:	9b01      	ldr	r3, [sp, #4]
34001232:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
34001236:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
3400123a:	d003      	beq.n	34001244 <Fuse_Programming+0x50>
3400123c:	e7fe      	b.n	3400123c <Fuse_Programming+0x48>
3400123e:	e7fe      	b.n	3400123e <Fuse_Programming+0x4a>
34001240:	e7fe      	b.n	34001240 <Fuse_Programming+0x4c>
34001242:	e7fe      	b.n	34001242 <Fuse_Programming+0x4e>
  else
  {
    /* Error  : Fuse read unsuccessful */
    ErrorHandler();
  }
}
34001244:	b005      	add	sp, #20
34001246:	f85d fb04 	ldr.w	pc, [sp], #4
3400124a:	bf00      	nop
3400124c:	56009000 	.word	0x56009000

34001250 <LL_MEM_EnableClock>:
  * @retval None
  */
__STATIC_INLINE void LL_MEM_EnableClock(uint32_t Memories)
{
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->MEMENSR, Memories);
34001250:	4b04      	ldr	r3, [pc, #16]	@ (34001264 <LL_MEM_EnableClock+0x14>)
{
34001252:	b082      	sub	sp, #8
  WRITE_REG(RCC->MEMENSR, Memories);
34001254:	f8c3 0a4c 	str.w	r0, [r3, #2636]	@ 0xa4c
  /* Delay after an RCC memories clock enabling */
  tmpreg = READ_REG(RCC->MEMENR);
34001258:	f8d3 324c 	ldr.w	r3, [r3, #588]	@ 0x24c
3400125c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
3400125e:	9b01      	ldr	r3, [sp, #4]
}
34001260:	b002      	add	sp, #8
34001262:	4770      	bx	lr
34001264:	56028000 	.word	0x56028000

34001268 <LL_MEM_EnableClockLowPower>:
  * @retval None
  */
__STATIC_INLINE void LL_MEM_EnableClockLowPower(uint32_t Memories)
{
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->MEMLPENSR, Memories);
34001268:	4b04      	ldr	r3, [pc, #16]	@ (3400127c <LL_MEM_EnableClockLowPower+0x14>)
{
3400126a:	b082      	sub	sp, #8
  WRITE_REG(RCC->MEMLPENSR, Memories);
3400126c:	f8c3 0a8c 	str.w	r0, [r3, #2700]	@ 0xa8c
  /* Delay after an RCC memories clock enabling */
  tmpreg = READ_REG(RCC->MEMLPENR);
34001270:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
34001274:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
34001276:	9b01      	ldr	r3, [sp, #4]
}
34001278:	b002      	add	sp, #8
3400127a:	4770      	bx	lr
3400127c:	56028000 	.word	0x56028000

34001280 <LL_AHB5_GRP1_EnableClockLowPower>:
  * @retval None
  */
__STATIC_INLINE void LL_AHB5_GRP1_EnableClockLowPower(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->AHB5LPENSR, Periphs);
34001280:	4b04      	ldr	r3, [pc, #16]	@ (34001294 <LL_AHB5_GRP1_EnableClockLowPower+0x14>)
{
34001282:	b082      	sub	sp, #8
  WRITE_REG(RCC->AHB5LPENSR, Periphs);
34001284:	f8c3 0aa0 	str.w	r0, [r3, #2720]	@ 0xaa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->AHB5LPENR);
34001288:	f8d3 32a0 	ldr.w	r3, [r3, #672]	@ 0x2a0
3400128c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
3400128e:	9b01      	ldr	r3, [sp, #4]
}
34001290:	b002      	add	sp, #8
34001292:	4770      	bx	lr
34001294:	56028000 	.word	0x56028000

34001298 <SystemClock_Config>:

  return ret;
}

static void SystemClock_Config(void)
{
34001298:	b530      	push	{r4, r5, lr}
3400129a:	f5ad 7d1b 	sub.w	sp, sp, #620	@ 0x26c
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
3400129e:	2240      	movs	r2, #64	@ 0x40
340012a0:	2100      	movs	r1, #0
340012a2:	4668      	mov	r0, sp
340012a4:	f00d fc92 	bl	3400ebcc <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
340012a8:	2298      	movs	r2, #152	@ 0x98
340012aa:	2100      	movs	r1, #0
340012ac:	a810      	add	r0, sp, #64	@ 0x40
340012ae:	f00d fc8d 	bl	3400ebcc <memset>
  RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct = {0};
340012b2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
340012b6:	2100      	movs	r1, #0
340012b8:	a836      	add	r0, sp, #216	@ 0xd8
340012ba:	f00d fc87 	bl	3400ebcc <memset>

  /* Ensure VDDCORE=0.9V before increasing the system frequency */
  BSP_SMPS_Init(SMPS_VOLTAGE_OVERDRIVE);
340012be:	2001      	movs	r0, #1
340012c0:	f000 fd6a 	bl	34001d98 <BSP_SMPS_Init>
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL1.PLLM = 2;
  RCC_OscInitStruct.PLL1.PLLN = 25;
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
  RCC_OscInitStruct.PLL1.PLLP1 = 1;
340012c4:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
340012c6:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL1.PLLN = 25;
340012c8:	2219      	movs	r2, #25
  /* PLL2 = 64 x 125 / 8 = 1000MHz */
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL2.PLLM = 8;
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
  RCC_OscInitStruct.PLL2.PLLN = 125;
340012ca:	217d      	movs	r1, #125	@ 0x7d
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
340012cc:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
340012ce:	e9cd 321d 	strd	r3, r2, [sp, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLP1 = 1;
340012d2:	e9cd 1425 	strd	r1, r4, [sp, #148]	@ 0x94
  RCC_OscInitStruct.PLL2.PLLM = 8;
340012d6:	2208      	movs	r2, #8

  /* PLL3 = (64 x 225 / 8) / (1 * 2) = 900MHz */
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL3.PLLM = 8;
  RCC_OscInitStruct.PLL3.PLLN = 225;
340012d8:	21e1      	movs	r1, #225	@ 0xe1
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSI;
340012da:	e9cd 531a 	strd	r5, r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSI;
340012de:	e9cd 5321 	strd	r5, r3, [sp, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
340012e2:	e9cd 2323 	strd	r2, r3, [sp, #140]	@ 0x8c
  RCC_OscInitStruct.PLL3.PLLM = 8;
340012e6:	e9cd 3229 	strd	r3, r2, [sp, #164]	@ 0xa4
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
340012ea:	e9cd 312b 	strd	r3, r1, [sp, #172]	@ 0xac
  RCC_OscInitStruct.PLL3.PLLP1 = 1;
  RCC_OscInitStruct.PLL3.PLLP2 = 2;

  /* PLL4 = (64 x 225 / 8) / (6 * 6) = 50 MHz */
  RCC_OscInitStruct.PLL4.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL4.PLLSource = RCC_PLLSOURCE_HSI;
340012ee:	e9cd 532f 	strd	r5, r3, [sp, #188]	@ 0xbc
  RCC_OscInitStruct.PLL4.PLLM = 8;
  RCC_OscInitStruct.PLL4.PLLFractional = 0;
340012f2:	e9cd 2331 	strd	r2, r3, [sp, #196]	@ 0xc4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_NONE;
340012f6:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL4.PLLN = 225;
  RCC_OscInitStruct.PLL4.PLLP1 = 6;
340012f8:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL4.PLLP2 = 6;

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
340012fa:	a810      	add	r0, sp, #64	@ 0x40
  RCC_OscInitStruct.PLL1.PLLP2 = 1;
340012fc:	e9cd 441f 	strd	r4, r4, [sp, #124]	@ 0x7c
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
34001300:	e9cd 4527 	strd	r4, r5, [sp, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLP2 = 2;
34001304:	e9cd 452d 	strd	r4, r5, [sp, #180]	@ 0xb4
  RCC_OscInitStruct.PLL4.PLLP2 = 6;
34001308:	e9cd 3334 	strd	r3, r3, [sp, #208]	@ 0xd0
  RCC_OscInitStruct.PLL1.PLLM = 2;
3400130c:	951c      	str	r5, [sp, #112]	@ 0x70
  RCC_OscInitStruct.PLL4.PLLN = 225;
3400130e:	9133      	str	r1, [sp, #204]	@ 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
34001310:	f003 f9de 	bl	340046d0 <HAL_RCC_OscConfig>
34001314:	b100      	cbz	r0, 34001318 <SystemClock_Config+0x80>
  {
    while(1);
34001316:	e7fe      	b.n	34001316 <SystemClock_Config+0x7e>
                                 RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
                                 RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_PCLK4 |
                                 RCC_CLOCKTYPE_PCLK5);

  /* CPU CLock (sysa_ck) = ic1_ck = PLL1 output/ic1_divider = 800 MHz */
  RCC_ClkInitStruct.CPUCLKSource = RCC_CPUCLKSOURCE_IC1;
34001318:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
3400131c:	227f      	movs	r2, #127	@ 0x7f
3400131e:	e9cd 2300 	strd	r2, r3, [sp]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_IC2_IC6_IC11;
34001322:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
34001326:	9302      	str	r3, [sp, #8]
  /* AXI Clock (sysb_ck) = ic2_ck = PLL1 output/ic2_divider = 400 MHz */
  RCC_ClkInitStruct.IC2Selection.ClockSelection = RCC_ICCLKSOURCE_PLL1;
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;

  /* NPU Clock (sysc_ck) = ic6_ck = PLL2 output/ic6_divider = 1000 MHz */
  RCC_ClkInitStruct.IC6Selection.ClockSelection = RCC_ICCLKSOURCE_PLL2;
34001328:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
  RCC_ClkInitStruct.IC6Selection.ClockDivider = 1;
3400132c:	e9cd 340c 	strd	r3, r4, [sp, #48]	@ 0x30

  /* AXISRAM3/4/5/6 Clock (sysd_ck) = ic11_ck = PLL3 output/ic11_divider = 900 MHz */
  RCC_ClkInitStruct.IC11Selection.ClockSelection = RCC_ICCLKSOURCE_PLL3;
34001330:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
  RCC_ClkInitStruct.IC11Selection.ClockDivider = 1;
34001334:	e9cd 340e 	strd	r3, r4, [sp, #56]	@ 0x38

  /* HCLK = sysb_ck / HCLK divider = 200 MHz */
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
34001338:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
  RCC_ClkInitStruct.IC1Selection.ClockDivider = 1;
3400133c:	e9cd 0408 	strd	r0, r4, [sp, #32]
  RCC_ClkInitStruct.IC2Selection.ClockDivider = 2;
34001340:	e9cd 050a 	strd	r0, r5, [sp, #40]	@ 0x28

  /* PCLKx = HCLK / PCLKx divider = 200 MHz */
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
34001344:	e9cd 3003 	strd	r3, r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
34001348:	e9cd 0005 	strd	r0, r0, [sp, #20]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV1;
3400134c:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct) != HAL_OK)
3400134e:	4668      	mov	r0, sp
34001350:	f003 fdba 	bl	34004ec8 <HAL_RCC_ClockConfig>
34001354:	b100      	cbz	r0, 34001358 <SystemClock_Config+0xc0>
  {
    while(1);
34001356:	e7fe      	b.n	34001356 <SystemClock_Config+0xbe>

  RCC_PeriphCLKInitStruct.PeriphClockSelection = 0;

  /* XSPI1 kernel clock (ck_ker_xspi1) = HCLK = 200MHz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI1;
  RCC_PeriphCLKInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
34001358:	4b08      	ldr	r3, [pc, #32]	@ (3400137c <SystemClock_Config+0xe4>)

  /* XSPI2 kernel clock (ck_ker_xspi1) = HCLK =  200MHz */
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI2;
3400135a:	2200      	movs	r2, #0
  RCC_PeriphCLKInitStruct.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_HCLK;
3400135c:	9361      	str	r3, [sp, #388]	@ 0x184
  RCC_PeriphCLKInitStruct.PeriphClockSelection |= RCC_PERIPHCLK_XSPI2;
3400135e:	f44f 0340 	mov.w	r3, #12582912	@ 0xc00000
34001362:	e9cd 2336 	strd	r2, r3, [sp, #216]	@ 0xd8
  RCC_PeriphCLKInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
34001366:	4b06      	ldr	r3, [pc, #24]	@ (34001380 <SystemClock_Config+0xe8>)

  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
34001368:	a836      	add	r0, sp, #216	@ 0xd8
  RCC_PeriphCLKInitStruct.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_HCLK;
3400136a:	9362      	str	r3, [sp, #392]	@ 0x188
  if (HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct) != HAL_OK)
3400136c:	f004 f95e 	bl	3400562c <HAL_RCCEx_PeriphCLKConfig>
34001370:	b100      	cbz	r0, 34001374 <SystemClock_Config+0xdc>
  {
    while (1);
34001372:	e7fe      	b.n	34001372 <SystemClock_Config+0xda>
  }
}
34001374:	f50d 7d1b 	add.w	sp, sp, #620	@ 0x26c
34001378:	bd30      	pop	{r4, r5, pc}
3400137a:	bf00      	nop
3400137c:	03000014 	.word	0x03000014
34001380:	03000414 	.word	0x03000414

34001384 <Hardware_init>:
{
34001384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_ICACTIVE_Msk;
34001388:	4a89      	ldr	r2, [pc, #548]	@ (340015b0 <Hardware_init+0x22c>)
{
3400138a:	b08d      	sub	sp, #52	@ 0x34
  MEMSYSCTL->MSCR |= MEMSYSCTL_MSCR_ICACTIVE_Msk;
3400138c:	6813      	ldr	r3, [r2, #0]
3400138e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
34001392:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_RCC_CPU_CLKSOURCE_IC1
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetCpuClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, Source);
34001394:	4b87      	ldr	r3, [pc, #540]	@ (340015b4 <Hardware_init+0x230>)
34001396:	6a1a      	ldr	r2, [r3, #32]
34001398:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
3400139c:	621a      	str	r2, [r3, #32]
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_IC2_IC6_IC11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
  MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, Source);
3400139e:	6a1a      	ldr	r2, [r3, #32]
340013a0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
340013a4:	621a      	str	r2, [r3, #32]
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB2ENSR, Periphs);
340013a6:	2210      	movs	r2, #16
340013a8:	f8c3 2a6c 	str.w	r2, [r3, #2668]	@ 0xa6c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB2ENR);
340013ac:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
340013b0:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
340013b2:	9b01      	ldr	r3, [sp, #4]
  HAL_Init();
340013b4:	f001 f9a0 	bl	340026f8 <HAL_Init>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
340013b8:	4b7f      	ldr	r3, [pc, #508]	@ (340015b8 <Hardware_init+0x234>)
340013ba:	695a      	ldr	r2, [r3, #20]
340013bc:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
340013c0:	d111      	bne.n	340013e6 <Hardware_init+0x62>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
340013c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
340013c6:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
340013ca:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
340013ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
340013d2:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
340013d6:	695a      	ldr	r2, [r3, #20]
340013d8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
340013dc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
340013de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
340013e2:	f3bf 8f6f 	isb	sy
  WRITE_REG(RCC->AHB5ENSR, Periphs);
340013e6:	f04f 4700 	mov.w	r7, #2147483648	@ 0x80000000
  WRITE_REG(RCC->AHB2ENSR, Periphs);
340013ea:	f44f 5a80 	mov.w	sl, #4096	@ 0x1000
  RAMCFG_HandleTypeDef hramcfg = {0};
340013ee:	2600      	movs	r6, #0
  WRITE_REG(RCC->AHB5ENSR, Periphs);
340013f0:	4c70      	ldr	r4, [pc, #448]	@ (340015b4 <Hardware_init+0x230>)
  SystemClock_Config();
340013f2:	f7ff ff51 	bl	34001298 <SystemClock_Config>
340013f6:	f8c4 7a60 	str.w	r7, [r4, #2656]	@ 0xa60
  tmpreg = READ_REG(RCC->AHB5ENR);
340013fa:	f8d4 3260 	ldr.w	r3, [r4, #608]	@ 0x260
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
340013fe:	f8df b1ec 	ldr.w	fp, [pc, #492]	@ 340015ec <Hardware_init+0x268>
  tmpreg = READ_REG(RCC->AHB5ENR);
34001402:	9303      	str	r3, [sp, #12]
  (void)tmpreg;
34001404:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_AXISRAM3_MEM_CLK_ENABLE();
34001406:	2001      	movs	r0, #1
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
34001408:	f8c4 7a20 	str.w	r7, [r4, #2592]	@ 0xa20
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
3400140c:	f8cb 7220 	str.w	r7, [fp, #544]	@ 0x220
34001410:	f7ff ff1e 	bl	34001250 <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM4_MEM_CLK_ENABLE();
34001414:	2002      	movs	r0, #2
34001416:	f7ff ff1b 	bl	34001250 <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM5_MEM_CLK_ENABLE();
3400141a:	2004      	movs	r0, #4
3400141c:	f7ff ff18 	bl	34001250 <LL_MEM_EnableClock>
  __HAL_RCC_AXISRAM6_MEM_CLK_ENABLE();
34001420:	2008      	movs	r0, #8
34001422:	f7ff ff15 	bl	34001250 <LL_MEM_EnableClock>
  WRITE_REG(RCC->AHB2ENSR, Periphs);
34001426:	f8c4 aa54 	str.w	sl, [r4, #2644]	@ 0xa54
  tmpreg = READ_REG(RCC->AHB2ENR);
3400142a:	f8d4 3254 	ldr.w	r3, [r4, #596]	@ 0x254
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
3400142e:	a808      	add	r0, sp, #32
34001430:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
34001432:	9b02      	ldr	r3, [sp, #8]
  hramcfg.Instance =  RAMCFG_SRAM3_AXI;
34001434:	4b61      	ldr	r3, [pc, #388]	@ (340015bc <Hardware_init+0x238>)
  RAMCFG_HandleTypeDef hramcfg = {0};
34001436:	e9cd 6609 	strd	r6, r6, [sp, #36]	@ 0x24
  hramcfg.Instance =  RAMCFG_SRAM3_AXI;
3400143a:	9308      	str	r3, [sp, #32]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
3400143c:	f002 ff24 	bl	34004288 <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM4_AXI;
34001440:	4b5f      	ldr	r3, [pc, #380]	@ (340015c0 <Hardware_init+0x23c>)
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001442:	a808      	add	r0, sp, #32
  hramcfg.Instance =  RAMCFG_SRAM4_AXI;
34001444:	9308      	str	r3, [sp, #32]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001446:	f002 ff1f 	bl	34004288 <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM5_AXI;
3400144a:	4b5e      	ldr	r3, [pc, #376]	@ (340015c4 <Hardware_init+0x240>)
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
3400144c:	a808      	add	r0, sp, #32
  hramcfg.Instance =  RAMCFG_SRAM5_AXI;
3400144e:	9308      	str	r3, [sp, #32]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001450:	f002 ff1a 	bl	34004288 <HAL_RAMCFG_EnableAXISRAM>
  hramcfg.Instance =  RAMCFG_SRAM6_AXI;
34001454:	4b5c      	ldr	r3, [pc, #368]	@ (340015c8 <Hardware_init+0x244>)
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
34001456:	a808      	add	r0, sp, #32
  hramcfg.Instance =  RAMCFG_SRAM6_AXI;
34001458:	9308      	str	r3, [sp, #32]
  HAL_RAMCFG_EnableAXISRAM(&hramcfg);
3400145a:	f002 ff15 	bl	34004288 <HAL_RAMCFG_EnableAXISRAM>
  Fuse_Programming();
3400145e:	f7ff fec9 	bl	340011f4 <Fuse_Programming>
  npu_cache_init();
34001462:	f000 f96d 	bl	34001740 <npu_cache_init>
  npu_cache_enable();
34001466:	f000 f975 	bl	34001754 <npu_cache_enable>
  NOR_Init.InterfaceMode = BSP_XSPI_NOR_OPI_MODE;
3400146a:	f240 1301 	movw	r3, #257	@ 0x101
  WRITE_REG(RCC->AHB3ENSR, Periphs);
3400146e:	f44f 7900 	mov.w	r9, #512	@ 0x200
  RIMC_master.SecPriv = RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV;
34001472:	2503      	movs	r5, #3
34001474:	f04f 0802 	mov.w	r8, #2
  BSP_XSPI_NOR_Init(0, &NOR_Init);
34001478:	4669      	mov	r1, sp
3400147a:	4630      	mov	r0, r6
  NOR_Init.InterfaceMode = BSP_XSPI_NOR_OPI_MODE;
3400147c:	f8ad 3000 	strh.w	r3, [sp]
  BSP_XSPI_NOR_Init(0, &NOR_Init);
34001480:	f000 fe60 	bl	34002144 <BSP_XSPI_NOR_Init>
  BSP_XSPI_NOR_EnableMemoryMappedMode(0);
34001484:	4630      	mov	r0, r6
34001486:	f000 fdd1 	bl	3400202c <BSP_XSPI_NOR_EnableMemoryMappedMode>
3400148a:	f8c4 9a58 	str.w	r9, [r4, #2648]	@ 0xa58
  tmpreg = READ_REG(RCC->AHB3ENR);
3400148e:	f8d4 3258 	ldr.w	r3, [r4, #600]	@ 0x258
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_NPU, &RIMC_master);
34001492:	a908      	add	r1, sp, #32
34001494:	9304      	str	r3, [sp, #16]
34001496:	2001      	movs	r0, #1
  (void)tmpreg;
34001498:	9b04      	ldr	r3, [sp, #16]
  RIMC_master.SecPriv = RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV;
3400149a:	e9cd 8508 	strd	r8, r5, [sp, #32]
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_NPU, &RIMC_master);
3400149e:	f008 fef3 	bl	3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DMA2D, &RIMC_master);
340014a2:	a908      	add	r1, sp, #32
340014a4:	2008      	movs	r0, #8
340014a6:	f008 feef 	bl	3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_DCMIPP, &RIMC_master);
340014aa:	a908      	add	r1, sp, #32
340014ac:	2009      	movs	r0, #9
340014ae:	f008 feeb 	bl	3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC1 , &RIMC_master);
340014b2:	a908      	add	r1, sp, #32
340014b4:	200a      	movs	r0, #10
340014b6:	f008 fee7 	bl	3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_LTDC2 , &RIMC_master);
340014ba:	a908      	add	r1, sp, #32
340014bc:	200b      	movs	r0, #11
340014be:	f008 fee3 	bl	3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RIMC_ConfigMasterAttributes(RIF_MASTER_INDEX_OTG1 , &RIMC_master);
340014c2:	a908      	add	r1, sp, #32
340014c4:	2004      	movs	r0, #4
340014c6:	f008 fedf 	bl	3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_NPU , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014ca:	4629      	mov	r1, r5
340014cc:	483f      	ldr	r0, [pc, #252]	@ (340015cc <Hardware_init+0x248>)
340014ce:	f008 ff31 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DMA2D , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014d2:	4629      	mov	r1, r5
340014d4:	483e      	ldr	r0, [pc, #248]	@ (340015d0 <Hardware_init+0x24c>)
340014d6:	f008 ff2d 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_CSI    , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014da:	4629      	mov	r1, r5
340014dc:	483d      	ldr	r0, [pc, #244]	@ (340015d4 <Hardware_init+0x250>)
340014de:	f008 ff29 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_DCMIPP , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014e2:	4629      	mov	r1, r5
340014e4:	483c      	ldr	r0, [pc, #240]	@ (340015d8 <Hardware_init+0x254>)
340014e6:	f008 ff25 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDC   , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014ea:	4629      	mov	r1, r5
340014ec:	483b      	ldr	r0, [pc, #236]	@ (340015dc <Hardware_init+0x258>)
340014ee:	f008 ff21 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL1 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014f2:	4629      	mov	r1, r5
340014f4:	483a      	ldr	r0, [pc, #232]	@ (340015e0 <Hardware_init+0x25c>)
340014f6:	f008 ff1d 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_LTDCL2 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
340014fa:	4629      	mov	r1, r5
340014fc:	4839      	ldr	r0, [pc, #228]	@ (340015e4 <Hardware_init+0x260>)
340014fe:	f008 ff19 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_OTG1HS , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
34001502:	4629      	mov	r1, r5
34001504:	4838      	ldr	r0, [pc, #224]	@ (340015e8 <Hardware_init+0x264>)
34001506:	f008 ff15 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  HAL_RIF_RISC_SetSlaveSecureAttributes(RIF_RISC_PERIPH_INDEX_SPI5 , RIF_ATTRIBUTE_SEC | RIF_ATTRIBUTE_PRIV);
3400150a:	4629      	mov	r1, r5
3400150c:	2004      	movs	r0, #4
3400150e:	f008 ff11 	bl	3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>
  WRITE_REG(RCC->AHB3ENSR, Periphs);
34001512:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34001516:	f8c4 3a58 	str.w	r3, [r4, #2648]	@ 0xa58
  tmpreg = READ_REG(RCC->AHB3ENR);
3400151a:	f8d4 2258 	ldr.w	r2, [r4, #600]	@ 0x258
  __HAL_RCC_XSPI1_CLK_SLEEP_ENABLE();    /* For display frame buffer */
3400151e:	2020      	movs	r0, #32
34001520:	9205      	str	r2, [sp, #20]
  (void)tmpreg;
34001522:	9a05      	ldr	r2, [sp, #20]
  * @retval None
  */
__STATIC_INLINE void LL_APB5_GRP1_EnableClockLowPower(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  WRITE_REG(RCC->APB5LPENSR, Periphs);
34001524:	2204      	movs	r2, #4
  WRITE_REG(RCC->AHB3RSTSR, Periphs);
34001526:	f8c4 3a18 	str.w	r3, [r4, #2584]	@ 0xa18
  WRITE_REG(RCC->AHB3RSTCR, Periphs);
3400152a:	f8cb 3218 	str.w	r3, [fp, #536]	@ 0x218
3400152e:	f7ff fea7 	bl	34001280 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_XSPI2_CLK_SLEEP_ENABLE();    /* For NN weights */
34001532:	4650      	mov	r0, sl
34001534:	f7ff fea4 	bl	34001280 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_NPU_CLK_SLEEP_ENABLE();      /* For NN inference */
34001538:	4638      	mov	r0, r7
3400153a:	f7ff fea1 	bl	34001280 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_CACHEAXI_CLK_SLEEP_ENABLE(); /* For NN inference */
3400153e:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
34001542:	f7ff fe9d 	bl	34001280 <LL_AHB5_GRP1_EnableClockLowPower>
  __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE();    /* For display */
34001546:	4640      	mov	r0, r8
34001548:	f7ff fe9a 	bl	34001280 <LL_AHB5_GRP1_EnableClockLowPower>
  WRITE_REG(RCC->APB5LPENSR, Periphs);
3400154c:	f8c4 2abc 	str.w	r2, [r4, #2748]	@ 0xabc
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_REG(RCC->APB5LPENR);
34001550:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
  __HAL_RCC_FLEXRAM_MEM_CLK_SLEEP_ENABLE();
34001554:	4648      	mov	r0, r9
34001556:	9307      	str	r3, [sp, #28]
  (void)tmpreg;
34001558:	9b07      	ldr	r3, [sp, #28]
  WRITE_REG(RCC->APB5LPENSR, Periphs);
3400155a:	2340      	movs	r3, #64	@ 0x40
3400155c:	f8c4 3abc 	str.w	r3, [r4, #2748]	@ 0xabc
  tmpreg = READ_REG(RCC->APB5LPENR);
34001560:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
  BSP_COM_Init(COM1, &com_config);
34001564:	a908      	add	r1, sp, #32
34001566:	9306      	str	r3, [sp, #24]
  (void)tmpreg;
34001568:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_FLEXRAM_MEM_CLK_SLEEP_ENABLE();
3400156a:	f7ff fe7d 	bl	34001268 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM1_MEM_CLK_SLEEP_ENABLE();
3400156e:	2080      	movs	r0, #128	@ 0x80
34001570:	f7ff fe7a 	bl	34001268 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM2_MEM_CLK_SLEEP_ENABLE();
34001574:	f44f 7080 	mov.w	r0, #256	@ 0x100
34001578:	f7ff fe76 	bl	34001268 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM3_MEM_CLK_SLEEP_ENABLE();
3400157c:	2001      	movs	r0, #1
3400157e:	f7ff fe73 	bl	34001268 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM4_MEM_CLK_SLEEP_ENABLE();
34001582:	4640      	mov	r0, r8
34001584:	f7ff fe70 	bl	34001268 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM5_MEM_CLK_SLEEP_ENABLE();
34001588:	4610      	mov	r0, r2
3400158a:	f7ff fe6d 	bl	34001268 <LL_MEM_EnableClockLowPower>
  __HAL_RCC_AXISRAM6_MEM_CLK_SLEEP_ENABLE();
3400158e:	2008      	movs	r0, #8
34001590:	f7ff fe6a 	bl	34001268 <LL_MEM_EnableClockLowPower>
  COM_InitTypeDef com_config = {
34001594:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  BSP_COM_Init(COM1, &com_config);
34001598:	4630      	mov	r0, r6
  COM_InitTypeDef com_config = {
3400159a:	e9cd 3608 	strd	r3, r6, [sp, #32]
3400159e:	960a      	str	r6, [sp, #40]	@ 0x28
340015a0:	f8ad 602c 	strh.w	r6, [sp, #44]	@ 0x2c
  BSP_COM_Init(COM1, &com_config);
340015a4:	f000 fc2e 	bl	34001e04 <BSP_COM_Init>
}
340015a8:	b00d      	add	sp, #52	@ 0x34
340015aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
340015ae:	bf00      	nop
340015b0:	e001e000 	.word	0xe001e000
340015b4:	56028000 	.word	0x56028000
340015b8:	e000ed00 	.word	0xe000ed00
340015bc:	52023100 	.word	0x52023100
340015c0:	52023180 	.word	0x52023180
340015c4:	52023200 	.word	0x52023200
340015c8:	52023280 	.word	0x52023280
340015cc:	3000000a 	.word	0x3000000a
340015d0:	30000005 	.word	0x30000005
340015d4:	2000001c 	.word	0x2000001c
340015d8:	2000001d 	.word	0x2000001d
340015dc:	30000006 	.word	0x30000006
340015e0:	30000007 	.word	0x30000007
340015e4:	30000008 	.word	0x30000008
340015e8:	10000018 	.word	0x10000018
340015ec:	56029000 	.word	0x56029000

340015f0 <enableTiming_Cyc>:
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
340015f0:	4a06      	ldr	r2, [pc, #24]	@ (3400160c <enableTiming_Cyc+0x1c>)
340015f2:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
340015f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
340015fa:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;  // Enable cycle counter
340015fe:	f5a2 425d 	sub.w	r2, r2, #56576	@ 0xdd00
34001602:	6813      	ldr	r3, [r2, #0]
34001604:	f043 0301 	orr.w	r3, r3, #1
34001608:	6013      	str	r3, [r2, #0]
}
3400160a:	4770      	bx	lr
3400160c:	e000ed00 	.word	0xe000ed00

34001610 <printVector_int8>:
void printVector_int8(const char* message, const int8_t* vec, size_t size) {
34001610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
34001612:	460e      	mov	r6, r1
    printf("%s\n\r", message);
34001614:	4601      	mov	r1, r0
34001616:	4808      	ldr	r0, [pc, #32]	@ (34001638 <printVector_int8+0x28>)
void printVector_int8(const char* message, const int8_t* vec, size_t size) {
34001618:	4615      	mov	r5, r2
    for (size_t i = 0; i < size; i++) {
3400161a:	2400      	movs	r4, #0
    printf("%s\n\r", message);
3400161c:	f00d f98e 	bl	3400e93c <iprintf>
        printf("%3d: %4d\n\r",i, vec[i]);
34001620:	4f06      	ldr	r7, [pc, #24]	@ (3400163c <printVector_int8+0x2c>)
    for (size_t i = 0; i < size; i++) {
34001622:	42ac      	cmp	r4, r5
34001624:	d100      	bne.n	34001628 <printVector_int8+0x18>
}
34001626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        printf("%3d: %4d\n\r",i, vec[i]);
34001628:	4621      	mov	r1, r4
3400162a:	5732      	ldrsb	r2, [r6, r4]
3400162c:	4638      	mov	r0, r7
3400162e:	f00d f985 	bl	3400e93c <iprintf>
    for (size_t i = 0; i < size; i++) {
34001632:	3401      	adds	r4, #1
34001634:	e7f5      	b.n	34001622 <printVector_int8+0x12>
34001636:	bf00      	nop
34001638:	34010cc5 	.word	0x34010cc5
3400163c:	34010cca 	.word	0x34010cca

34001640 <tiledFFT_test>:
int tiledFFT_test(void){
34001640:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    	in[i] = (int8_t)((i) % 256);  // Example input: cycles through -128 to 127
34001642:	4b0d      	ldr	r3, [pc, #52]	@ (34001678 <tiledFFT_test+0x38>)
    tiledDFT(in,outReal,outImag,N);
34001644:	4668      	mov	r0, sp
    	in[i] = (int8_t)((i) % 256);  // Example input: cycles through -128 to 127
34001646:	9300      	str	r3, [sp, #0]
34001648:	f103 3304 	add.w	r3, r3, #67372036	@ 0x4040404
3400164c:	9301      	str	r3, [sp, #4]
    tiledDFT(in,outReal,outImag,N);
3400164e:	2308      	movs	r3, #8
34001650:	aa04      	add	r2, sp, #16
34001652:	eb0d 0103 	add.w	r1, sp, r3
34001656:	f00c fa89 	bl	3400db6c <tiledDFT>
	printVector_int8("DFT Real:",outReal,N);
3400165a:	2208      	movs	r2, #8
3400165c:	4807      	ldr	r0, [pc, #28]	@ (3400167c <tiledFFT_test+0x3c>)
3400165e:	eb0d 0102 	add.w	r1, sp, r2
34001662:	f7ff ffd5 	bl	34001610 <printVector_int8>
	printVector_int8("DFT Imag:",outImag,N);
34001666:	4806      	ldr	r0, [pc, #24]	@ (34001680 <tiledFFT_test+0x40>)
34001668:	2208      	movs	r2, #8
3400166a:	a904      	add	r1, sp, #16
3400166c:	f7ff ffd0 	bl	34001610 <printVector_int8>
}
34001670:	b007      	add	sp, #28
34001672:	f85d fb04 	ldr.w	pc, [sp], #4
34001676:	bf00      	nop
34001678:	03020100 	.word	0x03020100
3400167c:	34010cd5 	.word	0x34010cd5
34001680:	34010cdf 	.word	0x34010cdf

34001684 <main>:
{
34001684:	b508      	push	{r3, lr}
	Hardware_init();
34001686:	f7ff fe7d 	bl	34001384 <Hardware_init>
	enableTiming_Cyc();
3400168a:	f7ff ffb1 	bl	340015f0 <enableTiming_Cyc>
	tiledFFT_test();
3400168e:	f7ff ffd7 	bl	34001640 <tiledFFT_test>
}
34001692:	2000      	movs	r0, #0
34001694:	bd08      	pop	{r3, pc}
	...

34001698 <_write>:
{
34001698:	b510      	push	{r4, lr}
3400169a:	4614      	mov	r4, r2
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t *)ptr, len, HAL_MAX_DELAY);
3400169c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
340016a0:	b292      	uxth	r2, r2
340016a2:	4802      	ldr	r0, [pc, #8]	@ (340016ac <_write+0x14>)
340016a4:	f009 f9d2 	bl	3400aa4c <HAL_UART_Transmit>
}
340016a8:	4620      	mov	r0, r4
340016aa:	bd10      	pop	{r4, pc}
340016ac:	34012e4c 	.word	0x34012e4c

340016b0 <IAC_IRQHandler>:
  while (1)
340016b0:	e7fe      	b.n	340016b0 <IAC_IRQHandler>
	...

340016b4 <HAL_CACHEAXI_MspInit>:

void HAL_CACHEAXI_MspInit(CACHEAXI_HandleTypeDef *hcacheaxi)
{
340016b4:	b507      	push	{r0, r1, r2, lr}
  WRITE_REG(RCC->AHB5ENSR, Periphs);
340016b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
  __HAL_RCC_CACHEAXIRAM_MEM_CLK_ENABLE();
340016ba:	f44f 6080 	mov.w	r0, #1024	@ 0x400
340016be:	f7ff fdc7 	bl	34001250 <LL_MEM_EnableClock>
340016c2:	4b08      	ldr	r3, [pc, #32]	@ (340016e4 <HAL_CACHEAXI_MspInit+0x30>)
340016c4:	f8c3 2a60 	str.w	r2, [r3, #2656]	@ 0xa60
  tmpreg = READ_REG(RCC->AHB5ENR);
340016c8:	f8d3 1260 	ldr.w	r1, [r3, #608]	@ 0x260
340016cc:	9101      	str	r1, [sp, #4]
  (void)tmpreg;
340016ce:	9901      	ldr	r1, [sp, #4]
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
340016d0:	f8c3 2a20 	str.w	r2, [r3, #2592]	@ 0xa20
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
340016d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
340016d8:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
  __HAL_RCC_CACHEAXI_CLK_ENABLE();
  __HAL_RCC_CACHEAXI_FORCE_RESET();
  __HAL_RCC_CACHEAXI_RELEASE_RESET();
}
340016dc:	b003      	add	sp, #12
340016de:	f85d fb04 	ldr.w	pc, [sp], #4
340016e2:	bf00      	nop
340016e4:	56028000 	.word	0x56028000

340016e8 <assert_failed>:
  */
void assert_failed(uint8_t* file, uint32_t line)
{
  UNUSED(file);
  UNUSED(line);
  __BKPT(0);
340016e8:	be00      	bkpt	0x0000
  while (1)
340016ea:	e7fe      	b.n	340016ea <assert_failed+0x2>

340016ec <mcu_cache_invalidate_range>:
  }  
  return 0;
}

int mcu_cache_invalidate_range(uint32_t start_addr, uint32_t end_addr) 
{
340016ec:	b530      	push	{r4, r5, lr}

#include "stm32n6xx_hal.h"

__STATIC_FORCEINLINE int mcu_cache_enabled(void) {
#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
   if (SCB->CCR & SCB_CCR_DC_Msk) return 1;  /* return `1` if DCache is enabled */
340016ee:	4d13      	ldr	r5, [pc, #76]	@ (3400173c <mcu_cache_invalidate_range+0x50>)
340016f0:	696b      	ldr	r3, [r5, #20]
340016f2:	03db      	lsls	r3, r3, #15
340016f4:	d51f      	bpl.n	34001736 <mcu_cache_invalidate_range+0x4a>
  if(mcu_cache_enabled()) {
    SCB_InvalidateDCache_by_Addr((volatile void *)start_addr, (int32_t)(end_addr - start_addr));
340016f6:	1a0a      	subs	r2, r1, r0
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) {
340016f8:	2a00      	cmp	r2, #0
340016fa:	dd1c      	ble.n	34001736 <mcu_cache_invalidate_range+0x4a>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
340016fc:	f000 031f 	and.w	r3, r0, #31
34001700:	441a      	add	r2, r3
  __ASM volatile ("dsb 0xF":::"memory");
34001702:	f3bf 8f4f 	dsb	sy

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
34001706:	1884      	adds	r4, r0, r2
34001708:	43c2      	mvns	r2, r0
3400170a:	1a1b      	subs	r3, r3, r0
3400170c:	440b      	add	r3, r1
3400170e:	4422      	add	r2, r4
34001710:	3b20      	subs	r3, #32
34001712:	0952      	lsrs	r2, r2, #5
34001714:	3320      	adds	r3, #32
34001716:	f102 0e01 	add.w	lr, r2, #1
3400171a:	bfd8      	it	le
3400171c:	f04f 0e01 	movle.w	lr, #1
34001720:	f04e e001 	dls	lr, lr
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
34001724:	f8c5 025c 	str.w	r0, [r5, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
34001728:	3020      	adds	r0, #32
      } while ( op_size > 0 );
3400172a:	f00f c805 	le	lr, 34001724 <mcu_cache_invalidate_range+0x38>
3400172e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
34001732:	f3bf 8f6f 	isb	sy
  }
  return 0;
}
34001736:	2000      	movs	r0, #0
34001738:	bd30      	pop	{r4, r5, pc}
3400173a:	bf00      	nop
3400173c:	e000ed00 	.word	0xe000ed00

34001740 <npu_cache_init>:

static CACHEAXI_HandleTypeDef hcacheaxi_s;

void npu_cache_init(void)
{
  hcacheaxi_s.Instance = CACHEAXI;
34001740:	4802      	ldr	r0, [pc, #8]	@ (3400174c <npu_cache_init+0xc>)
34001742:	4b03      	ldr	r3, [pc, #12]	@ (34001750 <npu_cache_init+0x10>)
34001744:	6003      	str	r3, [r0, #0]
  HAL_CACHEAXI_Init(&hcacheaxi_s);      // Side effect: cacheaxi should be enabled (but one should call npu_enable_cache to be sure)
34001746:	f001 b8ff 	b.w	34002948 <HAL_CACHEAXI_Init>
3400174a:	bf00      	nop
3400174c:	34012e40 	.word	0x34012e40
34001750:	580dfc00 	.word	0x580dfc00

34001754 <npu_cache_enable>:
}

void npu_cache_enable(void)
{
34001754:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status;
  // Enable is wrapped in a loop because most of times, the first call returns
  //    HAL_BUSY, resulting in a cache not enabled.
  do
  {
    status = HAL_CACHEAXI_Enable(&hcacheaxi_s);
34001756:	4c03      	ldr	r4, [pc, #12]	@ (34001764 <npu_cache_enable+0x10>)
34001758:	4620      	mov	r0, r4
3400175a:	f001 f8c1 	bl	340028e0 <HAL_CACHEAXI_Enable>
  } while (status == HAL_BUSY);
3400175e:	2802      	cmp	r0, #2
34001760:	d0fa      	beq.n	34001758 <npu_cache_enable+0x4>
}
34001762:	bd10      	pop	{r4, pc}
34001764:	34012e40 	.word	0x34012e40

34001768 <NMI_Handler>:
/**
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
34001768:	4770      	bx	lr

3400176a <HardFault_Handler>:
  * @retval None
  */
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
3400176a:	e7fe      	b.n	3400176a <HardFault_Handler>

3400176c <MemManage_Handler>:
  * @retval None
  */
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
3400176c:	e7fe      	b.n	3400176c <MemManage_Handler>

3400176e <BusFault_Handler>:
  * @retval None
  */
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
3400176e:	e7fe      	b.n	3400176e <BusFault_Handler>

34001770 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
34001770:	e7fe      	b.n	34001770 <UsageFault_Handler>

34001772 <SecureFault_Handler>:
  * @retval None
  */
void SecureFault_Handler(void)
{
  /* Go to infinite loop when Secure Fault exception occurs */
  while (1)
34001772:	e7fe      	b.n	34001772 <SecureFault_Handler>

34001774 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
34001774:	4770      	bx	lr

34001776 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
  while (1)
34001776:	e7fe      	b.n	34001776 <DebugMon_Handler>

34001778 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
  while (1)
34001778:	e7fe      	b.n	34001778 <PendSV_Handler>

3400177a <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
3400177a:	f000 bfcf 	b.w	3400271c <HAL_IncTick>

3400177e <CSI_IRQHandler>:
/*  Add here the Interrupt Handler for the used peripheral(s) (PPP), for the  */
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32n6xx.s).                                               */
/******************************************************************************/
void CSI_IRQHandler(void)
{
3400177e:	b508      	push	{r3, lr}
  DCMIPP_HandleTypeDef *hcamera_dcmipp = CMW_CAMERA_GetDCMIPPHandle();
34001780:	f00a fb30 	bl	3400bde4 <CMW_CAMERA_GetDCMIPPHandle>
  HAL_DCMIPP_CSI_IRQHandler(hcamera_dcmipp);
}
34001784:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DCMIPP_CSI_IRQHandler(hcamera_dcmipp);
34001788:	f001 bae0 	b.w	34002d4c <HAL_DCMIPP_CSI_IRQHandler>

3400178c <DCMIPP_IRQHandler>:

void DCMIPP_IRQHandler(void)
{
3400178c:	b508      	push	{r3, lr}
  DCMIPP_HandleTypeDef *hcamera_dcmipp = CMW_CAMERA_GetDCMIPPHandle();
3400178e:	f00a fb29 	bl	3400bde4 <CMW_CAMERA_GetDCMIPPHandle>
  HAL_DCMIPP_IRQHandler(hcamera_dcmipp);
34001792:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DCMIPP_IRQHandler(hcamera_dcmipp);
34001796:	f001 b9a3 	b.w	34002ae0 <HAL_DCMIPP_IRQHandler>

3400179a <_getpid>:
}

int _getpid(void)
{
  return 1;
}
3400179a:	2001      	movs	r0, #1
3400179c:	4770      	bx	lr

3400179e <_kill>:

int _kill(int pid, int sig)
{
3400179e:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
340017a0:	f00d fc68 	bl	3400f074 <__errno>
340017a4:	2316      	movs	r3, #22
340017a6:	6003      	str	r3, [r0, #0]
  return -1;
}
340017a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
340017ac:	bd08      	pop	{r3, pc}

340017ae <_exit>:

void _exit (int status)
{
340017ae:	b508      	push	{r3, lr}
  errno = EINVAL;
340017b0:	f00d fc60 	bl	3400f074 <__errno>
340017b4:	2316      	movs	r3, #22
340017b6:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
340017b8:	e7fe      	b.n	340017b8 <_exit+0xa>

340017ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
340017ba:	b570      	push	{r4, r5, r6, lr}
340017bc:	460d      	mov	r5, r1
340017be:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
340017c0:	460e      	mov	r6, r1
340017c2:	1b73      	subs	r3, r6, r5
340017c4:	429c      	cmp	r4, r3
340017c6:	dc01      	bgt.n	340017cc <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
340017c8:	4620      	mov	r0, r4
340017ca:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
340017cc:	f3af 8000 	nop.w
340017d0:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
340017d4:	e7f5      	b.n	340017c2 <_read+0x8>

340017d6 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
340017d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
340017da:	4770      	bx	lr

340017dc <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
340017dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
340017e0:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
340017e2:	604b      	str	r3, [r1, #4]
}
340017e4:	4770      	bx	lr

340017e6 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
340017e6:	2001      	movs	r0, #1
340017e8:	4770      	bx	lr

340017ea <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
340017ea:	2000      	movs	r0, #0
340017ec:	4770      	bx	lr

340017ee <MX25UM51245G_GetFlashInfo>:
  */
int32_t MX25UM51245G_GetFlashInfo(MX25UM51245G_Info_t *pInfo)
{
  /* Configure the structure with the memory configuration */
  pInfo->FlashSize              = MX25UM51245G_FLASH_SIZE;
  pInfo->EraseSectorSize        = MX25UM51245G_SECTOR_64K;
340017ee:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
340017f2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
340017f6:	e9c0 2300 	strd	r2, r3, [r0]
  pInfo->EraseSectorsNumber     = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SECTOR_64K);
  pInfo->EraseSubSectorSize     = MX25UM51245G_SUBSECTOR_4K;
340017fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
340017fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34001802:	e9c0 3202 	strd	r3, r2, [r0, #8]
  pInfo->EraseSubSectorNumber   = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
34001806:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
  pInfo->EraseSubSector1Size    = MX25UM51245G_SUBSECTOR_4K;
  pInfo->EraseSubSector1Number  = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
  pInfo->ProgPageSize           = MX25UM51245G_PAGE_SIZE;
  pInfo->ProgPagesNumber        = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_PAGE_SIZE);
3400180a:	f44f 7180 	mov.w	r1, #256	@ 0x100
  pInfo->EraseSubSector1Size    = MX25UM51245G_SUBSECTOR_4K;
3400180e:	e9c0 3204 	strd	r3, r2, [r0, #16]
  pInfo->EraseSubSector1Number  = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_SUBSECTOR_4K);
34001812:	6183      	str	r3, [r0, #24]
  pInfo->ProgPagesNumber        = (MX25UM51245G_FLASH_SIZE / MX25UM51245G_PAGE_SIZE);
34001814:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
34001818:	e9c0 1307 	strd	r1, r3, [r0, #28]

  return MX25UM51245G_OK;
};
3400181c:	2000      	movs	r0, #0
3400181e:	4770      	bx	lr

34001820 <MX25UM51245G_AutoPollingMemReady>:
  * @param  Rate Transfer rate
  * @retval error status
  */
int32_t MX25UM51245G_AutoPollingMemReady(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                         MX25UM51245G_Transfer_t Rate)
{
34001820:	b570      	push	{r4, r5, r6, lr}
34001822:	460d      	mov	r5, r1
34001824:	b098      	sub	sp, #96	@ 0x60
  XSPI_RegularCmdTypeDef  s_command = {0};
34001826:	2100      	movs	r1, #0
{
34001828:	4606      	mov	r6, r0
3400182a:	4614      	mov	r4, r2
  XSPI_RegularCmdTypeDef  s_command = {0};
3400182c:	a805      	add	r0, sp, #20
3400182e:	224c      	movs	r2, #76	@ 0x4c
34001830:	f00d f9cc 	bl	3400ebcc <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
34001834:	2214      	movs	r2, #20
34001836:	2100      	movs	r1, #0
34001838:	4668      	mov	r0, sp
3400183a:	f00d f9c7 	bl	3400ebcc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
3400183e:	b935      	cbnz	r5, 3400184e <MX25UM51245G_AutoPollingMemReady+0x2e>
  /* Configure automatic polling mode to wait for memory ready */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001840:	2301      	movs	r3, #1
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001842:	429c      	cmp	r4, r3
34001844:	d104      	bne.n	34001850 <MX25UM51245G_AutoPollingMemReady+0x30>
    return MX25UM51245G_ERROR;
34001846:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
3400184a:	b018      	add	sp, #96	@ 0x60
3400184c:	bd70      	pop	{r4, r5, r6, pc}
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
3400184e:	2304      	movs	r3, #4
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001850:	1e60      	subs	r0, r4, #1
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34001852:	9308      	str	r3, [sp, #32]
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001854:	4243      	negs	r3, r0
34001856:	4143      	adcs	r3, r0
34001858:	00da      	lsls	r2, r3, #3
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
3400185a:	920a      	str	r2, [sp, #40]	@ 0x28
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
3400185c:	2d00      	cmp	r5, #0
3400185e:	d03a      	beq.n	340018d6 <MX25UM51245G_AutoPollingMemReady+0xb6>
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34001860:	2210      	movs	r2, #16
34001862:	f240 51fa 	movw	r1, #1530	@ 0x5fa
34001866:	9209      	str	r2, [sp, #36]	@ 0x24
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
34001868:	f44f 6280 	mov.w	r2, #1024	@ 0x400
3400186c:	920c      	str	r2, [sp, #48]	@ 0x30
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
3400186e:	02da      	lsls	r2, r3, #11
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
34001870:	920e      	str	r2, [sp, #56]	@ 0x38
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34001872:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001876:	2d00      	cmp	r5, #0
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34001878:	920d      	str	r2, [sp, #52]	@ 0x34
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
3400187a:	bf14      	ite	ne
3400187c:	f04f 6280 	movne.w	r2, #67108864	@ 0x4000000
34001880:	f04f 7280 	moveq.w	r2, #16777216	@ 0x1000000
                                 : HAL_XSPI_DATA_DTR_DISABLE;
34001884:	ea4f 63c3 	mov.w	r3, r3, lsl #27
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34001888:	9107      	str	r1, [sp, #28]
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
3400188a:	9213      	str	r2, [sp, #76]	@ 0x4c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
3400188c:	9315      	str	r3, [sp, #84]	@ 0x54
                                 : ((Rate == MX25UM51245G_DTR_TRANSFER)
3400188e:	d02a      	beq.n	340018e6 <MX25UM51245G_AutoPollingMemReady+0xc6>
34001890:	2c01      	cmp	r4, #1
34001892:	d123      	bne.n	340018dc <MX25UM51245G_AutoPollingMemReady+0xbc>
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
34001894:	2305      	movs	r3, #5
34001896:	9316      	str	r3, [sp, #88]	@ 0x58
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001898:	2202      	movs	r2, #2
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
3400189a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
3400189e:	9317      	str	r3, [sp, #92]	@ 0x5c
  s_config.MatchMask     = MX25UM51245G_SR_WIP;
340018a0:	2301      	movs	r3, #1
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
340018a2:	2110      	movs	r1, #16
  s_config.MatchMask     = MX25UM51245G_SR_WIP;
340018a4:	9301      	str	r3, [sp, #4]
  s_config.AutomaticStop = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
340018a6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
340018aa:	9214      	str	r2, [sp, #80]	@ 0x50
340018ac:	e9cd 3103 	strd	r3, r1, [sp, #12]
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340018b0:	f241 3288 	movw	r2, #5000	@ 0x1388
340018b4:	4630      	mov	r0, r6
340018b6:	a905      	add	r1, sp, #20
340018b8:	f009 fcd2 	bl	3400b260 <HAL_XSPI_Command>
340018bc:	2800      	cmp	r0, #0
340018be:	d1c2      	bne.n	34001846 <MX25UM51245G_AutoPollingMemReady+0x26>
  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
340018c0:	f241 3288 	movw	r2, #5000	@ 0x1388
340018c4:	4669      	mov	r1, sp
340018c6:	4630      	mov	r0, r6
340018c8:	f009 fe7c 	bl	3400b5c4 <HAL_XSPI_AutoPolling>
340018cc:	3800      	subs	r0, #0
340018ce:	bf18      	it	ne
340018d0:	2001      	movne	r0, #1
340018d2:	4240      	negs	r0, r0
340018d4:	e7b9      	b.n	3400184a <MX25UM51245G_AutoPollingMemReady+0x2a>
340018d6:	2105      	movs	r1, #5
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
340018d8:	462a      	mov	r2, r5
340018da:	e7c7      	b.n	3400186c <MX25UM51245G_AutoPollingMemReady+0x4c>
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
340018dc:	2304      	movs	r3, #4
340018de:	9316      	str	r3, [sp, #88]	@ 0x58
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
340018e0:	2201      	movs	r2, #1
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
340018e2:	2300      	movs	r3, #0
340018e4:	e7db      	b.n	3400189e <MX25UM51245G_AutoPollingMemReady+0x7e>
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
340018e6:	2c01      	cmp	r4, #1
340018e8:	d1fa      	bne.n	340018e0 <MX25UM51245G_AutoPollingMemReady+0xc0>
340018ea:	e7d5      	b.n	34001898 <MX25UM51245G_AutoPollingMemReady+0x78>

340018ec <MX25UM51245G_EnableSTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @retval Memory status
  */
int32_t MX25UM51245G_EnableSTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                               MX25UM51245G_AddressSize_t AddressSize)
{
340018ec:	b570      	push	{r4, r5, r6, lr}
340018ee:	460c      	mov	r4, r1
340018f0:	b098      	sub	sp, #96	@ 0x60
  XSPI_RegularCmdTypeDef      s_command = {0};
340018f2:	2100      	movs	r1, #0
{
340018f4:	4606      	mov	r6, r0
340018f6:	4615      	mov	r5, r2
  XSPI_RegularCmdTypeDef      s_command = {0};
340018f8:	a805      	add	r0, sp, #20
340018fa:	224c      	movs	r2, #76	@ 0x4c
340018fc:	f00d f966 	bl	3400ebcc <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
34001900:	2210      	movs	r2, #16
34001902:	2100      	movs	r1, #0
34001904:	a801      	add	r0, sp, #4
34001906:	f00d f961 	bl	3400ebcc <memset>

  /* OPI mode and 3-bytes address size not supported by memory */
  if ((Mode == MX25UM51245G_OPI_MODE) && (AddressSize == MX25UM51245G_3BYTES_SIZE))
3400190a:	2c01      	cmp	r4, #1
3400190c:	d144      	bne.n	34001998 <MX25UM51245G_EnableSTRMemoryMappedMode+0xac>
3400190e:	b91d      	cbnz	r5, 34001918 <MX25UM51245G_EnableSTRMemoryMappedMode+0x2c>
  {
    return MX25UM51245G_ERROR;
34001910:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001914:	b018      	add	sp, #96	@ 0x60
34001916:	bd70      	pop	{r4, r5, r6, pc}
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
34001918:	9405      	str	r4, [sp, #20]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
3400191a:	2204      	movs	r2, #4
3400191c:	2310      	movs	r3, #16
3400191e:	e9cd 2308 	strd	r2, r3, [sp, #32]
34001922:	f64e 4213 	movw	r2, #60435	@ 0xec13
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34001926:	f44f 6380 	mov.w	r3, #1024	@ 0x400
                                 : HAL_XSPI_ADDRESS_32_BITS;
3400192a:	2d00      	cmp	r5, #0
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
3400192c:	930c      	str	r3, [sp, #48]	@ 0x30
                                 : HAL_XSPI_ADDRESS_32_BITS;
3400192e:	bf14      	ite	ne
34001930:	f44f 5340 	movne.w	r3, #12288	@ 0x3000
34001934:	f44f 5300 	moveq.w	r3, #8192	@ 0x2000
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001938:	2c00      	cmp	r4, #0
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
3400193a:	9207      	str	r2, [sp, #28]
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
3400193c:	bf0c      	ite	eq
3400193e:	f04f 7280 	moveq.w	r2, #16777216	@ 0x1000000
34001942:	f04f 6280 	movne.w	r2, #67108864	@ 0x4000000
  s_command.AddressWidth       = (AddressSize == MX25UM51245G_3BYTES_SIZE)
34001946:	930d      	str	r3, [sp, #52]	@ 0x34
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001948:	bf0c      	ite	eq
3400194a:	2308      	moveq	r3, #8
3400194c:	2306      	movne	r3, #6
3400194e:	9213      	str	r2, [sp, #76]	@ 0x4c
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001950:	4630      	mov	r0, r6
34001952:	f241 3288 	movw	r2, #5000	@ 0x1388
34001956:	a905      	add	r1, sp, #20
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE) ? DUMMY_CYCLES_READ : DUMMY_CYCLES_READ_OCTAL;
34001958:	9316      	str	r3, [sp, #88]	@ 0x58
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3400195a:	f009 fc81 	bl	3400b260 <HAL_XSPI_Command>
3400195e:	2800      	cmp	r0, #0
34001960:	d1d6      	bne.n	34001910 <MX25UM51245G_EnableSTRMemoryMappedMode+0x24>
  s_command.OperationType      = HAL_XSPI_OPTYPE_WRITE_CFG;
34001962:	2302      	movs	r3, #2
34001964:	9305      	str	r3, [sp, #20]
                                 : MX25UM51245G_OCTA_PAGE_PROG_CMD;
34001966:	bb1c      	cbnz	r4, 340019b0 <MX25UM51245G_EnableSTRMemoryMappedMode+0xc4>
34001968:	2d00      	cmp	r5, #0
3400196a:	bf18      	it	ne
3400196c:	2312      	movne	r3, #18
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
3400196e:	9307      	str	r3, [sp, #28]
  s_command.DummyCycles        = 0U;
34001970:	2300      	movs	r3, #0
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001972:	f241 3288 	movw	r2, #5000	@ 0x1388
34001976:	4630      	mov	r0, r6
34001978:	a905      	add	r1, sp, #20
  s_command.DummyCycles        = 0U;
3400197a:	9316      	str	r3, [sp, #88]	@ 0x58
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
3400197c:	f009 fc70 	bl	3400b260 <HAL_XSPI_Command>
34001980:	2800      	cmp	r0, #0
34001982:	d1c5      	bne.n	34001910 <MX25UM51245G_EnableSTRMemoryMappedMode+0x24>
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34001984:	9001      	str	r0, [sp, #4]
  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
34001986:	a901      	add	r1, sp, #4
34001988:	4630      	mov	r0, r6
3400198a:	f009 fe97 	bl	3400b6bc <HAL_XSPI_MemoryMapped>
3400198e:	3800      	subs	r0, #0
34001990:	bf18      	it	ne
34001992:	2001      	movne	r0, #1
34001994:	4240      	negs	r0, r0
34001996:	e7bd      	b.n	34001914 <MX25UM51245G_EnableSTRMemoryMappedMode+0x28>
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
34001998:	2301      	movs	r3, #1
3400199a:	9305      	str	r3, [sp, #20]
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
3400199c:	2c00      	cmp	r4, #0
3400199e:	d1bc      	bne.n	3400191a <MX25UM51245G_EnableSTRMemoryMappedMode+0x2e>
                                 : MX25UM51245G_OCTA_READ_CMD;
340019a0:	2d00      	cmp	r5, #0
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
340019a2:	9308      	str	r3, [sp, #32]
                                 : MX25UM51245G_OCTA_READ_CMD;
340019a4:	bf14      	ite	ne
340019a6:	220c      	movne	r2, #12
340019a8:	220b      	moveq	r2, #11
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
340019aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
340019ae:	e7bc      	b.n	3400192a <MX25UM51245G_EnableSTRMemoryMappedMode+0x3e>
                                 : MX25UM51245G_OCTA_PAGE_PROG_CMD;
340019b0:	f241 23ed 	movw	r3, #4845	@ 0x12ed
340019b4:	e7db      	b.n	3400196e <MX25UM51245G_EnableSTRMemoryMappedMode+0x82>

340019b6 <MX25UM51245G_EnableDTRMemoryMappedMode>:
  * @param  AddressSize Address size
  * @note   Only OPI mode support DTR transfer rate
  * @retval Memory status
  */
int32_t MX25UM51245G_EnableDTRMemoryMappedMode(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode)
{
340019b6:	b530      	push	{r4, r5, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Mode);

  XSPI_RegularCmdTypeDef      s_command = {0};
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
340019b8:	2510      	movs	r5, #16
{
340019ba:	b099      	sub	sp, #100	@ 0x64
340019bc:	4604      	mov	r4, r0
  XSPI_RegularCmdTypeDef      s_command = {0};
340019be:	223c      	movs	r2, #60	@ 0x3c
340019c0:	2100      	movs	r1, #0
340019c2:	a806      	add	r0, sp, #24
340019c4:	f00d f902 	bl	3400ebcc <memset>
  XSPI_MemoryMappedTypeDef s_mem_mapped_cfg = {0};
340019c8:	462a      	mov	r2, r5
340019ca:	2100      	movs	r1, #0
340019cc:	a801      	add	r0, sp, #4
340019ce:	f00d f8fd 	bl	3400ebcc <memset>

  /* Initialize the read command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_READ_CFG;
340019d2:	2301      	movs	r3, #1
340019d4:	9305      	str	r3, [sp, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
340019d6:	2304      	movs	r3, #4
340019d8:	9308      	str	r3, [sp, #32]
  s_command.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
340019da:	2308      	movs	r3, #8
  s_command.InstructionWidth   = HAL_XSPI_INSTRUCTION_16_BITS;
340019dc:	e9cd 5309 	strd	r5, r3, [sp, #36]	@ 0x24
  s_command.Instruction        = MX25UM51245G_OCTA_READ_DTR_CMD;
340019e0:	f64e 6311 	movw	r3, #60945	@ 0xee11
340019e4:	9307      	str	r3, [sp, #28]
  s_command.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
340019e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  s_command.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_ENABLE;
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
340019ea:	f44f 6e00 	mov.w	lr, #2048	@ 0x800
  s_command.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
340019ee:	930c      	str	r3, [sp, #48]	@ 0x30
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
340019f0:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
340019f4:	e9cd 3e0d 	strd	r3, lr, [sp, #52]	@ 0x34
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
  s_command.DataMode           = HAL_XSPI_DATA_8_LINES;
340019f8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_ENABLE;
  s_command.DummyCycles        = DUMMY_CYCLES_READ_OCTAL_DTR;
340019fc:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
  s_command.DataMode           = HAL_XSPI_DATA_8_LINES;
34001a00:	9313      	str	r3, [sp, #76]	@ 0x4c
  s_command.DummyCycles        = DUMMY_CYCLES_READ_OCTAL_DTR;
34001a02:	2306      	movs	r3, #6
34001a04:	e9cd 1315 	strd	r1, r3, [sp, #84]	@ 0x54
  s_command.DQSMode            = HAL_XSPI_DQS_ENABLE;
34001a08:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001a0c:	f241 3288 	movw	r2, #5000	@ 0x1388
34001a10:	4620      	mov	r0, r4
34001a12:	a905      	add	r1, sp, #20
  s_command.DQSMode            = HAL_XSPI_DQS_ENABLE;
34001a14:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001a16:	f009 fc23 	bl	3400b260 <HAL_XSPI_Command>
34001a1a:	b118      	cbz	r0, 34001a24 <MX25UM51245G_EnableDTRMemoryMappedMode+0x6e>
  {
    return MX25UM51245G_ERROR;
34001a1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001a20:	b019      	add	sp, #100	@ 0x64
34001a22:	bd30      	pop	{r4, r5, pc}
  s_command.OperationType = HAL_XSPI_OPTYPE_WRITE_CFG;
34001a24:	2302      	movs	r3, #2
34001a26:	9305      	str	r3, [sp, #20]
  s_command.Instruction   = MX25UM51245G_OCTA_PAGE_PROG_CMD;
34001a28:	f241 23ed 	movw	r3, #4845	@ 0x12ed
  s_command.DQSMode       = HAL_XSPI_DQS_DISABLE;
34001a2c:	e9cd 0016 	strd	r0, r0, [sp, #88]	@ 0x58
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001a30:	f241 3288 	movw	r2, #5000	@ 0x1388
34001a34:	4620      	mov	r0, r4
34001a36:	a905      	add	r1, sp, #20
  s_command.Instruction   = MX25UM51245G_OCTA_PAGE_PROG_CMD;
34001a38:	9307      	str	r3, [sp, #28]
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001a3a:	f009 fc11 	bl	3400b260 <HAL_XSPI_Command>
34001a3e:	2800      	cmp	r0, #0
34001a40:	d1ec      	bne.n	34001a1c <MX25UM51245G_EnableDTRMemoryMappedMode+0x66>
  s_mem_mapped_cfg.TimeOutActivation = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
34001a42:	9001      	str	r0, [sp, #4]
  if (HAL_XSPI_MemoryMapped(Ctx, &s_mem_mapped_cfg) != HAL_OK)
34001a44:	a901      	add	r1, sp, #4
34001a46:	4620      	mov	r0, r4
34001a48:	f009 fe38 	bl	3400b6bc <HAL_XSPI_MemoryMapped>
34001a4c:	3800      	subs	r0, #0
34001a4e:	bf18      	it	ne
34001a50:	2001      	movne	r0, #1
34001a52:	4240      	negs	r0, r0
34001a54:	e7e4      	b.n	34001a20 <MX25UM51245G_EnableDTRMemoryMappedMode+0x6a>

34001a56 <MX25UM51245G_WriteEnable>:
  * @param  Mode Interface mode
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_WriteEnable(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34001a56:	b5f0      	push	{r4, r5, r6, r7, lr}
34001a58:	460c      	mov	r4, r1
34001a5a:	b099      	sub	sp, #100	@ 0x64
  XSPI_RegularCmdTypeDef     s_command = {0};
34001a5c:	2100      	movs	r1, #0
{
34001a5e:	4606      	mov	r6, r0
34001a60:	4615      	mov	r5, r2
  XSPI_RegularCmdTypeDef     s_command = {0};
34001a62:	a805      	add	r0, sp, #20
34001a64:	224c      	movs	r2, #76	@ 0x4c
34001a66:	f00d f8b1 	bl	3400ebcc <memset>
  XSPI_AutoPollingTypeDef s_config = {0};
34001a6a:	2214      	movs	r2, #20
34001a6c:	2100      	movs	r1, #0
34001a6e:	4668      	mov	r0, sp
34001a70:	f00d f8ac 	bl	3400ebcc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001a74:	b934      	cbnz	r4, 34001a84 <MX25UM51245G_WriteEnable+0x2e>
  /* Initialize the write enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001a76:	2301      	movs	r3, #1
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001a78:	429d      	cmp	r5, r3
34001a7a:	d104      	bne.n	34001a86 <MX25UM51245G_WriteEnable+0x30>
    return MX25UM51245G_ERROR;
34001a7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001a80:	b019      	add	sp, #100	@ 0x64
34001a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001a84:	2304      	movs	r3, #4
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001a86:	f105 3cff 	add.w	ip, r5, #4294967295	@ 0xffffffff
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34001a8a:	9308      	str	r3, [sp, #32]
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001a8c:	f1dc 0300 	rsbs	r3, ip, #0
34001a90:	eb43 030c 	adc.w	r3, r3, ip
34001a94:	00db      	lsls	r3, r3, #3
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34001a96:	930a      	str	r3, [sp, #40]	@ 0x28
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34001a98:	2c00      	cmp	r4, #0
34001a9a:	d045      	beq.n	34001b28 <MX25UM51245G_WriteEnable+0xd2>
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34001a9c:	2310      	movs	r3, #16
34001a9e:	9309      	str	r3, [sp, #36]	@ 0x24
                                 : MX25UM51245G_OCTA_WRITE_ENABLE_CMD;
34001aa0:	f240 63f9 	movw	r3, #1785	@ 0x6f9
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001aa4:	f241 3288 	movw	r2, #5000	@ 0x1388
34001aa8:	4630      	mov	r0, r6
34001aaa:	a905      	add	r1, sp, #20
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34001aac:	9307      	str	r3, [sp, #28]
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001aae:	f009 fbd7 	bl	3400b260 <HAL_XSPI_Command>
34001ab2:	4603      	mov	r3, r0
34001ab4:	2800      	cmp	r0, #0
34001ab6:	d1e1      	bne.n	34001a7c <MX25UM51245G_WriteEnable+0x26>
                             : MX25UM51245G_OCTA_READ_STATUS_REG_CMD;
34001ab8:	2c00      	cmp	r4, #0
34001aba:	d037      	beq.n	34001b2c <MX25UM51245G_WriteEnable+0xd6>
                             : ((Rate == MX25UM51245G_DTR_TRANSFER)
34001abc:	2d01      	cmp	r5, #1
34001abe:	f240 5cfa 	movw	ip, #1530	@ 0x5fa
34001ac2:	d03d      	beq.n	34001b40 <MX25UM51245G_WriteEnable+0xea>
34001ac4:	4607      	mov	r7, r0
34001ac6:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
34001aca:	f44f 6480 	mov.w	r4, #1024	@ 0x400
34001ace:	2004      	movs	r0, #4
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001ad0:	2101      	movs	r1, #1
  s_command.DQSMode        = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34001ad2:	461a      	mov	r2, r3
  s_command.AddressMode    = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_NONE : HAL_XSPI_ADDRESS_8_LINES;
34001ad4:	940c      	str	r4, [sp, #48]	@ 0x30
  s_command.AddressWidth   = HAL_XSPI_ADDRESS_32_BITS;
34001ad6:	f44f 5440 	mov.w	r4, #12288	@ 0x3000
34001ada:	940d      	str	r4, [sp, #52]	@ 0x34
  s_command.Address        = 0U;
34001adc:	2400      	movs	r4, #0
  s_command.DummyCycles    = (Mode == MX25UM51245G_SPI_MODE)
34001ade:	e9cd 3015 	strd	r3, r0, [sp, #84]	@ 0x54
34001ae2:	9114      	str	r1, [sp, #80]	@ 0x50
  s_command.DQSMode        = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34001ae4:	9217      	str	r2, [sp, #92]	@ 0x5c
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001ae6:	4630      	mov	r0, r6
34001ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
34001aec:	a905      	add	r1, sp, #20
34001aee:	f8cd c01c 	str.w	ip, [sp, #28]
  s_command.AddressDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34001af2:	970e      	str	r7, [sp, #56]	@ 0x38
  s_command.Address        = 0U;
34001af4:	940b      	str	r4, [sp, #44]	@ 0x2c
  s_command.DataMode       = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001af6:	9513      	str	r5, [sp, #76]	@ 0x4c
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001af8:	f009 fbb2 	bl	3400b260 <HAL_XSPI_Command>
34001afc:	2800      	cmp	r0, #0
34001afe:	d1bd      	bne.n	34001a7c <MX25UM51245G_WriteEnable+0x26>
  s_config.MatchValue      = 2U;
34001b00:	2302      	movs	r3, #2
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
34001b02:	2210      	movs	r2, #16
  s_config.MatchMask       = 2U;
34001b04:	e9cd 3300 	strd	r3, r3, [sp]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
34001b08:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
  s_config.MatchMode       = HAL_XSPI_MATCH_MODE_AND;
34001b0c:	9002      	str	r0, [sp, #8]
  s_config.AutomaticStop   = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
34001b0e:	e9cd 3203 	strd	r3, r2, [sp, #12]
  if (HAL_XSPI_AutoPolling(Ctx, &s_config, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001b12:	4669      	mov	r1, sp
34001b14:	f241 3288 	movw	r2, #5000	@ 0x1388
34001b18:	4630      	mov	r0, r6
34001b1a:	f009 fd53 	bl	3400b5c4 <HAL_XSPI_AutoPolling>
34001b1e:	1b00      	subs	r0, r0, r4
34001b20:	bf18      	it	ne
34001b22:	2001      	movne	r0, #1
34001b24:	4240      	negs	r0, r0
34001b26:	e7ab      	b.n	34001a80 <MX25UM51245G_WriteEnable+0x2a>
                                 : MX25UM51245G_OCTA_WRITE_ENABLE_CMD;
34001b28:	2306      	movs	r3, #6
34001b2a:	e7bb      	b.n	34001aa4 <MX25UM51245G_WriteEnable+0x4e>
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001b2c:	2d01      	cmp	r5, #1
  s_command.Instruction    = (Mode == MX25UM51245G_SPI_MODE)
34001b2e:	f04f 0c05 	mov.w	ip, #5
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001b32:	d012      	beq.n	34001b5a <MX25UM51245G_WriteEnable+0x104>
34001b34:	4623      	mov	r3, r4
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
34001b36:	4627      	mov	r7, r4
  s_command.DataLength         = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001b38:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
34001b3c:	4620      	mov	r0, r4
34001b3e:	e7c7      	b.n	34001ad0 <MX25UM51245G_WriteEnable+0x7a>
34001b40:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
34001b44:	f44f 6700 	mov.w	r7, #2048	@ 0x800
34001b48:	f04f 6580 	mov.w	r5, #67108864	@ 0x4000000
34001b4c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
34001b50:	2005      	movs	r0, #5
34001b52:	2102      	movs	r1, #2
  s_command.DQSMode        = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34001b54:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
34001b58:	e7bc      	b.n	34001ad4 <MX25UM51245G_WriteEnable+0x7e>
34001b5a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
                             : HAL_XSPI_ADDRESS_DTR_DISABLE;
34001b5e:	f44f 6700 	mov.w	r7, #2048	@ 0x800
34001b62:	f04f 7580 	mov.w	r5, #16777216	@ 0x1000000
34001b66:	4620      	mov	r0, r4
34001b68:	e7f3      	b.n	34001b52 <MX25UM51245G_WriteEnable+0xfc>

34001b6a <MX25UM51245G_WriteCfg2Register>:
  * @param  Value Value to write to configuration register
  * @retval error status
  */
int32_t MX25UM51245G_WriteCfg2Register(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                       MX25UM51245G_Transfer_t Rate, uint32_t WriteAddr, uint8_t Value)
{
34001b6a:	b5f0      	push	{r4, r5, r6, r7, lr}
34001b6c:	460d      	mov	r5, r1
34001b6e:	b095      	sub	sp, #84	@ 0x54
34001b70:	4606      	mov	r6, r0
34001b72:	4614      	mov	r4, r2
  XSPI_RegularCmdTypeDef s_command = {0};
34001b74:	2100      	movs	r1, #0
34001b76:	224c      	movs	r2, #76	@ 0x4c
34001b78:	a801      	add	r0, sp, #4
{
34001b7a:	461f      	mov	r7, r3
  XSPI_RegularCmdTypeDef s_command = {0};
34001b7c:	f00d f826 	bl	3400ebcc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001b80:	b935      	cbnz	r5, 34001b90 <MX25UM51245G_WriteCfg2Register+0x26>
  /* Initialize the writing of configuration register 2 */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001b82:	2301      	movs	r3, #1
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001b84:	429c      	cmp	r4, r3
34001b86:	d104      	bne.n	34001b92 <MX25UM51245G_WriteCfg2Register+0x28>
    return MX25UM51245G_ERROR;
34001b88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001b8c:	b015      	add	sp, #84	@ 0x54
34001b8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001b90:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34001b92:	9304      	str	r3, [sp, #16]
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001b94:	1e63      	subs	r3, r4, #1
34001b96:	425a      	negs	r2, r3
34001b98:	415a      	adcs	r2, r3
34001b9a:	00d3      	lsls	r3, r2, #3
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34001b9c:	9306      	str	r3, [sp, #24]
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34001b9e:	2d00      	cmp	r5, #0
34001ba0:	d030      	beq.n	34001c04 <MX25UM51245G_WriteCfg2Register+0x9a>
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34001ba2:	2310      	movs	r3, #16
34001ba4:	f247 218d 	movw	r1, #29325	@ 0x728d
34001ba8:	9305      	str	r3, [sp, #20]
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34001baa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34001bae:	9308      	str	r3, [sp, #32]
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
34001bb0:	02d3      	lsls	r3, r2, #11
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
34001bb2:	930a      	str	r3, [sp, #40]	@ 0x28
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34001bb4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001bb8:	2d00      	cmp	r5, #0
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34001bba:	9309      	str	r3, [sp, #36]	@ 0x24
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001bbc:	bf14      	ite	ne
34001bbe:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
34001bc2:	f04f 7380 	moveq.w	r3, #16777216	@ 0x1000000
                                 : HAL_XSPI_DATA_DTR_DISABLE;
34001bc6:	ea4f 62c2 	mov.w	r2, r2, lsl #27
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34001bca:	9103      	str	r1, [sp, #12]
  s_command.Address            = WriteAddr;
34001bcc:	9707      	str	r7, [sp, #28]
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001bce:	930f      	str	r3, [sp, #60]	@ 0x3c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
34001bd0:	9211      	str	r2, [sp, #68]	@ 0x44
  s_command.DataLength             = (Mode == MX25UM51245G_SPI_MODE) ? 1U : ((Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U);
34001bd2:	d01b      	beq.n	34001c0c <MX25UM51245G_WriteCfg2Register+0xa2>
34001bd4:	2c01      	cmp	r4, #1
34001bd6:	bf0c      	ite	eq
34001bd8:	2302      	moveq	r3, #2
34001bda:	2301      	movne	r3, #1
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
34001be0:	4630      	mov	r0, r6
34001be2:	a901      	add	r1, sp, #4
  s_command.DataLength             = (Mode == MX25UM51245G_SPI_MODE) ? 1U : ((Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U);
34001be4:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001be6:	f009 fb3b 	bl	3400b260 <HAL_XSPI_Command>
34001bea:	2800      	cmp	r0, #0
34001bec:	d1cc      	bne.n	34001b88 <MX25UM51245G_WriteCfg2Register+0x1e>
  if (HAL_XSPI_Transmit(Ctx, &Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001bee:	f241 3288 	movw	r2, #5000	@ 0x1388
34001bf2:	4630      	mov	r0, r6
34001bf4:	a91a      	add	r1, sp, #104	@ 0x68
34001bf6:	f009 fc4b 	bl	3400b490 <HAL_XSPI_Transmit>
34001bfa:	3800      	subs	r0, #0
34001bfc:	bf18      	it	ne
34001bfe:	2001      	movne	r0, #1
34001c00:	4240      	negs	r0, r0
34001c02:	e7c3      	b.n	34001b8c <MX25UM51245G_WriteCfg2Register+0x22>
34001c04:	2172      	movs	r1, #114	@ 0x72
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34001c06:	f44f 7380 	mov.w	r3, #256	@ 0x100
34001c0a:	e7d0      	b.n	34001bae <MX25UM51245G_WriteCfg2Register+0x44>
  s_command.DataLength             = (Mode == MX25UM51245G_SPI_MODE) ? 1U : ((Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U);
34001c0c:	2301      	movs	r3, #1
34001c0e:	e7e5      	b.n	34001bdc <MX25UM51245G_WriteCfg2Register+0x72>

34001c10 <MX25UM51245G_ReadCfg2Register>:
  * @param  Value configuration register 2 value pointer
  * @retval error status
  */
int32_t MX25UM51245G_ReadCfg2Register(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode,
                                      MX25UM51245G_Transfer_t Rate, uint32_t ReadAddr, uint8_t *Value)
{
34001c10:	b5f0      	push	{r4, r5, r6, r7, lr}
34001c12:	460d      	mov	r5, r1
34001c14:	b095      	sub	sp, #84	@ 0x54
34001c16:	4606      	mov	r6, r0
34001c18:	4614      	mov	r4, r2
  XSPI_RegularCmdTypeDef s_command = {0};
34001c1a:	2100      	movs	r1, #0
34001c1c:	224c      	movs	r2, #76	@ 0x4c
34001c1e:	a801      	add	r0, sp, #4
{
34001c20:	461f      	mov	r7, r3
  XSPI_RegularCmdTypeDef s_command = {0};
34001c22:	f00c ffd3 	bl	3400ebcc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001c26:	b935      	cbnz	r5, 34001c36 <MX25UM51245G_ReadCfg2Register+0x26>
  /* Initialize the reading of status register */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001c28:	2301      	movs	r3, #1
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001c2a:	429c      	cmp	r4, r3
34001c2c:	d104      	bne.n	34001c38 <MX25UM51245G_ReadCfg2Register+0x28>
    return MX25UM51245G_ERROR;
34001c2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001c32:	b015      	add	sp, #84	@ 0x54
34001c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001c36:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34001c38:	9304      	str	r3, [sp, #16]
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001c3a:	1e63      	subs	r3, r4, #1
34001c3c:	425a      	negs	r2, r3
34001c3e:	415a      	adcs	r2, r3
34001c40:	00d3      	lsls	r3, r2, #3
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34001c42:	9306      	str	r3, [sp, #24]
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34001c44:	2d00      	cmp	r5, #0
34001c46:	d034      	beq.n	34001cb2 <MX25UM51245G_ReadCfg2Register+0xa2>
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34001c48:	2310      	movs	r3, #16
34001c4a:	f247 118e 	movw	r1, #29070	@ 0x718e
34001c4e:	9305      	str	r3, [sp, #20]
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34001c50:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34001c54:	9308      	str	r3, [sp, #32]
                                 : HAL_XSPI_ADDRESS_DTR_DISABLE;
34001c56:	02d3      	lsls	r3, r2, #11
  s_command.AddressDTRMode     = (Rate == MX25UM51245G_DTR_TRANSFER)
34001c58:	930a      	str	r3, [sp, #40]	@ 0x28
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34001c5a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001c5e:	2d00      	cmp	r5, #0
  s_command.AddressWidth       = HAL_XSPI_ADDRESS_32_BITS;
34001c60:	9309      	str	r3, [sp, #36]	@ 0x24
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001c62:	bf14      	ite	ne
34001c64:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
34001c68:	f04f 7380 	moveq.w	r3, #16777216	@ 0x1000000
                                 : HAL_XSPI_DATA_DTR_DISABLE;
34001c6c:	ea4f 62c2 	mov.w	r2, r2, lsl #27
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34001c70:	9103      	str	r1, [sp, #12]
  s_command.Address            = ReadAddr;
34001c72:	9707      	str	r7, [sp, #28]
  s_command.DataMode           = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
34001c74:	930f      	str	r3, [sp, #60]	@ 0x3c
  s_command.DataDTRMode        = (Rate == MX25UM51245G_DTR_TRANSFER)
34001c76:	9211      	str	r2, [sp, #68]	@ 0x44
                                 : ((Rate == MX25UM51245G_DTR_TRANSFER)
34001c78:	d024      	beq.n	34001cc4 <MX25UM51245G_ReadCfg2Register+0xb4>
34001c7a:	2c01      	cmp	r4, #1
34001c7c:	d11d      	bne.n	34001cba <MX25UM51245G_ReadCfg2Register+0xaa>
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
34001c7e:	2305      	movs	r3, #5
34001c80:	9312      	str	r3, [sp, #72]	@ 0x48
  s_command.DataLength             = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001c82:	2202      	movs	r2, #2
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34001c84:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
34001c88:	9210      	str	r2, [sp, #64]	@ 0x40
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001c8a:	4630      	mov	r0, r6
34001c8c:	f241 3288 	movw	r2, #5000	@ 0x1388
34001c90:	a901      	add	r1, sp, #4
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34001c92:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001c94:	f009 fae4 	bl	3400b260 <HAL_XSPI_Command>
34001c98:	2800      	cmp	r0, #0
34001c9a:	d1c8      	bne.n	34001c2e <MX25UM51245G_ReadCfg2Register+0x1e>
  if (HAL_XSPI_Receive(Ctx, Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001c9c:	f241 3288 	movw	r2, #5000	@ 0x1388
34001ca0:	4630      	mov	r0, r6
34001ca2:	991a      	ldr	r1, [sp, #104]	@ 0x68
34001ca4:	f009 fc38 	bl	3400b518 <HAL_XSPI_Receive>
34001ca8:	3800      	subs	r0, #0
34001caa:	bf18      	it	ne
34001cac:	2001      	movne	r0, #1
34001cae:	4240      	negs	r0, r0
34001cb0:	e7bf      	b.n	34001c32 <MX25UM51245G_ReadCfg2Register+0x22>
34001cb2:	2171      	movs	r1, #113	@ 0x71
  s_command.AddressMode        = (Mode == MX25UM51245G_SPI_MODE) ? HAL_XSPI_ADDRESS_1_LINE : HAL_XSPI_ADDRESS_8_LINES;
34001cb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
34001cb8:	e7cc      	b.n	34001c54 <MX25UM51245G_ReadCfg2Register+0x44>
  s_command.DummyCycles        = (Mode == MX25UM51245G_SPI_MODE)
34001cba:	2304      	movs	r3, #4
34001cbc:	9312      	str	r3, [sp, #72]	@ 0x48
  s_command.DataLength             = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001cbe:	2201      	movs	r2, #1
  s_command.DQSMode            = (Rate == MX25UM51245G_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
34001cc0:	2300      	movs	r3, #0
34001cc2:	e7e1      	b.n	34001c88 <MX25UM51245G_ReadCfg2Register+0x78>
  s_command.DataLength             = (Rate == MX25UM51245G_DTR_TRANSFER) ? 2U : 1U;
34001cc4:	2c01      	cmp	r4, #1
34001cc6:	d1fa      	bne.n	34001cbe <MX25UM51245G_ReadCfg2Register+0xae>
34001cc8:	e7db      	b.n	34001c82 <MX25UM51245G_ReadCfg2Register+0x72>

34001cca <MX25UM51245G_ResetEnable>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_ResetEnable(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34001cca:	b570      	push	{r4, r5, r6, lr}
34001ccc:	460d      	mov	r5, r1
34001cce:	b094      	sub	sp, #80	@ 0x50
34001cd0:	4606      	mov	r6, r0
34001cd2:	4614      	mov	r4, r2
  XSPI_RegularCmdTypeDef s_command = {0};
34001cd4:	2100      	movs	r1, #0
34001cd6:	224c      	movs	r2, #76	@ 0x4c
34001cd8:	a801      	add	r0, sp, #4
34001cda:	f00c ff77 	bl	3400ebcc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001cde:	b9d5      	cbnz	r5, 34001d16 <MX25UM51245G_ResetEnable+0x4c>
34001ce0:	2c01      	cmp	r4, #1
34001ce2:	d01c      	beq.n	34001d1e <MX25UM51245G_ResetEnable+0x54>
  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001ce4:	2301      	movs	r3, #1
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34001ce6:	9304      	str	r3, [sp, #16]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001ce8:	1e63      	subs	r3, r4, #1
34001cea:	425c      	negs	r4, r3
34001cec:	415c      	adcs	r4, r3
34001cee:	00e4      	lsls	r4, r4, #3
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34001cf0:	9406      	str	r4, [sp, #24]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34001cf2:	b195      	cbz	r5, 34001d1a <MX25UM51245G_ResetEnable+0x50>
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34001cf4:	2310      	movs	r3, #16
34001cf6:	9305      	str	r3, [sp, #20]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_RESET_ENABLE_CMD
                                 : MX25UM51245G_OCTA_RESET_ENABLE_CMD;
34001cf8:	f246 6399 	movw	r3, #26265	@ 0x6699
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001cfc:	f241 3288 	movw	r2, #5000	@ 0x1388
34001d00:	4630      	mov	r0, r6
34001d02:	a901      	add	r1, sp, #4
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34001d04:	9303      	str	r3, [sp, #12]
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001d06:	f009 faab 	bl	3400b260 <HAL_XSPI_Command>
34001d0a:	3800      	subs	r0, #0
34001d0c:	bf18      	it	ne
34001d0e:	2001      	movne	r0, #1
34001d10:	4240      	negs	r0, r0
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001d12:	b014      	add	sp, #80	@ 0x50
34001d14:	bd70      	pop	{r4, r5, r6, pc}
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001d16:	2304      	movs	r3, #4
34001d18:	e7e5      	b.n	34001ce6 <MX25UM51245G_ResetEnable+0x1c>
                                 : MX25UM51245G_OCTA_RESET_ENABLE_CMD;
34001d1a:	2366      	movs	r3, #102	@ 0x66
34001d1c:	e7ee      	b.n	34001cfc <MX25UM51245G_ResetEnable+0x32>
    return MX25UM51245G_ERROR;
34001d1e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34001d22:	e7f6      	b.n	34001d12 <MX25UM51245G_ResetEnable+0x48>

34001d24 <MX25UM51245G_ResetMemory>:
  * @param  Mode Interface select
  * @param  Rate Transfer rate STR or DTR
  * @retval error status
  */
int32_t MX25UM51245G_ResetMemory(XSPI_HandleTypeDef *Ctx, MX25UM51245G_Interface_t Mode, MX25UM51245G_Transfer_t Rate)
{
34001d24:	b570      	push	{r4, r5, r6, lr}
34001d26:	460d      	mov	r5, r1
34001d28:	b094      	sub	sp, #80	@ 0x50
34001d2a:	4606      	mov	r6, r0
34001d2c:	4614      	mov	r4, r2
  XSPI_RegularCmdTypeDef s_command = {0};
34001d2e:	2100      	movs	r1, #0
34001d30:	224c      	movs	r2, #76	@ 0x4c
34001d32:	a801      	add	r0, sp, #4
34001d34:	f00c ff4a 	bl	3400ebcc <memset>

  /* SPI mode and DTR transfer not supported by memory */
  if ((Mode == MX25UM51245G_SPI_MODE) && (Rate == MX25UM51245G_DTR_TRANSFER))
34001d38:	b9d5      	cbnz	r5, 34001d70 <MX25UM51245G_ResetMemory+0x4c>
34001d3a:	2c01      	cmp	r4, #1
34001d3c:	d01c      	beq.n	34001d78 <MX25UM51245G_ResetMemory+0x54>
  /* Initialize the reset enable command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001d3e:	2301      	movs	r3, #1
  s_command.InstructionMode    = (Mode == MX25UM51245G_SPI_MODE)
34001d40:	9304      	str	r3, [sp, #16]
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
34001d42:	1e63      	subs	r3, r4, #1
34001d44:	425c      	negs	r4, r3
34001d46:	415c      	adcs	r4, r3
34001d48:	00e4      	lsls	r4, r4, #3
  s_command.InstructionDTRMode = (Rate == MX25UM51245G_DTR_TRANSFER)
34001d4a:	9406      	str	r4, [sp, #24]
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
34001d4c:	b195      	cbz	r5, 34001d74 <MX25UM51245G_ResetMemory+0x50>
  s_command.InstructionWidth   = (Mode == MX25UM51245G_SPI_MODE)
34001d4e:	2310      	movs	r3, #16
34001d50:	9305      	str	r3, [sp, #20]
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
                                 ? MX25UM51245G_RESET_MEMORY_CMD
                                 : MX25UM51245G_OCTA_RESET_MEMORY_CMD;
34001d52:	f649 1366 	movw	r3, #39270	@ 0x9966
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode           = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Send the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001d56:	f241 3288 	movw	r2, #5000	@ 0x1388
34001d5a:	4630      	mov	r0, r6
34001d5c:	a901      	add	r1, sp, #4
  s_command.Instruction        = (Mode == MX25UM51245G_SPI_MODE)
34001d5e:	9303      	str	r3, [sp, #12]
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
34001d60:	f009 fa7e 	bl	3400b260 <HAL_XSPI_Command>
34001d64:	3800      	subs	r0, #0
34001d66:	bf18      	it	ne
34001d68:	2001      	movne	r0, #1
34001d6a:	4240      	negs	r0, r0
  {
    return MX25UM51245G_ERROR;
  }

  return MX25UM51245G_OK;
}
34001d6c:	b014      	add	sp, #80	@ 0x50
34001d6e:	bd70      	pop	{r4, r5, r6, pc}
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
34001d70:	2304      	movs	r3, #4
34001d72:	e7e5      	b.n	34001d40 <MX25UM51245G_ResetMemory+0x1c>
                                 : MX25UM51245G_OCTA_RESET_MEMORY_CMD;
34001d74:	2399      	movs	r3, #153	@ 0x99
34001d76:	e7ee      	b.n	34001d56 <MX25UM51245G_ResetMemory+0x32>
    return MX25UM51245G_ERROR;
34001d78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34001d7c:	e7f6      	b.n	34001d6c <MX25UM51245G_ResetMemory+0x48>
	...

34001d80 <LL_AHB4_GRP1_EnableClock>:
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34001d80:	4b04      	ldr	r3, [pc, #16]	@ (34001d94 <LL_AHB4_GRP1_EnableClock+0x14>)
{
34001d82:	b082      	sub	sp, #8
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34001d84:	f8c3 0a5c 	str.w	r0, [r3, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34001d88:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34001d8c:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
34001d8e:	9b01      	ldr	r3, [sp, #4]
}
34001d90:	b002      	add	sp, #8
34001d92:	4770      	bx	lr
34001d94:	56028000 	.word	0x56028000

34001d98 <BSP_SMPS_Init>:
  * @param Voltage configuration
  *          This parameter can be one of the following values:
  *            @arg  SMPS_VOLTAGE_NOMINAL
  *            @arg  SMPS_VOLTAGE_OVERDRIVE
  */
void BSP_SMPS_Init(SMPSVoltage_TypeDef Voltage){
34001d98:	b570      	push	{r4, r5, r6, lr}
34001d9a:	4604      	mov	r4, r0
34001d9c:	b086      	sub	sp, #24
  SMPS_GPIO_CLK_ENABLE();
34001d9e:	2002      	movs	r0, #2
34001da0:	f7ff ffee 	bl	34001d80 <LL_AHB4_GRP1_EnableClock>
  GPIO_InitTypeDef  gpio_init_structure = {0};
34001da4:	2300      	movs	r3, #0
  /* configure the external SMPS control pin */
  gpio_init_structure.Pin = SMPS_GPIO_PIN;
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
34001da6:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  GPIO_InitTypeDef  gpio_init_structure = {0};
34001daa:	9303      	str	r3, [sp, #12]
34001dac:	9305      	str	r3, [sp, #20]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
34001dae:	2301      	movs	r3, #1
34001db0:	e9cd 6301 	strd	r6, r3, [sp, #4]
  gpio_init_structure.Pull = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34001db4:	2303      	movs	r3, #3
  HAL_GPIO_Init(SMPS_GPIO_PORT, &gpio_init_structure);
34001db6:	4d06      	ldr	r5, [pc, #24]	@ (34001dd0 <BSP_SMPS_Init+0x38>)
34001db8:	a901      	add	r1, sp, #4
34001dba:	4628      	mov	r0, r5
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
34001dbc:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(SMPS_GPIO_PORT, &gpio_init_structure);
34001dbe:	f001 fb9f 	bl	34003500 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(SMPS_GPIO_PORT, SMPS_GPIO_PIN, (GPIO_PinState) Voltage);
34001dc2:	4622      	mov	r2, r4
34001dc4:	4631      	mov	r1, r6
34001dc6:	4628      	mov	r0, r5
34001dc8:	f001 fdb2 	bl	34003930 <HAL_GPIO_WritePin>
}
34001dcc:	b006      	add	sp, #24
34001dce:	bd70      	pop	{r4, r5, r6, pc}
34001dd0:	56020400 	.word	0x56020400

34001dd4 <MX_USART1_Init>:
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
  /* USART configuration */
  huart->Instance            = COM_UART[COM1];
34001dd4:	4a0a      	ldr	r2, [pc, #40]	@ (34001e00 <MX_USART1_Init+0x2c>)
34001dd6:	6812      	ldr	r2, [r2, #0]
34001dd8:	6002      	str	r2, [r0, #0]
  huart->Init.BaudRate       = COM_Init->BaudRate;
34001dda:	680a      	ldr	r2, [r1, #0]
34001ddc:	6042      	str	r2, [r0, #4]
  huart->Init.Mode           = UART_MODE_TX_RX;
34001dde:	220c      	movs	r2, #12
34001de0:	6142      	str	r2, [r0, #20]
  huart->Init.Parity         = (uint32_t)COM_Init->Parity;
34001de2:	894a      	ldrh	r2, [r1, #10]
34001de4:	6102      	str	r2, [r0, #16]
  huart->Init.WordLength     = (uint32_t)COM_Init->WordLength;
34001de6:	684a      	ldr	r2, [r1, #4]
34001de8:	6082      	str	r2, [r0, #8]
  huart->Init.StopBits       = (uint32_t)COM_Init->StopBits;
34001dea:	890a      	ldrh	r2, [r1, #8]
34001dec:	60c2      	str	r2, [r0, #12]
  huart->Init.HwFlowCtl      = (uint32_t)COM_Init->HwFlowCtl;
34001dee:	898a      	ldrh	r2, [r1, #12]
34001df0:	6182      	str	r2, [r0, #24]
  huart->Init.OverSampling   = UART_OVERSAMPLING_8;
34001df2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34001df6:	61c2      	str	r2, [r0, #28]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
34001df8:	2200      	movs	r2, #0
34001dfa:	6242      	str	r2, [r0, #36]	@ 0x24
  return HAL_UART_Init(huart);
34001dfc:	f008 bed8 	b.w	3400abb0 <HAL_UART_Init>
34001e00:	34012c08 	.word	0x34012c08

34001e04 <BSP_COM_Init>:
{
34001e04:	b570      	push	{r4, r5, r6, lr}
34001e06:	4604      	mov	r4, r0
  if (COM_Init == NULL)
34001e08:	460d      	mov	r5, r1
{
34001e0a:	b086      	sub	sp, #24
  if (COM_Init == NULL)
34001e0c:	2900      	cmp	r1, #0
34001e0e:	d034      	beq.n	34001e7a <BSP_COM_Init+0x76>
    hcom_uart[COM].Instance = COM_UART[COM];
34001e10:	4b1d      	ldr	r3, [pc, #116]	@ (34001e88 <BSP_COM_Init+0x84>)
34001e12:	491e      	ldr	r1, [pc, #120]	@ (34001e8c <BSP_COM_Init+0x88>)
34001e14:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
34001e18:	2394      	movs	r3, #148	@ 0x94
34001e1a:	4343      	muls	r3, r0
34001e1c:	50ca      	str	r2, [r1, r3]
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF};
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF};
  COM_TypeDef      COM;

  /* Get COM according instance */
  if (huart->Instance == COM1_UART)
34001e1e:	4b1c      	ldr	r3, [pc, #112]	@ (34001e90 <BSP_COM_Init+0x8c>)
34001e20:	429a      	cmp	r2, r3
34001e22:	d121      	bne.n	34001e68 <BSP_COM_Init+0x64>
  WRITE_REG(RCC->APB2ENSR, Periphs);
34001e24:	2210      	movs	r2, #16
  {
    COM = COM1;
    /* Enable COM and GPIO clocks */
    COM1_TX_GPIO_CLK_ENABLE();
34001e26:	2010      	movs	r0, #16
34001e28:	f7ff ffaa 	bl	34001d80 <LL_AHB4_GRP1_EnableClock>
    COM1_RX_GPIO_CLK_ENABLE();
34001e2c:	2008      	movs	r0, #8
34001e2e:	f7ff ffa7 	bl	34001d80 <LL_AHB4_GRP1_EnableClock>
34001e32:	4b18      	ldr	r3, [pc, #96]	@ (34001e94 <BSP_COM_Init+0x90>)
  /* Configure COM Tx as alternate function */
  GPIO_Init.Pin       = COM_TX_PIN[COM];
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
  GPIO_Init.Pull      = GPIO_PULLUP;
  GPIO_Init.Alternate = COM_TX_AF[COM];
34001e34:	2607      	movs	r6, #7
34001e36:	f8c3 2a6c 	str.w	r2, [r3, #2668]	@ 0xa6c
  tmpreg = READ_REG(RCC->APB2ENR);
34001e3a:	f8d3 326c 	ldr.w	r3, [r3, #620]	@ 0x26c
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
34001e3e:	2220      	movs	r2, #32
34001e40:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
34001e42:	9b00      	ldr	r3, [sp, #0]
34001e44:	2302      	movs	r3, #2
34001e46:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
34001e4a:	9304      	str	r3, [sp, #16]
  GPIO_Init.Pull      = GPIO_PULLUP;
34001e4c:	2301      	movs	r3, #1
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
34001e4e:	4812      	ldr	r0, [pc, #72]	@ (34001e98 <BSP_COM_Init+0x94>)
34001e50:	a901      	add	r1, sp, #4
  GPIO_Init.Pull      = GPIO_PULLUP;
34001e52:	9303      	str	r3, [sp, #12]
  GPIO_Init.Alternate = COM_TX_AF[COM];
34001e54:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
34001e56:	f001 fb53 	bl	34003500 <HAL_GPIO_Init>

  /* Configure COM Rx as alternate function */
  GPIO_Init.Pin       = COM_RX_PIN[COM];
34001e5a:	2340      	movs	r3, #64	@ 0x40
  GPIO_Init.Alternate = COM_RX_AF[COM];
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
34001e5c:	480f      	ldr	r0, [pc, #60]	@ (34001e9c <BSP_COM_Init+0x98>)
34001e5e:	a901      	add	r1, sp, #4
  GPIO_Init.Pin       = COM_RX_PIN[COM];
34001e60:	9301      	str	r3, [sp, #4]
  GPIO_Init.Alternate = COM_RX_AF[COM];
34001e62:	9605      	str	r6, [sp, #20]
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
34001e64:	f001 fb4c 	bl	34003500 <HAL_GPIO_Init>
      if (COM == COM1)
34001e68:	b924      	cbnz	r4, 34001e74 <BSP_COM_Init+0x70>
        if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
34001e6a:	4629      	mov	r1, r5
34001e6c:	4807      	ldr	r0, [pc, #28]	@ (34001e8c <BSP_COM_Init+0x88>)
34001e6e:	f7ff ffb1 	bl	34001dd4 <MX_USART1_Init>
34001e72:	b928      	cbnz	r0, 34001e80 <BSP_COM_Init+0x7c>
  int32_t status = BSP_ERROR_NONE;
34001e74:	2000      	movs	r0, #0
}
34001e76:	b006      	add	sp, #24
34001e78:	bd70      	pop	{r4, r5, r6, pc}
    status = BSP_ERROR_WRONG_PARAM;
34001e7a:	f06f 0001 	mvn.w	r0, #1
34001e7e:	e7fa      	b.n	34001e76 <BSP_COM_Init+0x72>
          status = BSP_ERROR_PERIPH_FAILURE;
34001e80:	f06f 0003 	mvn.w	r0, #3
  return status;
34001e84:	e7f7      	b.n	34001e76 <BSP_COM_Init+0x72>
34001e86:	bf00      	nop
34001e88:	34012c08 	.word	0x34012c08
34001e8c:	34012e4c 	.word	0x34012e4c
34001e90:	52001000 	.word	0x52001000
34001e94:	56028000 	.word	0x56028000
34001e98:	56021000 	.word	0x56021000
34001e9c:	56020c00 	.word	0x56020c00

34001ea0 <LL_AHB4_GRP1_EnableClock>:
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34001ea0:	4b04      	ldr	r3, [pc, #16]	@ (34001eb4 <LL_AHB4_GRP1_EnableClock+0x14>)
{
34001ea2:	b082      	sub	sp, #8
  WRITE_REG(RCC->AHB4ENSR, Periphs);
34001ea4:	f8c3 0a5c 	str.w	r0, [r3, #2652]	@ 0xa5c
  tmpreg = READ_REG(RCC->AHB4ENR);
34001ea8:	f8d3 325c 	ldr.w	r3, [r3, #604]	@ 0x25c
34001eac:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
34001eae:	9b01      	ldr	r3, [sp, #4]
}
34001eb0:	b002      	add	sp, #8
34001eb2:	4770      	bx	lr
34001eb4:	56028000 	.word	0x56028000

34001eb8 <XSPI_NOR_EnterSOPIMode.constprop.0>:
/**
  * @brief  This function enables the octal STR mode of the memory.
  * @param  Instance  XSPI instance
  * @retval BSP status
  */
static int32_t XSPI_NOR_EnterSOPIMode(uint32_t Instance)
34001eb8:	b530      	push	{r4, r5, lr}
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001eba:	4c20      	ldr	r4, [pc, #128]	@ (34001f3c <XSPI_NOR_EnterSOPIMode.constprop.0+0x84>)
static int32_t XSPI_NOR_EnterSOPIMode(uint32_t Instance)
34001ebc:	b085      	sub	sp, #20
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001ebe:	78a2      	ldrb	r2, [r4, #2]
34001ec0:	7861      	ldrb	r1, [r4, #1]
34001ec2:	481f      	ldr	r0, [pc, #124]	@ (34001f40 <XSPI_NOR_EnterSOPIMode.constprop.0+0x88>)
34001ec4:	f7ff fdc7 	bl	34001a56 <MX25UM51245G_WriteEnable>
34001ec8:	b118      	cbz	r0, 34001ed2 <XSPI_NOR_EnterSOPIMode.constprop.0+0x1a>
                                    Xspi_Nor_Ctx[Instance].TransferRate) != MX25UM51245G_OK)
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
34001eca:	f06f 0004 	mvn.w	r0, #4
    }
  }

  /* Return BSP status */
  return ret;
}
34001ece:	b005      	add	sp, #20
34001ed0:	bd30      	pop	{r4, r5, pc}
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001ed2:	9000      	str	r0, [sp, #0]
34001ed4:	f44f 7340 	mov.w	r3, #768	@ 0x300
34001ed8:	78a2      	ldrb	r2, [r4, #2]
34001eda:	7861      	ldrb	r1, [r4, #1]
34001edc:	4818      	ldr	r0, [pc, #96]	@ (34001f40 <XSPI_NOR_EnterSOPIMode.constprop.0+0x88>)
34001ede:	f7ff fe44 	bl	34001b6a <MX25UM51245G_WriteCfg2Register>
34001ee2:	2800      	cmp	r0, #0
34001ee4:	d1f1      	bne.n	34001eca <XSPI_NOR_EnterSOPIMode.constprop.0+0x12>
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001ee6:	78a2      	ldrb	r2, [r4, #2]
34001ee8:	7861      	ldrb	r1, [r4, #1]
34001eea:	4815      	ldr	r0, [pc, #84]	@ (34001f40 <XSPI_NOR_EnterSOPIMode.constprop.0+0x88>)
34001eec:	f7ff fdb3 	bl	34001a56 <MX25UM51245G_WriteEnable>
34001ef0:	4603      	mov	r3, r0
34001ef2:	2800      	cmp	r0, #0
34001ef4:	d1e9      	bne.n	34001eca <XSPI_NOR_EnterSOPIMode.constprop.0+0x12>
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001ef6:	2501      	movs	r5, #1
34001ef8:	9500      	str	r5, [sp, #0]
34001efa:	78a2      	ldrb	r2, [r4, #2]
34001efc:	7861      	ldrb	r1, [r4, #1]
34001efe:	4810      	ldr	r0, [pc, #64]	@ (34001f40 <XSPI_NOR_EnterSOPIMode.constprop.0+0x88>)
34001f00:	f7ff fe33 	bl	34001b6a <MX25UM51245G_WriteCfg2Register>
34001f04:	4604      	mov	r4, r0
34001f06:	2800      	cmp	r0, #0
34001f08:	d1df      	bne.n	34001eca <XSPI_NOR_EnterSOPIMode.constprop.0+0x12>
    HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
34001f0a:	2028      	movs	r0, #40	@ 0x28
34001f0c:	f000 fc18 	bl	34002740 <HAL_Delay>
    if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34001f10:	4622      	mov	r2, r4
34001f12:	4629      	mov	r1, r5
34001f14:	480a      	ldr	r0, [pc, #40]	@ (34001f40 <XSPI_NOR_EnterSOPIMode.constprop.0+0x88>)
34001f16:	f7ff fc83 	bl	34001820 <MX25UM51245G_AutoPollingMemReady>
34001f1a:	4603      	mov	r3, r0
34001f1c:	2800      	cmp	r0, #0
34001f1e:	d1d4      	bne.n	34001eca <XSPI_NOR_EnterSOPIMode.constprop.0+0x12>
    else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE, BSP_XSPI_NOR_STR_TRANSFER,
34001f20:	aa03      	add	r2, sp, #12
34001f22:	9200      	str	r2, [sp, #0]
34001f24:	4629      	mov	r1, r5
34001f26:	4602      	mov	r2, r0
34001f28:	4805      	ldr	r0, [pc, #20]	@ (34001f40 <XSPI_NOR_EnterSOPIMode.constprop.0+0x88>)
34001f2a:	f7ff fe71 	bl	34001c10 <MX25UM51245G_ReadCfg2Register>
34001f2e:	2800      	cmp	r0, #0
34001f30:	d1cb      	bne.n	34001eca <XSPI_NOR_EnterSOPIMode.constprop.0+0x12>
    else if (reg[0] != MX25UM51245G_CR2_SOPI)
34001f32:	f89d 300c 	ldrb.w	r3, [sp, #12]
34001f36:	42ab      	cmp	r3, r5
34001f38:	d0c9      	beq.n	34001ece <XSPI_NOR_EnterSOPIMode.constprop.0+0x16>
34001f3a:	e7c6      	b.n	34001eca <XSPI_NOR_EnterSOPIMode.constprop.0+0x12>
34001f3c:	34012f74 	.word	0x34012f74
34001f40:	34012f78 	.word	0x34012f78

34001f44 <XSPI_NOR_EnterDOPIMode.constprop.0>:
static int32_t XSPI_NOR_EnterDOPIMode(uint32_t Instance)
34001f44:	b530      	push	{r4, r5, lr}
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001f46:	4d27      	ldr	r5, [pc, #156]	@ (34001fe4 <XSPI_NOR_EnterDOPIMode.constprop.0+0xa0>)
34001f48:	4c27      	ldr	r4, [pc, #156]	@ (34001fe8 <XSPI_NOR_EnterDOPIMode.constprop.0+0xa4>)
static int32_t XSPI_NOR_EnterDOPIMode(uint32_t Instance)
34001f4a:	b085      	sub	sp, #20
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001f4c:	4620      	mov	r0, r4
34001f4e:	78aa      	ldrb	r2, [r5, #2]
34001f50:	7869      	ldrb	r1, [r5, #1]
34001f52:	f7ff fd80 	bl	34001a56 <MX25UM51245G_WriteEnable>
34001f56:	b118      	cbz	r0, 34001f60 <XSPI_NOR_EnterDOPIMode.constprop.0+0x1c>
    ret = BSP_ERROR_COMPONENT_FAILURE;
34001f58:	f06f 0004 	mvn.w	r0, #4
}
34001f5c:	b005      	add	sp, #20
34001f5e:	bd30      	pop	{r4, r5, pc}
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001f60:	9000      	str	r0, [sp, #0]
34001f62:	f44f 7340 	mov.w	r3, #768	@ 0x300
34001f66:	4620      	mov	r0, r4
34001f68:	78aa      	ldrb	r2, [r5, #2]
34001f6a:	7869      	ldrb	r1, [r5, #1]
34001f6c:	f7ff fdfd 	bl	34001b6a <MX25UM51245G_WriteCfg2Register>
34001f70:	2800      	cmp	r0, #0
34001f72:	d1f1      	bne.n	34001f58 <XSPI_NOR_EnterDOPIMode.constprop.0+0x14>
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001f74:	4620      	mov	r0, r4
34001f76:	78aa      	ldrb	r2, [r5, #2]
34001f78:	7869      	ldrb	r1, [r5, #1]
34001f7a:	f7ff fd6c 	bl	34001a56 <MX25UM51245G_WriteEnable>
34001f7e:	4603      	mov	r3, r0
34001f80:	2800      	cmp	r0, #0
34001f82:	d1e9      	bne.n	34001f58 <XSPI_NOR_EnterDOPIMode.constprop.0+0x14>
  else if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34001f84:	2202      	movs	r2, #2
34001f86:	9200      	str	r2, [sp, #0]
34001f88:	4620      	mov	r0, r4
34001f8a:	78aa      	ldrb	r2, [r5, #2]
34001f8c:	7869      	ldrb	r1, [r5, #1]
34001f8e:	f7ff fdec 	bl	34001b6a <MX25UM51245G_WriteCfg2Register>
34001f92:	2800      	cmp	r0, #0
34001f94:	d1e0      	bne.n	34001f58 <XSPI_NOR_EnterDOPIMode.constprop.0+0x14>
    HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
34001f96:	2028      	movs	r0, #40	@ 0x28
34001f98:	f000 fbd2 	bl	34002740 <HAL_Delay>
    hxspi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
34001f9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
34001fa0:	60e3      	str	r3, [r4, #12]
    hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
34001fa2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
    if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
34001fa6:	4620      	mov	r0, r4
    hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
34001fa8:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
34001faa:	f009 f81b 	bl	3400afe4 <HAL_XSPI_Init>
34001fae:	b9a8      	cbnz	r0, 34001fdc <XSPI_NOR_EnterDOPIMode.constprop.0+0x98>
    else if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34001fb0:	2201      	movs	r2, #1
34001fb2:	4620      	mov	r0, r4
34001fb4:	4611      	mov	r1, r2
34001fb6:	f7ff fc33 	bl	34001820 <MX25UM51245G_AutoPollingMemReady>
34001fba:	4603      	mov	r3, r0
34001fbc:	2800      	cmp	r0, #0
34001fbe:	d1cb      	bne.n	34001f58 <XSPI_NOR_EnterDOPIMode.constprop.0+0x14>
    else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE, BSP_XSPI_NOR_DTR_TRANSFER,
34001fc0:	aa03      	add	r2, sp, #12
34001fc2:	9200      	str	r2, [sp, #0]
34001fc4:	2201      	movs	r2, #1
34001fc6:	4620      	mov	r0, r4
34001fc8:	4611      	mov	r1, r2
34001fca:	f7ff fe21 	bl	34001c10 <MX25UM51245G_ReadCfg2Register>
34001fce:	2800      	cmp	r0, #0
34001fd0:	d1c2      	bne.n	34001f58 <XSPI_NOR_EnterDOPIMode.constprop.0+0x14>
    else if (reg[0] != MX25UM51245G_CR2_DOPI)
34001fd2:	f89d 300c 	ldrb.w	r3, [sp, #12]
34001fd6:	2b02      	cmp	r3, #2
34001fd8:	d0c0      	beq.n	34001f5c <XSPI_NOR_EnterDOPIMode.constprop.0+0x18>
34001fda:	e7bd      	b.n	34001f58 <XSPI_NOR_EnterDOPIMode.constprop.0+0x14>
      ret = BSP_ERROR_PERIPH_FAILURE;
34001fdc:	f06f 0003 	mvn.w	r0, #3
  return ret;
34001fe0:	e7bc      	b.n	34001f5c <XSPI_NOR_EnterDOPIMode.constprop.0+0x18>
34001fe2:	bf00      	nop
34001fe4:	34012f74 	.word	0x34012f74
34001fe8:	34012f78 	.word	0x34012f78

34001fec <MX_XSPI_NOR_Init>:
  hxspi->Init.FifoThresholdByte       = 4;
34001fec:	2304      	movs	r3, #4
34001fee:	4a0e      	ldr	r2, [pc, #56]	@ (34002028 <MX_XSPI_NOR_Init+0x3c>)
34001ff0:	e9c0 2300 	strd	r2, r3, [r0]
  hxspi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
34001ff4:	680a      	ldr	r2, [r1, #0]
  hxspi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
34001ff6:	2300      	movs	r3, #0
  hxspi->Init.MemorySize              = Init->MemorySize; /* 512 MBits */
34001ff8:	6102      	str	r2, [r0, #16]
  hxspi->Init.ChipSelectHighTimeCycle = 2;
34001ffa:	2202      	movs	r2, #2
  hxspi->Init.FreeRunningClock        = HAL_XSPI_FREERUNCLK_DISABLE;
34001ffc:	e9c0 2305 	strd	r2, r3, [r0, #20]
  hxspi->Init.ClockPrescaler          = Init->ClockPrescaler;
34002000:	684a      	ldr	r2, [r1, #4]
  hxspi->Init.WrapSize                = HAL_XSPI_WRAP_NOT_SUPPORTED;
34002002:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hxspi->Init.ClockPrescaler          = Init->ClockPrescaler;
34002006:	6242      	str	r2, [r0, #36]	@ 0x24
  hxspi->Init.SampleShifting          = Init->SampleShifting;
34002008:	688a      	ldr	r2, [r1, #8]
  hxspi->Init.MemoryMode              = HAL_XSPI_SINGLE_MEM;
3400200a:	6083      	str	r3, [r0, #8]
  hxspi->Init.SampleShifting          = Init->SampleShifting;
3400200c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (Init->TransferRate == (uint32_t) BSP_XSPI_NOR_DTR_TRANSFER)
3400200e:	68ca      	ldr	r2, [r1, #12]
  hxspi->Init.ChipSelectBoundary      = 0;
34002010:	6303      	str	r3, [r0, #48]	@ 0x30
  if (Init->TransferRate == (uint32_t) BSP_XSPI_NOR_DTR_TRANSFER)
34002012:	2a01      	cmp	r2, #1
34002014:	bf12      	itee	ne
34002016:	461a      	movne	r2, r3
34002018:	f04f 7380 	moveq.w	r3, #16777216	@ 0x1000000
3400201c:	f04f 5280 	moveq.w	r2, #268435456	@ 0x10000000
    hxspi->Init.MemoryType            = HAL_XSPI_MEMTYPE_MACRONIX;
34002020:	60c3      	str	r3, [r0, #12]
    hxspi->Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
34002022:	62c2      	str	r2, [r0, #44]	@ 0x2c
  return HAL_XSPI_Init(hxspi);
34002024:	f008 bfde 	b.w	3400afe4 <HAL_XSPI_Init>
34002028:	5802a000 	.word	0x5802a000

3400202c <BSP_XSPI_NOR_EnableMemoryMappedMode>:
{
3400202c:	b510      	push	{r4, lr}
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
3400202e:	b998      	cbnz	r0, 34002058 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x2c>
      if (MX25UM51245G_EnableMemoryMappedModeSTR(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002030:	4c0b      	ldr	r4, [pc, #44]	@ (34002060 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x34>)
    if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
34002032:	78a3      	ldrb	r3, [r4, #2]
      if (MX25UM51245G_EnableMemoryMappedModeSTR(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002034:	7861      	ldrb	r1, [r4, #1]
    if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
34002036:	b95b      	cbnz	r3, 34002050 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x24>
      if (MX25UM51245G_EnableMemoryMappedModeSTR(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002038:	2201      	movs	r2, #1
3400203a:	480a      	ldr	r0, [pc, #40]	@ (34002064 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x38>)
3400203c:	f7ff fc56 	bl	340018ec <MX25UM51245G_EnableSTRMemoryMappedMode>
34002040:	b110      	cbz	r0, 34002048 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x1c>
        ret = BSP_ERROR_COMPONENT_FAILURE;
34002042:	f06f 0004 	mvn.w	r0, #4
}
34002046:	bd10      	pop	{r4, pc}
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_MMP;
34002048:	2302      	movs	r3, #2
  int32_t ret = BSP_ERROR_NONE;
3400204a:	2000      	movs	r0, #0
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_MMP;
3400204c:	7023      	strb	r3, [r4, #0]
3400204e:	e7fa      	b.n	34002046 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x1a>
      if (MX25UM51245G_EnableMemoryMappedModeDTR(&hxspi_nor[Instance],
34002050:	4804      	ldr	r0, [pc, #16]	@ (34002064 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x38>)
34002052:	f7ff fcb0 	bl	340019b6 <MX25UM51245G_EnableDTRMemoryMappedMode>
34002056:	e7f3      	b.n	34002040 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x14>
    ret = BSP_ERROR_WRONG_PARAM;
34002058:	f06f 0001 	mvn.w	r0, #1
  return ret;
3400205c:	e7f3      	b.n	34002046 <BSP_XSPI_NOR_EnableMemoryMappedMode+0x1a>
3400205e:	bf00      	nop
34002060:	34012f74 	.word	0x34012f74
34002064:	34012f78 	.word	0x34012f78

34002068 <BSP_XSPI_NOR_ConfigFlash>:
{
34002068:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
3400206c:	460d      	mov	r5, r1
3400206e:	4616      	mov	r6, r2
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34002070:	2800      	cmp	r0, #0
34002072:	d15d      	bne.n	34002130 <BSP_XSPI_NOR_ConfigFlash+0xc8>
    if (Xspi_Nor_Ctx[Instance].IsInitialized == XSPI_ACCESS_MMP)
34002074:	4c31      	ldr	r4, [pc, #196]	@ (3400213c <BSP_XSPI_NOR_ConfigFlash+0xd4>)
34002076:	7823      	ldrb	r3, [r4, #0]
34002078:	2b02      	cmp	r3, #2
3400207a:	d05c      	beq.n	34002136 <BSP_XSPI_NOR_ConfigFlash+0xce>
      switch (Xspi_Nor_Ctx[Instance].InterfaceMode)
3400207c:	7863      	ldrb	r3, [r4, #1]
3400207e:	2b01      	cmp	r3, #1
34002080:	d14d      	bne.n	3400211e <BSP_XSPI_NOR_ConfigFlash+0xb6>
          if ((Mode != BSP_XSPI_NOR_OPI_MODE) || (Rate != Xspi_Nor_Ctx[Instance].TransferRate))
34002082:	2901      	cmp	r1, #1
34002084:	78a2      	ldrb	r2, [r4, #2]
34002086:	d109      	bne.n	3400209c <BSP_XSPI_NOR_ConfigFlash+0x34>
34002088:	4296      	cmp	r6, r2
3400208a:	d107      	bne.n	3400209c <BSP_XSPI_NOR_ConfigFlash+0x34>
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;
3400208c:	2301      	movs	r3, #1
        Xspi_Nor_Ctx[Instance].TransferRate  = Rate;
3400208e:	2000      	movs	r0, #0
        Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;
34002090:	7023      	strb	r3, [r4, #0]
        Xspi_Nor_Ctx[Instance].InterfaceMode = Mode;
34002092:	7065      	strb	r5, [r4, #1]
        Xspi_Nor_Ctx[Instance].TransferRate  = Rate;
34002094:	70a6      	strb	r6, [r4, #2]
}
34002096:	b004      	add	sp, #16
34002098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
  {
    ret = BSP_ERROR_WRONG_PARAM;
  }
  /* Enable write operations */
  else if (MX25UM51245G_WriteEnable(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
3400209c:	4f28      	ldr	r7, [pc, #160]	@ (34002140 <BSP_XSPI_NOR_ConfigFlash+0xd8>)
3400209e:	2101      	movs	r1, #1
340020a0:	4638      	mov	r0, r7
340020a2:	f7ff fcd8 	bl	34001a56 <MX25UM51245G_WriteEnable>
340020a6:	4603      	mov	r3, r0
340020a8:	b9b0      	cbnz	r0, 340020d8 <BSP_XSPI_NOR_ConfigFlash+0x70>
  else
  {
    /* Write Configuration register 2 (with SPI protocol) */
    reg[0] = 0;
    reg[1] = 0;
    if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340020aa:	9000      	str	r0, [sp, #0]
    reg[0] = 0;
340020ac:	f8ad 000c 	strh.w	r0, [sp, #12]
    if (MX25UM51245G_WriteCfg2Register(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
340020b0:	78a2      	ldrb	r2, [r4, #2]
340020b2:	4638      	mov	r0, r7
340020b4:	7861      	ldrb	r1, [r4, #1]
340020b6:	f7ff fd58 	bl	34001b6a <MX25UM51245G_WriteCfg2Register>
340020ba:	4680      	mov	r8, r0
340020bc:	b960      	cbnz	r0, 340020d8 <BSP_XSPI_NOR_ConfigFlash+0x70>
      ret = BSP_ERROR_COMPONENT_FAILURE;
    }
    else
    {
      /* Wait that the configuration is effective and check that memory is ready */
      HAL_Delay(MX25UM51245G_WRITE_REG_MAX_TIME);
340020be:	2028      	movs	r0, #40	@ 0x28
340020c0:	f000 fb3e 	bl	34002740 <HAL_Delay>

      if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_DTR_TRANSFER)
340020c4:	78a3      	ldrb	r3, [r4, #2]
340020c6:	2b01      	cmp	r3, #1
340020c8:	d009      	beq.n	340020de <BSP_XSPI_NOR_ConfigFlash+0x76>
      }

      if (ret == BSP_ERROR_NONE)
      {
        /* Check Flash busy ? */
        if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
340020ca:	2200      	movs	r2, #0
340020cc:	481c      	ldr	r0, [pc, #112]	@ (34002140 <BSP_XSPI_NOR_ConfigFlash+0xd8>)
340020ce:	4611      	mov	r1, r2
340020d0:	f7ff fba6 	bl	34001820 <MX25UM51245G_AutoPollingMemReady>
340020d4:	4603      	mov	r3, r0
340020d6:	b170      	cbz	r0, 340020f6 <BSP_XSPI_NOR_ConfigFlash+0x8e>
            ret = XSPI_NOR_ExitOPIMode(Instance);
340020d8:	f06f 0004 	mvn.w	r0, #4
340020dc:	e7db      	b.n	34002096 <BSP_XSPI_NOR_ConfigFlash+0x2e>
        if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
340020de:	4638      	mov	r0, r7
        hxspi_nor[Instance].Init.MemoryType            = HAL_XSPI_MEMTYPE_MICRON;
340020e0:	f8c7 800c 	str.w	r8, [r7, #12]
        hxspi_nor[Instance].Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_DISABLE;
340020e4:	f8c7 802c 	str.w	r8, [r7, #44]	@ 0x2c
        if (HAL_XSPI_Init(&hxspi_nor[Instance]) != HAL_OK)
340020e8:	f008 ff7c 	bl	3400afe4 <HAL_XSPI_Init>
340020ec:	2800      	cmp	r0, #0
340020ee:	d0ec      	beq.n	340020ca <BSP_XSPI_NOR_ConfigFlash+0x62>
            ret = XSPI_NOR_ExitOPIMode(Instance);
340020f0:	f06f 0003 	mvn.w	r0, #3
340020f4:	e7cf      	b.n	34002096 <BSP_XSPI_NOR_ConfigFlash+0x2e>
                                             BSP_XSPI_NOR_STR_TRANSFER) != MX25UM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
        }
        /* Check the configuration has been correctly done */
        else if (MX25UM51245G_ReadCfg2Register(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE, BSP_XSPI_NOR_STR_TRANSFER,
340020f6:	aa03      	add	r2, sp, #12
340020f8:	4601      	mov	r1, r0
340020fa:	9200      	str	r2, [sp, #0]
340020fc:	4602      	mov	r2, r0
340020fe:	4810      	ldr	r0, [pc, #64]	@ (34002140 <BSP_XSPI_NOR_ConfigFlash+0xd8>)
34002100:	f7ff fd86 	bl	34001c10 <MX25UM51245G_ReadCfg2Register>
34002104:	2800      	cmp	r0, #0
34002106:	d1e7      	bne.n	340020d8 <BSP_XSPI_NOR_ConfigFlash+0x70>
                                               MX25UM51245G_CR2_REG1_ADDR, reg) != MX25UM51245G_OK)
        {
          ret = BSP_ERROR_COMPONENT_FAILURE;
        }
        else if (reg[0] != 0U)
34002108:	f89d 300c 	ldrb.w	r3, [sp, #12]
3400210c:	2b00      	cmp	r3, #0
3400210e:	d1e3      	bne.n	340020d8 <BSP_XSPI_NOR_ConfigFlash+0x70>
            if ((ret == BSP_ERROR_NONE) && (Mode == BSP_XSPI_NOR_OPI_MODE))
34002110:	2d01      	cmp	r5, #1
34002112:	d1bb      	bne.n	3400208c <BSP_XSPI_NOR_ConfigFlash+0x24>
              if (Xspi_Nor_Ctx[Instance].TransferRate == BSP_XSPI_NOR_STR_TRANSFER)
34002114:	78a3      	ldrb	r3, [r4, #2]
34002116:	b933      	cbnz	r3, 34002126 <BSP_XSPI_NOR_ConfigFlash+0xbe>
              ret = XSPI_NOR_EnterDOPIMode(Instance);
34002118:	f7ff ff14 	bl	34001f44 <XSPI_NOR_EnterDOPIMode.constprop.0>
3400211c:	e005      	b.n	3400212a <BSP_XSPI_NOR_ConfigFlash+0xc2>
          if (Mode == BSP_XSPI_NOR_OPI_MODE)
3400211e:	2901      	cmp	r1, #1
34002120:	d1b4      	bne.n	3400208c <BSP_XSPI_NOR_ConfigFlash+0x24>
            if (Rate == BSP_XSPI_NOR_STR_TRANSFER)
34002122:	2a00      	cmp	r2, #0
34002124:	d1f8      	bne.n	34002118 <BSP_XSPI_NOR_ConfigFlash+0xb0>
              ret = XSPI_NOR_EnterSOPIMode(Instance);
34002126:	f7ff fec7 	bl	34001eb8 <XSPI_NOR_EnterSOPIMode.constprop.0>
      if (ret == BSP_ERROR_NONE)
3400212a:	2800      	cmp	r0, #0
3400212c:	d1b3      	bne.n	34002096 <BSP_XSPI_NOR_ConfigFlash+0x2e>
3400212e:	e7ad      	b.n	3400208c <BSP_XSPI_NOR_ConfigFlash+0x24>
    ret = BSP_ERROR_WRONG_PARAM;
34002130:	f06f 0001 	mvn.w	r0, #1
34002134:	e7af      	b.n	34002096 <BSP_XSPI_NOR_ConfigFlash+0x2e>
      ret = BSP_ERROR_XSPI_MMP_LOCK_FAILURE;
34002136:	f06f 0019 	mvn.w	r0, #25
  return ret;
3400213a:	e7ac      	b.n	34002096 <BSP_XSPI_NOR_ConfigFlash+0x2e>
3400213c:	34012f74 	.word	0x34012f74
34002140:	34012f78 	.word	0x34012f78

34002144 <BSP_XSPI_NOR_Init>:
{
34002144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
34002148:	4689      	mov	r9, r1
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
3400214a:	4604      	mov	r4, r0
3400214c:	4e86      	ldr	r6, [pc, #536]	@ (34002368 <BSP_XSPI_NOR_Init+0x224>)
{
3400214e:	b08f      	sub	sp, #60	@ 0x3c
  if (Instance >= XSPI_NOR_INSTANCES_NUMBER)
34002150:	2800      	cmp	r0, #0
34002152:	f040 8102 	bne.w	3400235a <BSP_XSPI_NOR_Init+0x216>
    if (Xspi_Nor_Ctx[Instance].IsInitialized == XSPI_ACCESS_NONE)
34002156:	f8df 8220 	ldr.w	r8, [pc, #544]	@ 34002378 <BSP_XSPI_NOR_Init+0x234>
3400215a:	f898 3000 	ldrb.w	r3, [r8]
3400215e:	b153      	cbz	r3, 34002176 <BSP_XSPI_NOR_Init+0x32>
      ret = BSP_ERROR_NONE;
34002160:	2500      	movs	r5, #0
  HAL_XSPI_SetClockPrescaler(&hxspi_nor[Instance], 0);
34002162:	2064      	movs	r0, #100	@ 0x64
34002164:	2100      	movs	r1, #0
34002166:	fb00 6004 	mla	r0, r0, r4, r6
3400216a:	f009 fb15 	bl	3400b798 <HAL_XSPI_SetClockPrescaler>
}
3400216e:	4628      	mov	r0, r5
34002170:	b00f      	add	sp, #60	@ 0x3c
34002172:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  WRITE_REG(RCC->AHB5ENSR, Periphs);
34002176:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
3400217a:	4f7c      	ldr	r7, [pc, #496]	@ (3400236c <BSP_XSPI_NOR_Init+0x228>)
  __HAL_RCC_PWR_CLK_ENABLE();
3400217c:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
34002180:	f8c7 5a60 	str.w	r5, [r7, #2656]	@ 0xa60
  tmpreg = READ_REG(RCC->AHB5ENR);
34002184:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
34002188:	f04f 0b03 	mov.w	fp, #3
3400218c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
3400218e:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
34002190:	f7ff fe86 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  HAL_PWREx_EnableVddIO3();
34002194:	f002 f870 	bl	34004278 <HAL_PWREx_EnableVddIO3>
  HAL_PWREx_ConfigVddIORange(PWR_VDDIO3, PWR_VDDIO_RANGE_1V8);
34002198:	2101      	movs	r1, #1
3400219a:	2002      	movs	r0, #2
3400219c:	f002 f826 	bl	340041ec <HAL_PWREx_ConfigVddIORange>
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
340021a0:	4b73      	ldr	r3, [pc, #460]	@ (34002370 <BSP_XSPI_NOR_Init+0x22c>)
  XSPI_CLK_GPIO_CLK_ENABLE();
340021a2:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
  WRITE_REG(RCC->AHB5RSTSR, Periphs);
340021a6:	f8c7 5a20 	str.w	r5, [r7, #2592]	@ 0xa20
  WRITE_REG(RCC->AHB5RSTCR, Periphs);
340021aa:	f8c3 5220 	str.w	r5, [r3, #544]	@ 0x220
340021ae:	f7ff fe77 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  GPIO_InitStruct.Alternate = XSPI_CS_PIN_AF;
340021b2:	2509      	movs	r5, #9
  XSPI_DQS_GPIO_CLK_ENABLE();
340021b4:	f7ff fe74 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
340021b8:	2701      	movs	r7, #1
  XSPI_CS_GPIO_CLK_ENABLE();
340021ba:	f7ff fe71 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D0_GPIO_CLK_ENABLE();
340021be:	f7ff fe6f 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D1_GPIO_CLK_ENABLE();
340021c2:	f7ff fe6d 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D2_GPIO_CLK_ENABLE();
340021c6:	f7ff fe6b 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D3_GPIO_CLK_ENABLE();
340021ca:	f7ff fe69 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D4_GPIO_CLK_ENABLE();
340021ce:	f7ff fe67 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D5_GPIO_CLK_ENABLE();
340021d2:	f7ff fe65 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D6_GPIO_CLK_ENABLE();
340021d6:	f7ff fe63 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  XSPI_D7_GPIO_CLK_ENABLE();
340021da:	f7ff fe61 	bl	34001ea0 <LL_AHB4_GRP1_EnableClock>
  GPIO_InitStruct.Pin       = XSPI_CS_PIN;
340021de:	2302      	movs	r3, #2
  HAL_GPIO_Init(XSPI_CS_GPIO_PORT, &GPIO_InitStruct);
340021e0:	4864      	ldr	r0, [pc, #400]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
340021e2:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
340021e4:	e9cd 3305 	strd	r3, r3, [sp, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
340021e8:	e9cd 7b07 	strd	r7, fp, [sp, #28]
  GPIO_InitStruct.Alternate = XSPI_CS_PIN_AF;
340021ec:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_CS_GPIO_PORT, &GPIO_InitStruct);
340021ee:	f001 f987 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_CLK_PIN;
340021f2:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(XSPI_CLK_GPIO_PORT, &GPIO_InitStruct);
340021f4:	485f      	ldr	r0, [pc, #380]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
340021f6:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_CLK_PIN;
340021f8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
340021fa:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Alternate = XSPI_CLK_PIN_AF;
340021fc:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_CLK_GPIO_PORT, &GPIO_InitStruct);
340021fe:	f001 f97f 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D0_PIN;
34002202:	2304      	movs	r3, #4
  HAL_GPIO_Init(XSPI_D0_GPIO_PORT, &GPIO_InitStruct);
34002204:	485b      	ldr	r0, [pc, #364]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002206:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D0_PIN;
34002208:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D0_PIN_AF;
3400220a:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D0_GPIO_PORT, &GPIO_InitStruct);
3400220c:	f001 f978 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D1_PIN;
34002210:	2308      	movs	r3, #8
  HAL_GPIO_Init(XSPI_D1_GPIO_PORT, &GPIO_InitStruct);
34002212:	4858      	ldr	r0, [pc, #352]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002214:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D1_PIN;
34002216:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D1_PIN_AF;
34002218:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D1_GPIO_PORT, &GPIO_InitStruct);
3400221a:	f001 f971 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D2_PIN;
3400221e:	2310      	movs	r3, #16
  GPIO_InitStruct.Pin       = XSPI_D3_PIN;
34002220:	f04f 0a20 	mov.w	sl, #32
  HAL_GPIO_Init(XSPI_D2_GPIO_PORT, &GPIO_InitStruct);
34002224:	4853      	ldr	r0, [pc, #332]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002226:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D2_PIN;
34002228:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D2_PIN_AF;
3400222a:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D2_GPIO_PORT, &GPIO_InitStruct);
3400222c:	f001 f968 	bl	34003500 <HAL_GPIO_Init>
  HAL_GPIO_Init(XSPI_D3_GPIO_PORT, &GPIO_InitStruct);
34002230:	4850      	ldr	r0, [pc, #320]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002232:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D3_PIN;
34002234:	f8cd a014 	str.w	sl, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D3_PIN_AF;
34002238:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D3_GPIO_PORT, &GPIO_InitStruct);
3400223a:	f001 f961 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D4_PIN;
3400223e:	f44f 7380 	mov.w	r3, #256	@ 0x100
  HAL_GPIO_Init(XSPI_D4_GPIO_PORT, &GPIO_InitStruct);
34002242:	484c      	ldr	r0, [pc, #304]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002244:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D4_PIN;
34002246:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D4_PIN_AF;
34002248:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D4_GPIO_PORT, &GPIO_InitStruct);
3400224a:	f001 f959 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D5_PIN;
3400224e:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(XSPI_D5_GPIO_PORT, &GPIO_InitStruct);
34002252:	4848      	ldr	r0, [pc, #288]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002254:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D5_PIN;
34002256:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D5_PIN_AF;
34002258:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D5_GPIO_PORT, &GPIO_InitStruct);
3400225a:	f001 f951 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D6_PIN;
3400225e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
  HAL_GPIO_Init(XSPI_D6_GPIO_PORT, &GPIO_InitStruct);
34002262:	4844      	ldr	r0, [pc, #272]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002264:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D6_PIN;
34002266:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D6_PIN_AF;
34002268:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D6_GPIO_PORT, &GPIO_InitStruct);
3400226a:	f001 f949 	bl	34003500 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = XSPI_D7_PIN;
3400226e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  HAL_GPIO_Init(XSPI_D7_GPIO_PORT, &GPIO_InitStruct);
34002272:	4840      	ldr	r0, [pc, #256]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002274:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_D7_PIN;
34002276:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_D7_PIN_AF;
34002278:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_D7_GPIO_PORT, &GPIO_InitStruct);
3400227a:	f001 f941 	bl	34003500 <HAL_GPIO_Init>
  HAL_GPIO_Init(XSPI_DQS_GPIO_PORT, &GPIO_InitStruct);
3400227e:	483d      	ldr	r0, [pc, #244]	@ (34002374 <BSP_XSPI_NOR_Init+0x230>)
34002280:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin       = XSPI_DQS_PIN;
34002282:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Alternate = XSPI_DQS_PIN_AF;
34002284:	9509      	str	r5, [sp, #36]	@ 0x24
  HAL_GPIO_Init(XSPI_DQS_GPIO_PORT, &GPIO_InitStruct);
34002286:	f001 f93b 	bl	34003500 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(XSPI1_IRQn, 0x0F, 0);
3400228a:	4622      	mov	r2, r4
3400228c:	210f      	movs	r1, #15
3400228e:	20aa      	movs	r0, #170	@ 0xaa
34002290:	f000 fb9c 	bl	340029cc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(XSPI1_IRQn);
34002294:	20aa      	movs	r0, #170	@ 0xaa
34002296:	f000 fbf7 	bl	34002a88 <HAL_NVIC_EnableIRQ>
      (void)MX25UM51245G_GetFlashInfo(&pInfo);
3400229a:	a805      	add	r0, sp, #20
3400229c:	f7ff faa7 	bl	340017ee <MX25UM51245G_GetFlashInfo>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
340022a0:	9b05      	ldr	r3, [sp, #20]
340022a2:	fa93 f3a3 	rbit	r3, r3
   */
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
340022a6:	2b00      	cmp	r3, #0
340022a8:	fab3 f283 	clz	r2, r3
340022ac:	bf08      	it	eq
340022ae:	4652      	moveq	r2, sl
      xspi_init.TransferRate   = (uint32_t) Init->TransferRate;
340022b0:	f899 3001 	ldrb.w	r3, [r9, #1]
      if (MX_XSPI_NOR_Init(&hxspi_nor[Instance], &xspi_init) != HAL_OK)
340022b4:	4630      	mov	r0, r6
340022b6:	a901      	add	r1, sp, #4
      xspi_init.ClockPrescaler = 3;
340022b8:	f8cd b008 	str.w	fp, [sp, #8]
      xspi_init.MemorySize     = (uint32_t)POSITION_VAL((uint32_t)pInfo.FlashSize);
340022bc:	9201      	str	r2, [sp, #4]
      xspi_init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
340022be:	9403      	str	r4, [sp, #12]
      xspi_init.TransferRate   = (uint32_t) Init->TransferRate;
340022c0:	9304      	str	r3, [sp, #16]
      if (MX_XSPI_NOR_Init(&hxspi_nor[Instance], &xspi_init) != HAL_OK)
340022c2:	f7ff fe93 	bl	34001fec <MX_XSPI_NOR_Init>
340022c6:	2800      	cmp	r0, #0
340022c8:	d14a      	bne.n	34002360 <BSP_XSPI_NOR_Init+0x21c>
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
340022ca:	4622      	mov	r2, r4
340022cc:	4621      	mov	r1, r4
340022ce:	4630      	mov	r0, r6
340022d0:	f7ff fcfb 	bl	34001cca <MX25UM51245G_ResetEnable>
340022d4:	b110      	cbz	r0, 340022dc <BSP_XSPI_NOR_Init+0x198>
        ret = BSP_ERROR_COMPONENT_FAILURE;
340022d6:	f06f 0504 	mvn.w	r5, #4
340022da:	e742      	b.n	34002162 <BSP_XSPI_NOR_Init+0x1e>
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_SPI_MODE,
340022dc:	4622      	mov	r2, r4
340022de:	4621      	mov	r1, r4
340022e0:	4630      	mov	r0, r6
340022e2:	f7ff fd1f 	bl	34001d24 <MX25UM51245G_ResetMemory>
340022e6:	2800      	cmp	r0, #0
340022e8:	d1f5      	bne.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340022ea:	4622      	mov	r2, r4
340022ec:	4639      	mov	r1, r7
340022ee:	4630      	mov	r0, r6
340022f0:	f7ff fceb 	bl	34001cca <MX25UM51245G_ResetEnable>
340022f4:	2800      	cmp	r0, #0
340022f6:	d1ee      	bne.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
340022f8:	4622      	mov	r2, r4
340022fa:	4639      	mov	r1, r7
340022fc:	4630      	mov	r0, r6
340022fe:	f7ff fd11 	bl	34001d24 <MX25UM51245G_ResetMemory>
34002302:	2800      	cmp	r0, #0
34002304:	d1e7      	bne.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
  else if (MX25UM51245G_ResetEnable(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34002306:	463a      	mov	r2, r7
34002308:	4639      	mov	r1, r7
3400230a:	4630      	mov	r0, r6
3400230c:	f7ff fcdd 	bl	34001cca <MX25UM51245G_ResetEnable>
34002310:	2800      	cmp	r0, #0
34002312:	d1e0      	bne.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
  else if (MX25UM51245G_ResetMemory(&hxspi_nor[Instance], BSP_XSPI_NOR_OPI_MODE,
34002314:	463a      	mov	r2, r7
34002316:	4639      	mov	r1, r7
34002318:	4630      	mov	r0, r6
3400231a:	f7ff fd03 	bl	34001d24 <MX25UM51245G_ResetMemory>
3400231e:	2800      	cmp	r0, #0
34002320:	d1d9      	bne.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
    HAL_Delay(MX25UM51245G_RESET_MAX_TIME);
34002322:	2064      	movs	r0, #100	@ 0x64
    Xspi_Nor_Ctx[Instance].IsInitialized = XSPI_ACCESS_INDIRECT;      /* After reset S/W setting to indirect access  */
34002324:	f888 7000 	strb.w	r7, [r8]
    Xspi_Nor_Ctx[Instance].InterfaceMode = BSP_XSPI_NOR_SPI_MODE;     /* After reset H/W back to SPI mode by default */
34002328:	f888 4001 	strb.w	r4, [r8, #1]
    Xspi_Nor_Ctx[Instance].TransferRate  = BSP_XSPI_NOR_STR_TRANSFER; /* After reset S/W setting to STR mode         */
3400232c:	f888 4002 	strb.w	r4, [r8, #2]
    HAL_Delay(MX25UM51245G_RESET_MAX_TIME);
34002330:	f000 fa06 	bl	34002740 <HAL_Delay>
      else if (MX25UM51245G_AutoPollingMemReady(&hxspi_nor[Instance], Xspi_Nor_Ctx[Instance].InterfaceMode,
34002334:	4630      	mov	r0, r6
34002336:	f898 2002 	ldrb.w	r2, [r8, #2]
3400233a:	f898 1001 	ldrb.w	r1, [r8, #1]
3400233e:	f7ff fa6f 	bl	34001820 <MX25UM51245G_AutoPollingMemReady>
34002342:	2800      	cmp	r0, #0
34002344:	d1c7      	bne.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
      else if (BSP_XSPI_NOR_ConfigFlash(Instance, Init->InterfaceMode, Init->TransferRate) != BSP_ERROR_NONE)
34002346:	f899 2001 	ldrb.w	r2, [r9, #1]
3400234a:	f899 1000 	ldrb.w	r1, [r9]
3400234e:	f7ff fe8b 	bl	34002068 <BSP_XSPI_NOR_ConfigFlash>
34002352:	2800      	cmp	r0, #0
34002354:	f43f af04 	beq.w	34002160 <BSP_XSPI_NOR_Init+0x1c>
34002358:	e7bd      	b.n	340022d6 <BSP_XSPI_NOR_Init+0x192>
    ret = BSP_ERROR_WRONG_PARAM;
3400235a:	f06f 0501 	mvn.w	r5, #1
3400235e:	e700      	b.n	34002162 <BSP_XSPI_NOR_Init+0x1e>
        ret = BSP_ERROR_PERIPH_FAILURE;
34002360:	f06f 0503 	mvn.w	r5, #3
34002364:	e6fd      	b.n	34002162 <BSP_XSPI_NOR_Init+0x1e>
34002366:	bf00      	nop
34002368:	34012f78 	.word	0x34012f78
3400236c:	56028000 	.word	0x56028000
34002370:	56029000 	.word	0x56029000
34002374:	56023400 	.word	0x56023400
34002378:	34012f74 	.word	0x34012f74

3400237c <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#else
  SCB->VTOR = INTVECT_START;
3400237c:	4b44      	ldr	r3, [pc, #272]	@ (34002490 <SystemInit+0x114>)
3400237e:	4a45      	ldr	r2, [pc, #276]	@ (34002494 <SystemInit+0x118>)
{
34002380:	b570      	push	{r4, r5, r6, lr}
#endif  /* USER_VECT_TAB_ADDRESS */

  /* RNG reset */
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
34002382:	2001      	movs	r0, #1
  SCB->VTOR = INTVECT_START;
34002384:	609a      	str	r2, [r3, #8]
  SAU->RBAR = 0;
  SAU->RLAR = 0;
  SAU->RNR = 1;
  SAU->RBAR = 0;
  SAU->RLAR = 0;
  SAU->RNR = 2;
34002386:	2502      	movs	r5, #2
  SAU->RNR = 0;
34002388:	2200      	movs	r2, #0
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
3400238a:	4943      	ldr	r1, [pc, #268]	@ (34002498 <SystemInit+0x11c>)
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
  /* Delay after an RCC peripheral clock enabling */
  (void)RCC->APB4ENR2;

  /* Set default Vector Table location after system reset or return from Standby */
  SYSCFG->INITSVTORCR = SCB->VTOR;
3400238c:	4e43      	ldr	r6, [pc, #268]	@ (3400249c <SystemInit+0x120>)
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
3400238e:	f501 5480 	add.w	r4, r1, #4096	@ 0x1000
  RCC->AHB3RSTSR = RCC_AHB3RSTSR_RNGRSTS;
34002392:	f8c1 0a18 	str.w	r0, [r1, #2584]	@ 0xa18
  RCC->AHB3RSTCR = RCC_AHB3RSTCR_RNGRSTC;
34002396:	f8c4 0218 	str.w	r0, [r4, #536]	@ 0x218
  RCC->AHB3ENCR = RCC_AHB3ENCR_RNGENC;
3400239a:	f8c4 0258 	str.w	r0, [r4, #600]	@ 0x258
  SAU->RNR = 0;
3400239e:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  SAU->RBAR = 0;
340023a2:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023a6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 1;
340023aa:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
  SAU->RBAR = 0;
340023ae:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023b2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 2;
340023b6:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
  SAU->RNR = 3;
340023ba:	2503      	movs	r5, #3
  SAU->RBAR = 0;
340023bc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023c0:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 3;
340023c4:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
  SAU->RNR = 4;
340023c8:	2504      	movs	r5, #4
  SAU->RBAR = 0;
340023ca:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023ce:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 4;
340023d2:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
  SAU->RNR = 5;
340023d6:	2505      	movs	r5, #5
  SAU->RBAR = 0;
340023d8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023dc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 5;
340023e0:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
  SAU->RNR = 6;
340023e4:	2506      	movs	r5, #6
  SAU->RBAR = 0;
340023e6:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023ea:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 6;
340023ee:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
  SAU->RNR = 7;
340023f2:	2507      	movs	r5, #7
  SAU->RBAR = 0;
340023f4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
340023f8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  SAU->RNR = 7;
340023fc:	f8c3 50d8 	str.w	r5, [r3, #216]	@ 0xd8
  SAU->RBAR = 0;
34002400:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
  SAU->RLAR = 0;
34002404:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  RCC->APB4ENSR2 = RCC_APB4ENSR2_SYSCFGENS;
34002408:	f8c1 0a78 	str.w	r0, [r1, #2680]	@ 0xa78
  (void)RCC->APB4ENR2;
3400240c:	f8d1 2278 	ldr.w	r2, [r1, #632]	@ 0x278
  SYSCFG->INITSVTORCR = SCB->VTOR;
34002410:	689a      	ldr	r2, [r3, #8]
34002412:	6132      	str	r2, [r6, #16]

  /* Enable VDDADC CLAMP */
  PWR->SVMCR3 |= PWR_SVMCR3_ASV;
34002414:	4a22      	ldr	r2, [pc, #136]	@ (340024a0 <SystemInit+0x124>)
34002416:	6bd5      	ldr	r5, [r2, #60]	@ 0x3c
34002418:	f445 5580 	orr.w	r5, r5, #4096	@ 0x1000
3400241c:	63d5      	str	r5, [r2, #60]	@ 0x3c
  PWR->SVMCR3 |= PWR_SVMCR3_AVMEN;
3400241e:	6bd5      	ldr	r5, [r2, #60]	@ 0x3c
34002420:	f045 0510 	orr.w	r5, r5, #16
34002424:	63d5      	str	r5, [r2, #60]	@ 0x3c
  /* read back the register to make sure that the transaction has taken place */
  (void) PWR->SVMCR3;
34002426:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
  /* enable VREF */
  RCC->APB4ENR1 |= RCC_APB4ENR1_VREFBUFEN;
34002428:	f8d1 2274 	ldr.w	r2, [r1, #628]	@ 0x274
3400242c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
34002430:	f8c1 2274 	str.w	r2, [r1, #628]	@ 0x274

  /* RCC Fix to lower power consumption */
  RCC->APB4ENR2 |= 0x00000010UL;
34002434:	f8d1 2278 	ldr.w	r2, [r1, #632]	@ 0x278
34002438:	f042 0210 	orr.w	r2, r2, #16
3400243c:	f8c1 2278 	str.w	r2, [r1, #632]	@ 0x278
  (void) RCC->APB4ENR2;
34002440:	f8d1 2278 	ldr.w	r2, [r1, #632]	@ 0x278
  RCC->APB4ENR2 &= ~(0x00000010UL);
34002444:	f8d1 2278 	ldr.w	r2, [r1, #632]	@ 0x278
34002448:	f022 0210 	bic.w	r2, r2, #16
3400244c:	f8c1 2278 	str.w	r2, [r1, #632]	@ 0x278

  /* XSPI2 & XSPIM reset                                  */
  RCC->AHB5RSTSR = RCC_AHB5RSTSR_XSPIMRSTS | RCC_AHB5RSTSR_XSPI2RSTS;
34002450:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
34002454:	f8c1 2a20 	str.w	r2, [r1, #2592]	@ 0xa20
  RCC->AHB5RSTCR = RCC_AHB5RSTCR_XSPIMRSTC | RCC_AHB5RSTCR_XSPI2RSTC;
34002458:	f8c4 2220 	str.w	r2, [r4, #544]	@ 0x220
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
  /* Deactivate TIM2 clock */
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;

  /* Deactivate GPIOG clock */
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
3400245c:	2240      	movs	r2, #64	@ 0x40
  RCC->APB1RSTSR1 = RCC_APB1RSTSR1_TIM2RSTS;
3400245e:	f8c1 0a24 	str.w	r0, [r1, #2596]	@ 0xa24
  RCC->APB1RSTCR1 = RCC_APB1RSTCR1_TIM2RSTC;
34002462:	f8c4 0224 	str.w	r0, [r4, #548]	@ 0x224
  RCC->APB1ENCR1 = RCC_APB1ENCR1_TIM2ENC;
34002466:	f8c4 0264 	str.w	r0, [r4, #612]	@ 0x264
  RCC->AHB4ENCR = RCC_AHB4ENCR_GPIOGENC;
3400246a:	f8c4 225c 	str.w	r2, [r4, #604]	@ 0x25c

  /* Read back the value to make sure it is written before deactivating SYSCFG */
  (void) SYSCFG->INITSVTORCR;
3400246e:	6932      	ldr	r2, [r6, #16]
  /* Deactivate SYSCFG clock */
  RCC->APB4ENCR2 = RCC_APB4ENCR2_SYSCFGENC;
34002470:	f8c4 0278 	str.w	r0, [r4, #632]	@ 0x278
  TZ_SAU_Setup();
#endif /* USER_TZ_SAU_SETUP */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34002474:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
34002478:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
3400247c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
34002480:	4a08      	ldr	r2, [pc, #32]	@ (340024a4 <SystemInit+0x128>)
34002482:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
34002486:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
3400248a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* __FPU_PRESENT && __FPU_USED */

}
3400248e:	bd70      	pop	{r4, r5, r6, pc}
34002490:	e000ed00 	.word	0xe000ed00
34002494:	34000400 	.word	0x34000400
34002498:	56028000 	.word	0x56028000
3400249c:	56008000 	.word	0x56008000
340024a0:	56024800 	.word	0x56024800
340024a4:	e002ed00 	.word	0xe002ed00

340024a8 <SystemCoreClockUpdate>:
  uint32_t pllp2 = 0;
  uint32_t pllcfgr, pllsource, pllbypass, ic_divider;
  float_t pllvco;

  /* Get CPUCLK source -------------------------------------------------------*/
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
340024a8:	4b6e      	ldr	r3, [pc, #440]	@ (34002664 <SystemCoreClockUpdate+0x1bc>)
{
340024aa:	b5f0      	push	{r4, r5, r6, r7, lr}
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
340024ac:	6a1a      	ldr	r2, [r3, #32]
340024ae:	f402 1240 	and.w	r2, r2, #3145728	@ 0x300000
340024b2:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
340024b6:	f000 80b8 	beq.w	3400262a <SystemCoreClockUpdate+0x182>
340024ba:	d806      	bhi.n	340024ca <SystemCoreClockUpdate+0x22>
340024bc:	b962      	cbnz	r2, 340024d8 <SystemCoreClockUpdate+0x30>
  {
  case 0:  /* HSI used as system clock source (default after reset) */
    sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
340024be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
340024c0:	4b69      	ldr	r3, [pc, #420]	@ (34002668 <SystemCoreClockUpdate+0x1c0>)
340024c2:	f3c2 12c1 	ubfx	r2, r2, #7, #2
340024c6:	40d3      	lsrs	r3, r2
    break;
340024c8:	e003      	b.n	340024d2 <SystemCoreClockUpdate+0x2a>
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
340024ca:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
340024ce:	d00b      	beq.n	340024e8 <SystemCoreClockUpdate+0x40>
  uint32_t sysclk = 0;
340024d0:	2300      	movs	r3, #0
    /* Nothing to do, should not occur */
    break;
  }

  /* Return system clock frequency (CPU frequency) */
  SystemCoreClock = sysclk;
340024d2:	4a66      	ldr	r2, [pc, #408]	@ (3400266c <SystemCoreClockUpdate+0x1c4>)
340024d4:	6013      	str	r3, [r2, #0]
}
340024d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
340024d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
      sysclk = MSI_VALUE;
340024da:	4a65      	ldr	r2, [pc, #404]	@ (34002670 <SystemCoreClockUpdate+0x1c8>)
340024dc:	f413 7f00 	tst.w	r3, #512	@ 0x200
340024e0:	4b64      	ldr	r3, [pc, #400]	@ (34002674 <SystemCoreClockUpdate+0x1cc>)
340024e2:	bf08      	it	eq
340024e4:	4613      	moveq	r3, r2
340024e6:	e7f4      	b.n	340024d2 <SystemCoreClockUpdate+0x2a>
    switch (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL))
340024e8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
340024ec:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
340024f0:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
340024f4:	d02a      	beq.n	3400254c <SystemCoreClockUpdate+0xa4>
340024f6:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
340024fa:	d036      	beq.n	3400256a <SystemCoreClockUpdate+0xc2>
340024fc:	2a00      	cmp	r2, #0
340024fe:	d143      	bne.n	34002588 <SystemCoreClockUpdate+0xe0>
      pllcfgr = READ_REG(RCC->PLL1CFGR1);
34002500:	f8d3 7080 	ldr.w	r7, [r3, #128]	@ 0x80
      if (pllbypass == 0U)
34002504:	013d      	lsls	r5, r7, #4
      pllsource = pllcfgr & RCC_PLL1CFGR1_PLL1SEL;
34002506:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
3400250a:	f100 8096 	bmi.w	3400263a <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
3400250e:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
        pllcfgr = READ_REG(RCC->PLL1CFGR3);
34002512:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
        plln = (pllcfgr & RCC_PLL1CFGR1_PLL1DIVN) >>  RCC_PLL1CFGR1_PLL1DIVN_Pos;
34002516:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllfracn = READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >>  RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos;
3400251a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
3400251e:	460e      	mov	r6, r1
    switch (pllsource)
34002520:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
        pllp1 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV1) >>  RCC_PLL4CFGR3_PLL4PDIV1_Pos;
34002524:	f3c2 65c2 	ubfx	r5, r2, #27, #3
        pllm = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVM) >>  RCC_PLL4CFGR1_PLL4DIVM_Pos;
34002528:	f3c7 5105 	ubfx	r1, r7, #20, #6
        pllp2 = (pllcfgr & RCC_PLL4CFGR3_PLL4PDIV2) >>  RCC_PLL4CFGR3_PLL4PDIV2_Pos;
3400252c:	f3c2 6202 	ubfx	r2, r2, #24, #3
    switch (pllsource)
34002530:	d04f      	beq.n	340025d2 <SystemCoreClockUpdate+0x12a>
34002532:	d87c      	bhi.n	3400262e <SystemCoreClockUpdate+0x186>
34002534:	2e00      	cmp	r6, #0
34002536:	d03c      	beq.n	340025b2 <SystemCoreClockUpdate+0x10a>
34002538:	2600      	movs	r6, #0
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
3400253a:	4b4a      	ldr	r3, [pc, #296]	@ (34002664 <SystemCoreClockUpdate+0x1bc>)
        sysclk = MSI_VALUE;
3400253c:	4f4c      	ldr	r7, [pc, #304]	@ (34002670 <SystemCoreClockUpdate+0x1c8>)
      if (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL) == 0UL)
3400253e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        sysclk = MSI_VALUE;
34002540:	f413 7f00 	tst.w	r3, #512	@ 0x200
34002544:	4b4b      	ldr	r3, [pc, #300]	@ (34002674 <SystemCoreClockUpdate+0x1cc>)
34002546:	bf08      	it	eq
34002548:	463b      	moveq	r3, r7
3400254a:	e038      	b.n	340025be <SystemCoreClockUpdate+0x116>
      pllcfgr = READ_REG(RCC->PLL2CFGR1);
3400254c:	f8d3 7090 	ldr.w	r7, [r3, #144]	@ 0x90
      if (pllbypass == 0U)
34002550:	013c      	lsls	r4, r7, #4
      pllsource = pllcfgr & RCC_PLL2CFGR1_PLL2SEL;
34002552:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34002556:	d470      	bmi.n	3400263a <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34002558:	f8d3 0094 	ldr.w	r0, [r3, #148]	@ 0x94
        plln = (pllcfgr & RCC_PLL2CFGR1_PLL2DIVN) >>  RCC_PLL2CFGR1_PLL2DIVN_Pos;
3400255c:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllcfgr = READ_REG(RCC->PLL2CFGR3);
34002560:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
        pllfracn = READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >>  RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos;
34002564:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
        pllp1 = (pllcfgr & RCC_PLL2CFGR3_PLL2PDIV1) >>  RCC_PLL2CFGR3_PLL2PDIV1_Pos;
34002568:	e7d9      	b.n	3400251e <SystemCoreClockUpdate+0x76>
      pllcfgr = READ_REG(RCC->PLL3CFGR1);
3400256a:	f8d3 70a0 	ldr.w	r7, [r3, #160]	@ 0xa0
      if (pllbypass == 0U)
3400256e:	0138      	lsls	r0, r7, #4
      pllsource = pllcfgr & RCC_PLL3CFGR1_PLL3SEL;
34002570:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34002574:	d461      	bmi.n	3400263a <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34002576:	f8d3 00a4 	ldr.w	r0, [r3, #164]	@ 0xa4
        plln = (pllcfgr & RCC_PLL3CFGR1_PLL3DIVN) >>  RCC_PLL3CFGR1_PLL3DIVN_Pos;
3400257a:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllcfgr = READ_REG(RCC->PLL3CFGR3);
3400257e:	f8d3 20a8 	ldr.w	r2, [r3, #168]	@ 0xa8
        pllfracn = READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >>  RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos;
34002582:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
        pllp1 = (pllcfgr & RCC_PLL3CFGR3_PLL3PDIV1) >>  RCC_PLL3CFGR3_PLL3PDIV1_Pos;
34002586:	e7ca      	b.n	3400251e <SystemCoreClockUpdate+0x76>
      pllcfgr = READ_REG(RCC->PLL4CFGR1);
34002588:	f8d3 70b0 	ldr.w	r7, [r3, #176]	@ 0xb0
      if (pllbypass == 0U)
3400258c:	013a      	lsls	r2, r7, #4
      pllsource = pllcfgr & RCC_PLL4CFGR1_PLL4SEL;
3400258e:	f007 41e0 	and.w	r1, r7, #1879048192	@ 0x70000000
      if (pllbypass == 0U)
34002592:	d452      	bmi.n	3400263a <SystemCoreClockUpdate+0x192>
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
34002594:	f8d3 00b4 	ldr.w	r0, [r3, #180]	@ 0xb4
        plln = (pllcfgr & RCC_PLL4CFGR1_PLL4DIVN) >>  RCC_PLL4CFGR1_PLL4DIVN_Pos;
34002598:	f3c7 240b 	ubfx	r4, r7, #8, #12
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
3400259c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
        pllfracn = READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >>  RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos;
340025a0:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
        pllcfgr = READ_REG(RCC->PLL4CFGR3);
340025a4:	e7bb      	b.n	3400251e <SystemCoreClockUpdate+0x76>
    switch (pllsource)
340025a6:	460a      	mov	r2, r1
340025a8:	460d      	mov	r5, r1
340025aa:	4608      	mov	r0, r1
340025ac:	460c      	mov	r4, r1
340025ae:	f04f 6600 	mov.w	r6, #134217728	@ 0x8000000
      sysclk = HSI_VALUE >> ((RCC->HSICFGR & RCC_HSICFGR_HSIDIV) >> RCC_HSICFGR_HSIDIV_Pos);
340025b2:	4b2c      	ldr	r3, [pc, #176]	@ (34002664 <SystemCoreClockUpdate+0x1bc>)
340025b4:	6c9f      	ldr	r7, [r3, #72]	@ 0x48
340025b6:	4b2c      	ldr	r3, [pc, #176]	@ (34002668 <SystemCoreClockUpdate+0x1c0>)
340025b8:	f3c7 17c1 	ubfx	r7, r7, #7, #2
340025bc:	40fb      	lsrs	r3, r7
    if (pllbypass == 0U)
340025be:	b14e      	cbz	r6, 340025d4 <SystemCoreClockUpdate+0x12c>
    ic_divider = (READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL;
340025c0:	4a28      	ldr	r2, [pc, #160]	@ (34002664 <SystemCoreClockUpdate+0x1bc>)
340025c2:	f8d2 20c4 	ldr.w	r2, [r2, #196]	@ 0xc4
340025c6:	f3c2 4207 	ubfx	r2, r2, #16, #8
340025ca:	3201      	adds	r2, #1
    sysclk = sysclk / ic_divider;
340025cc:	fbb3 f3f2 	udiv	r3, r3, r2
    break;
340025d0:	e77f      	b.n	340024d2 <SystemCoreClockUpdate+0x2a>
      sysclk = HSE_VALUE;
340025d2:	4b29      	ldr	r3, [pc, #164]	@ (34002678 <SystemCoreClockUpdate+0x1d0>)
      pllvco = ((float_t)sysclk * ((float_t)plln + ((float_t)pllfracn/(float_t)0x1000000UL))) / (float_t)pllm;
340025d4:	ee07 0a10 	vmov	s14, r0
340025d8:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
340025dc:	ee07 4a10 	vmov	s14, r4
340025e0:	ee07 3a90 	vmov	s15, r3
340025e4:	eddf 6a25 	vldr	s13, [pc, #148]	@ 3400267c <SystemCoreClockUpdate+0x1d4>
340025e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
340025ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
340025f0:	eea6 7a26 	vfma.f32	s14, s12, s13
340025f4:	ee67 7a87 	vmul.f32	s15, s15, s14
340025f8:	ee07 1a10 	vmov	s14, r1
340025fc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
34002600:	eec7 6a87 	vdiv.f32	s13, s15, s14
      sysclk = (uint32_t)((float_t)(pllvco/(((float_t)pllp1) * ((float_t)pllp2))));
34002604:	ee07 5a90 	vmov	s15, r5
34002608:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
3400260c:	ee07 2a90 	vmov	s15, r2
34002610:	eef8 7ae7 	vcvt.f32.s32	s15, s15
34002614:	ee27 7a27 	vmul.f32	s14, s14, s15
34002618:	eec6 7a87 	vdiv.f32	s15, s13, s14
3400261c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
34002620:	ee17 3a90 	vmov	r3, s15
34002624:	e7cc      	b.n	340025c0 <SystemCoreClockUpdate+0x118>
      sysclk = HSE_VALUE;
34002626:	4b14      	ldr	r3, [pc, #80]	@ (34002678 <SystemCoreClockUpdate+0x1d0>)
34002628:	e7ca      	b.n	340025c0 <SystemCoreClockUpdate+0x118>
  switch (RCC->CFGR1 & RCC_CFGR1_CPUSWS)
3400262a:	4b13      	ldr	r3, [pc, #76]	@ (34002678 <SystemCoreClockUpdate+0x1d0>)
3400262c:	e751      	b.n	340024d2 <SystemCoreClockUpdate+0x2a>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
3400262e:	f1b6 5f40 	cmp.w	r6, #805306368	@ 0x30000000
34002632:	4b13      	ldr	r3, [pc, #76]	@ (34002680 <SystemCoreClockUpdate+0x1d8>)
34002634:	bf18      	it	ne
34002636:	2300      	movne	r3, #0
34002638:	e7cc      	b.n	340025d4 <SystemCoreClockUpdate+0x12c>
    switch (pllsource)
3400263a:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
3400263e:	d0f2      	beq.n	34002626 <SystemCoreClockUpdate+0x17e>
34002640:	d809      	bhi.n	34002656 <SystemCoreClockUpdate+0x1ae>
34002642:	2900      	cmp	r1, #0
34002644:	d0af      	beq.n	340025a6 <SystemCoreClockUpdate+0xfe>
34002646:	2200      	movs	r2, #0
34002648:	f04f 6600 	mov.w	r6, #134217728	@ 0x8000000
3400264c:	4615      	mov	r5, r2
3400264e:	4610      	mov	r0, r2
34002650:	4614      	mov	r4, r2
34002652:	4611      	mov	r1, r2
34002654:	e771      	b.n	3400253a <SystemCoreClockUpdate+0x92>
      sysclk = EXTERNAL_I2S_CLOCK_VALUE;
34002656:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
3400265a:	4b09      	ldr	r3, [pc, #36]	@ (34002680 <SystemCoreClockUpdate+0x1d8>)
3400265c:	bf18      	it	ne
3400265e:	2300      	movne	r3, #0
34002660:	e7ae      	b.n	340025c0 <SystemCoreClockUpdate+0x118>
34002662:	bf00      	nop
34002664:	56028000 	.word	0x56028000
34002668:	03d09000 	.word	0x03d09000
3400266c:	34012c10 	.word	0x34012c10
34002670:	003d0900 	.word	0x003d0900
34002674:	00f42400 	.word	0x00f42400
34002678:	02dc6c00 	.word	0x02dc6c00
3400267c:	33800000 	.word	0x33800000
34002680:	00bb8000 	.word	0x00bb8000

34002684 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
34002684:	ed6d cf81 	vstr	FPCXTNS, [sp, #-4]!
34002688:	b500      	push	{lr}
  SystemCoreClockUpdate();
3400268a:	f7ff ff0d 	bl	340024a8 <SystemCoreClockUpdate>

  return SystemCoreClock;
}
3400268e:	4b05      	ldr	r3, [pc, #20]	@ (340026a4 <__acle_se_SECURE_SystemCoreClockUpdate+0x20>)
34002690:	f85d eb04 	ldr.w	lr, [sp], #4
34002694:	6818      	ldr	r0, [r3, #0]
34002696:	ec9f 0a10 	vscclrm	{s0-s15, VPR}
3400269a:	e89f 900e 	clrm	{r1, r2, r3, ip, APSR}
3400269e:	ecfd cf81 	vldr	FPCXTNS, [sp], #4
340026a2:	4774      	bxns	lr
340026a4:	34012c10 	.word	0x34012c10

340026a8 <HAL_MspInit>:
__weak void HAL_MspInit(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
340026a8:	4770      	bx	lr
	...

340026ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
340026ac:	b538      	push	{r3, r4, r5, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
340026ae:	4b0f      	ldr	r3, [pc, #60]	@ (340026ec <HAL_InitTick+0x40>)
{
340026b0:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq == 0UL)
340026b2:	781a      	ldrb	r2, [r3, #0]
340026b4:	b90a      	cbnz	r2, 340026ba <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
340026b6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
340026b8:	bd38      	pop	{r3, r4, r5, pc}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
340026ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
340026be:	fbb3 f3f2 	udiv	r3, r3, r2
340026c2:	4a0b      	ldr	r2, [pc, #44]	@ (340026f0 <HAL_InitTick+0x44>)
340026c4:	6810      	ldr	r0, [r2, #0]
340026c6:	fbb0 f0f3 	udiv	r0, r0, r3
340026ca:	f000 f9f1 	bl	34002ab0 <HAL_SYSTICK_Config>
340026ce:	4604      	mov	r4, r0
340026d0:	2800      	cmp	r0, #0
340026d2:	d1f0      	bne.n	340026b6 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
340026d4:	2d0f      	cmp	r5, #15
340026d6:	d8ee      	bhi.n	340026b6 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
340026d8:	4602      	mov	r2, r0
340026da:	4629      	mov	r1, r5
340026dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
340026e0:	f000 f974 	bl	340029cc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
340026e4:	4b03      	ldr	r3, [pc, #12]	@ (340026f4 <HAL_InitTick+0x48>)
340026e6:	4620      	mov	r0, r4
340026e8:	601d      	str	r5, [r3, #0]
  return HAL_OK;
340026ea:	e7e5      	b.n	340026b8 <HAL_InitTick+0xc>
340026ec:	34012c14 	.word	0x34012c14
340026f0:	34012c10 	.word	0x34012c10
340026f4:	34012c18 	.word	0x34012c18

340026f8 <HAL_Init>:
{
340026f8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
340026fa:	2003      	movs	r0, #3
340026fc:	f000 f948 	bl	34002990 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
34002700:	f7ff fed2 	bl	340024a8 <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
34002704:	200f      	movs	r0, #15
34002706:	f7ff ffd1 	bl	340026ac <HAL_InitTick>
3400270a:	4604      	mov	r4, r0
3400270c:	b918      	cbnz	r0, 34002716 <HAL_Init+0x1e>
  HAL_MspInit();
3400270e:	f7ff ffcb 	bl	340026a8 <HAL_MspInit>
}
34002712:	4620      	mov	r0, r4
34002714:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
34002716:	2401      	movs	r4, #1
34002718:	e7fb      	b.n	34002712 <HAL_Init+0x1a>
	...

3400271c <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
3400271c:	4a03      	ldr	r2, [pc, #12]	@ (3400272c <HAL_IncTick+0x10>)
3400271e:	4b04      	ldr	r3, [pc, #16]	@ (34002730 <HAL_IncTick+0x14>)
34002720:	6811      	ldr	r1, [r2, #0]
34002722:	781b      	ldrb	r3, [r3, #0]
34002724:	440b      	add	r3, r1
34002726:	6013      	str	r3, [r2, #0]
}
34002728:	4770      	bx	lr
3400272a:	bf00      	nop
3400272c:	34012fdc 	.word	0x34012fdc
34002730:	34012c14 	.word	0x34012c14

34002734 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
34002734:	4b01      	ldr	r3, [pc, #4]	@ (3400273c <HAL_GetTick+0x8>)
34002736:	6818      	ldr	r0, [r3, #0]
}
34002738:	4770      	bx	lr
3400273a:	bf00      	nop
3400273c:	34012fdc 	.word	0x34012fdc

34002740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay Specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
34002740:	b538      	push	{r3, r4, r5, lr}
34002742:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
34002744:	f7ff fff6 	bl	34002734 <HAL_GetTick>
34002748:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
3400274a:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
3400274c:	bf1e      	ittt	ne
3400274e:	4b04      	ldrne	r3, [pc, #16]	@ (34002760 <HAL_Delay+0x20>)
34002750:	781b      	ldrbne	r3, [r3, #0]
34002752:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
34002754:	f7ff ffee 	bl	34002734 <HAL_GetTick>
34002758:	1b43      	subs	r3, r0, r5
3400275a:	42a3      	cmp	r3, r4
3400275c:	d3fa      	bcc.n	34002754 <HAL_Delay+0x14>
  {
  }
}
3400275e:	bd38      	pop	{r3, r4, r5, pc}
34002760:	34012c14 	.word	0x34012c14

34002764 <HAL_BSEC_OTP_Reload>:
  * @param  FuseId  Fuse to be reload, this parameter value is between 0 and BSEC_NB_FUSES-1
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_BSEC_OTP_Reload(BSEC_HandleTypeDef *hbsec, uint32_t FuseId)
{
34002764:	b570      	push	{r4, r5, r6, lr}
34002766:	4604      	mov	r4, r0
34002768:	460d      	mov	r5, r1
  uint32_t status_reg;
  uint32_t status_bit;
  uint32_t tick_start = HAL_GetTick();
3400276a:	f7ff ffe3 	bl	34002734 <HAL_GetTick>
3400276e:	4606      	mov	r6, r0

  /* Check the handle pointer */
  if (hbsec == NULL)
34002770:	b12c      	cbz	r4, 3400277e <HAL_BSEC_OTP_Reload+0x1a>
  {
    return HAL_ERROR;
  }

  /* Check the instance */
 if (hbsec->Instance != BSEC)
34002772:	6822      	ldr	r2, [r4, #0]
34002774:	4b1b      	ldr	r3, [pc, #108]	@ (340027e4 <HAL_BSEC_OTP_Reload+0x80>)
34002776:	429a      	cmp	r2, r3
34002778:	d003      	beq.n	34002782 <HAL_BSEC_OTP_Reload+0x1e>
  {
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
3400277a:	2301      	movs	r3, #1
3400277c:	6063      	str	r3, [r4, #4]
    return HAL_ERROR;
3400277e:	2001      	movs	r0, #1
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
    return HAL_ERROR;
  }

  return HAL_OK;
}
34002780:	bd70      	pop	{r4, r5, r6, pc}
  if (FuseId < BSEC_NB_FUSES)
34002782:	f5b5 7fbc 	cmp.w	r5, #376	@ 0x178
34002786:	d2f8      	bcs.n	3400277a <HAL_BSEC_OTP_Reload+0x16>
    status_reg = FuseId / 32U;
34002788:	096b      	lsrs	r3, r5, #5
    if ((hbsec->Instance->SRLOCKx[status_reg] & status_bit) == 0U)
3400278a:	f503 7308 	add.w	r3, r3, #544	@ 0x220
3400278e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    status_bit = (uint32_t)(1UL << (FuseId % 32U));
34002792:	2301      	movs	r3, #1
34002794:	f005 001f 	and.w	r0, r5, #31
34002798:	4083      	lsls	r3, r0
    if ((hbsec->Instance->SRLOCKx[status_reg] & status_bit) == 0U)
3400279a:	420b      	tst	r3, r1
3400279c:	d11f      	bne.n	340027de <HAL_BSEC_OTP_Reload+0x7a>
      MODIFY_REG(hbsec->Instance->OTPCR, (BSEC_OTPCR_PPLOCK | BSEC_OTPCR_PROG | BSEC_OTPCR_ADDR), FuseId);
3400279e:	f8d2 3c04 	ldr.w	r3, [r2, #3076]	@ 0xc04
340027a2:	f423 43c3 	bic.w	r3, r3, #24960	@ 0x6180
340027a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
340027aa:	432b      	orrs	r3, r5
340027ac:	f8c2 3c04 	str.w	r3, [r2, #3076]	@ 0xc04
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
340027b0:	6823      	ldr	r3, [r4, #0]
340027b2:	f8d3 2e44 	ldr.w	r2, [r3, #3652]	@ 0xe44
340027b6:	07d2      	lsls	r2, r2, #31
340027b8:	d409      	bmi.n	340027ce <HAL_BSEC_OTP_Reload+0x6a>
      if ((hbsec->Instance->OTPSR & BSEC_OTPSR_RELOAD_ERRORS) != 0U)
340027ba:	f8d3 0e44 	ldr.w	r0, [r3, #3652]	@ 0xe44
340027be:	f410 008c 	ands.w	r0, r0, #4587520	@ 0x460000
340027c2:	d0dd      	beq.n	34002780 <HAL_BSEC_OTP_Reload+0x1c>
        hbsec->ErrorCode = (hbsec->Instance->OTPSR & BSEC_OTPSR_RELOAD_ERRORS);
340027c4:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
340027c8:	f403 038c 	and.w	r3, r3, #4587520	@ 0x460000
340027cc:	e7d6      	b.n	3400277c <HAL_BSEC_OTP_Reload+0x18>
        if ((HAL_GetTick() - tick_start) > BSEC_TIMEOUT)
340027ce:	f7ff ffb1 	bl	34002734 <HAL_GetTick>
340027d2:	1b80      	subs	r0, r0, r6
340027d4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
340027d8:	d9ea      	bls.n	340027b0 <HAL_BSEC_OTP_Reload+0x4c>
          hbsec->ErrorCode = HAL_BSEC_ERROR_TIMEOUT;
340027da:	230a      	movs	r3, #10
340027dc:	e7ce      	b.n	3400277c <HAL_BSEC_OTP_Reload+0x18>
      hbsec->ErrorCode = HAL_BSEC_ERROR_LOCK;
340027de:	2304      	movs	r3, #4
340027e0:	e7cc      	b.n	3400277c <HAL_BSEC_OTP_Reload+0x18>
340027e2:	bf00      	nop
340027e4:	56009000 	.word	0x56009000

340027e8 <HAL_BSEC_OTP_Read>:
{
340027e8:	b570      	push	{r4, r5, r6, lr}
340027ea:	460e      	mov	r6, r1
340027ec:	4615      	mov	r5, r2
  if (hbsec == NULL)
340027ee:	4604      	mov	r4, r0
340027f0:	b130      	cbz	r0, 34002800 <HAL_BSEC_OTP_Read+0x18>
 if ((pFuseData == NULL) || (hbsec->Instance != BSEC))
340027f2:	b11a      	cbz	r2, 340027fc <HAL_BSEC_OTP_Read+0x14>
340027f4:	6802      	ldr	r2, [r0, #0]
340027f6:	4b09      	ldr	r3, [pc, #36]	@ (3400281c <HAL_BSEC_OTP_Read+0x34>)
340027f8:	429a      	cmp	r2, r3
340027fa:	d003      	beq.n	34002804 <HAL_BSEC_OTP_Read+0x1c>
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
340027fc:	2301      	movs	r3, #1
340027fe:	6063      	str	r3, [r4, #4]
    return HAL_ERROR;
34002800:	2001      	movs	r0, #1
}
34002802:	bd70      	pop	{r4, r5, r6, pc}
  if (FuseId < BSEC_NB_FUSES)
34002804:	f5b1 7fbc 	cmp.w	r1, #376	@ 0x178
34002808:	d2f8      	bcs.n	340027fc <HAL_BSEC_OTP_Read+0x14>
    if (HAL_BSEC_OTP_Reload(hbsec, FuseId) == HAL_OK)
3400280a:	f7ff ffab 	bl	34002764 <HAL_BSEC_OTP_Reload>
3400280e:	2800      	cmp	r0, #0
34002810:	d1f6      	bne.n	34002800 <HAL_BSEC_OTP_Read+0x18>
      *pFuseData = hbsec->Instance->FVRw[FuseId];
34002812:	6823      	ldr	r3, [r4, #0]
34002814:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
34002818:	602b      	str	r3, [r5, #0]
  return HAL_OK;
3400281a:	e7f2      	b.n	34002802 <HAL_BSEC_OTP_Read+0x1a>
3400281c:	56009000 	.word	0x56009000

34002820 <HAL_BSEC_OTP_Program>:
{
34002820:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
34002824:	4604      	mov	r4, r0
34002826:	460e      	mov	r6, r1
34002828:	4617      	mov	r7, r2
3400282a:	4699      	mov	r9, r3
  uint32_t tick_start = HAL_GetTick();
3400282c:	f7ff ff82 	bl	34002734 <HAL_GetTick>
34002830:	4680      	mov	r8, r0
  if (hbsec == NULL)
34002832:	b12c      	cbz	r4, 34002840 <HAL_BSEC_OTP_Program+0x20>
 if (hbsec->Instance != BSEC)
34002834:	6822      	ldr	r2, [r4, #0]
34002836:	4b28      	ldr	r3, [pc, #160]	@ (340028d8 <HAL_BSEC_OTP_Program+0xb8>)
34002838:	429a      	cmp	r2, r3
3400283a:	d005      	beq.n	34002848 <HAL_BSEC_OTP_Program+0x28>
    hbsec->ErrorCode = HAL_BSEC_ERROR_INVALID_PARAM;
3400283c:	2301      	movs	r3, #1
3400283e:	6063      	str	r3, [r4, #4]
    return HAL_ERROR;
34002840:	2001      	movs	r0, #1
}
34002842:	b003      	add	sp, #12
34002844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  assert_param(IS_BSEC_PERMANENT_LOCK(Lock));
34002848:	f439 4380 	bics.w	r3, r9, #16384	@ 0x4000
3400284c:	d004      	beq.n	34002858 <HAL_BSEC_OTP_Program+0x38>
3400284e:	f44f 71dd 	mov.w	r1, #442	@ 0x1ba
34002852:	4822      	ldr	r0, [pc, #136]	@ (340028dc <HAL_BSEC_OTP_Program+0xbc>)
34002854:	f7fe ff48 	bl	340016e8 <assert_failed>
  if (FuseId < BSEC_NB_FUSES)
34002858:	f5b6 7fbc 	cmp.w	r6, #376	@ 0x178
3400285c:	d2ee      	bcs.n	3400283c <HAL_BSEC_OTP_Program+0x1c>
    if ((hbsec->Instance->SPLOCKx[status_reg] & status_bit) == 0U)
3400285e:	6822      	ldr	r2, [r4, #0]
    status_reg = FuseId / 32U;
34002860:	0973      	lsrs	r3, r6, #5
    if ((hbsec->Instance->SPLOCKx[status_reg] & status_bit) == 0U)
34002862:	f503 7300 	add.w	r3, r3, #512	@ 0x200
34002866:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    status_bit = (uint32_t)(1UL << (FuseId % 32U));
3400286a:	2301      	movs	r3, #1
3400286c:	f006 001f 	and.w	r0, r6, #31
34002870:	4083      	lsls	r3, r0
    if ((hbsec->Instance->SPLOCKx[status_reg] & status_bit) == 0U)
34002872:	420b      	tst	r3, r1
34002874:	d12e      	bne.n	340028d4 <HAL_BSEC_OTP_Program+0xb4>
      hbsec->Instance->WDR = FuseData;
34002876:	f8c2 7c08 	str.w	r7, [r2, #3080]	@ 0xc08
      MODIFY_REG(hbsec->Instance->OTPCR, (BSEC_OTPCR_PPLOCK | BSEC_OTPCR_PROG | BSEC_OTPCR_ADDR),
3400287a:	f8d2 5c04 	ldr.w	r5, [r2, #3076]	@ 0xc04
3400287e:	f425 45c3 	bic.w	r5, r5, #24960	@ 0x6180
34002882:	f025 057f 	bic.w	r5, r5, #127	@ 0x7f
34002886:	4335      	orrs	r5, r6
34002888:	ea45 0509 	orr.w	r5, r5, r9
3400288c:	f445 5500 	orr.w	r5, r5, #8192	@ 0x2000
34002890:	f8c2 5c04 	str.w	r5, [r2, #3076]	@ 0xc04
      while ((hbsec->Instance->OTPSR & BSEC_OTPSR_BUSY) != 0U)
34002894:	6823      	ldr	r3, [r4, #0]
34002896:	f8d3 2e44 	ldr.w	r2, [r3, #3652]	@ 0xe44
3400289a:	07d2      	lsls	r2, r2, #31
3400289c:	d406      	bmi.n	340028ac <HAL_BSEC_OTP_Program+0x8c>
      if ((hbsec->Instance->OTPSR & BSEC_OTPSR_PROGFAIL) != 0U)
3400289e:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	@ 0xe44
340028a2:	03db      	lsls	r3, r3, #15
340028a4:	d50b      	bpl.n	340028be <HAL_BSEC_OTP_Program+0x9e>
        hbsec->ErrorCode = HAL_BSEC_ERROR_PROGFAIL;
340028a6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
340028aa:	e7c8      	b.n	3400283e <HAL_BSEC_OTP_Program+0x1e>
        if ((HAL_GetTick() - tick_start) > BSEC_TIMEOUT)
340028ac:	f7ff ff42 	bl	34002734 <HAL_GetTick>
340028b0:	eba0 0008 	sub.w	r0, r0, r8
340028b4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
340028b8:	d9ec      	bls.n	34002894 <HAL_BSEC_OTP_Program+0x74>
          hbsec->ErrorCode = HAL_BSEC_ERROR_TIMEOUT;
340028ba:	230a      	movs	r3, #10
340028bc:	e7bf      	b.n	3400283e <HAL_BSEC_OTP_Program+0x1e>
      if (HAL_BSEC_OTP_Read(hbsec, FuseId, &read_data) == HAL_OK)
340028be:	4631      	mov	r1, r6
340028c0:	4620      	mov	r0, r4
340028c2:	aa01      	add	r2, sp, #4
340028c4:	f7ff ff90 	bl	340027e8 <HAL_BSEC_OTP_Read>
340028c8:	2800      	cmp	r0, #0
340028ca:	d1b9      	bne.n	34002840 <HAL_BSEC_OTP_Program+0x20>
        if (read_data != FuseData)
340028cc:	9b01      	ldr	r3, [sp, #4]
340028ce:	42bb      	cmp	r3, r7
340028d0:	d1e9      	bne.n	340028a6 <HAL_BSEC_OTP_Program+0x86>
340028d2:	e7b6      	b.n	34002842 <HAL_BSEC_OTP_Program+0x22>
      hbsec->ErrorCode = HAL_BSEC_ERROR_LOCK;
340028d4:	2304      	movs	r3, #4
340028d6:	e7b2      	b.n	3400283e <HAL_BSEC_OTP_Program+0x1e>
340028d8:	56009000 	.word	0x56009000
340028dc:	34010ce9 	.word	0x34010ce9

340028e0 <HAL_CACHEAXI_Enable>:
  * @param  hcacheaxi Pointer to a CACHEAXI_HandleTypeDef structure that contains
  *                   the configuration information for the specified CACHEAXIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CACHEAXI_Enable(CACHEAXI_HandleTypeDef *hcacheaxi)
{
340028e0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Check the cacheaxi handle allocation */
  if (hcacheaxi == NULL)
340028e2:	4604      	mov	r4, r0
340028e4:	b350      	cbz	r0, 3400293c <HAL_CACHEAXI_Enable+0x5c>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_CACHEAXI_ALL_INSTANCE(hcacheaxi->Instance));
340028e6:	6803      	ldr	r3, [r0, #0]
340028e8:	4a15      	ldr	r2, [pc, #84]	@ (34002940 <HAL_CACHEAXI_Enable+0x60>)
340028ea:	4293      	cmp	r3, r2
340028ec:	d008      	beq.n	34002900 <HAL_CACHEAXI_Enable+0x20>
340028ee:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
340028f2:	4293      	cmp	r3, r2
340028f4:	d004      	beq.n	34002900 <HAL_CACHEAXI_Enable+0x20>
340028f6:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
340028fa:	4812      	ldr	r0, [pc, #72]	@ (34002944 <HAL_CACHEAXI_Enable+0x64>)
340028fc:	f7fe fef4 	bl	340016e8 <assert_failed>

  /* Check if ongoing full invalidation operation */
  if (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
34002900:	6823      	ldr	r3, [r4, #0]
34002902:	685b      	ldr	r3, [r3, #4]
34002904:	07d9      	lsls	r1, r3, #31
34002906:	d407      	bmi.n	34002918 <HAL_CACHEAXI_Enable+0x38>
  }

  if (status == HAL_OK)
  {
    /* Update the error code */
    hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
34002908:	2000      	movs	r0, #0
    /* Enable the selected CACHEAXI peripheral */
    SET_BIT(hcacheaxi->Instance->CR1, CACHEAXI_CR1_EN);
3400290a:	6822      	ldr	r2, [r4, #0]
    hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
3400290c:	60a0      	str	r0, [r4, #8]
    SET_BIT(hcacheaxi->Instance->CR1, CACHEAXI_CR1_EN);
3400290e:	6813      	ldr	r3, [r2, #0]
34002910:	f043 0301 	orr.w	r3, r3, #1
34002914:	6013      	str	r3, [r2, #0]
  }

  return status;
}
34002916:	bd38      	pop	{r3, r4, r5, pc}
    tickstart = HAL_GetTick();
34002918:	f7ff ff0c 	bl	34002734 <HAL_GetTick>
3400291c:	4605      	mov	r5, r0
    while (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) != 0U)
3400291e:	6823      	ldr	r3, [r4, #0]
34002920:	685b      	ldr	r3, [r3, #4]
34002922:	07db      	lsls	r3, r3, #31
34002924:	d5f0      	bpl.n	34002908 <HAL_CACHEAXI_Enable+0x28>
      if ((HAL_GetTick() - tickstart) > CACHEAXI_ENABLE_TIMEOUT_VALUE)
34002926:	f7ff ff05 	bl	34002734 <HAL_GetTick>
3400292a:	1b40      	subs	r0, r0, r5
3400292c:	2801      	cmp	r0, #1
3400292e:	d9f6      	bls.n	3400291e <HAL_CACHEAXI_Enable+0x3e>
        if (READ_BIT(hcacheaxi->Instance->SR, CACHEAXI_SR_BUSYF) == 0U)
34002930:	6823      	ldr	r3, [r4, #0]
34002932:	685b      	ldr	r3, [r3, #4]
34002934:	07da      	lsls	r2, r3, #31
34002936:	d4f2      	bmi.n	3400291e <HAL_CACHEAXI_Enable+0x3e>
          hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_TIMEOUT;
34002938:	2310      	movs	r3, #16
3400293a:	60a3      	str	r3, [r4, #8]
    return HAL_ERROR;
3400293c:	2001      	movs	r0, #1
3400293e:	e7ea      	b.n	34002916 <HAL_CACHEAXI_Enable+0x36>
34002940:	580dfc00 	.word	0x580dfc00
34002944:	34010d92 	.word	0x34010d92

34002948 <HAL_CACHEAXI_Init>:
{
34002948:	b510      	push	{r4, lr}
  if (hcacheaxi == NULL)
3400294a:	4604      	mov	r4, r0
3400294c:	b1c8      	cbz	r0, 34002982 <HAL_CACHEAXI_Init+0x3a>
  assert_param(IS_CACHEAXI_ALL_INSTANCE(hcacheaxi->Instance));
3400294e:	6803      	ldr	r3, [r0, #0]
34002950:	4a0d      	ldr	r2, [pc, #52]	@ (34002988 <HAL_CACHEAXI_Init+0x40>)
34002952:	4293      	cmp	r3, r2
34002954:	d007      	beq.n	34002966 <HAL_CACHEAXI_Init+0x1e>
34002956:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400295a:	4293      	cmp	r3, r2
3400295c:	d003      	beq.n	34002966 <HAL_CACHEAXI_Init+0x1e>
3400295e:	21bc      	movs	r1, #188	@ 0xbc
34002960:	480a      	ldr	r0, [pc, #40]	@ (3400298c <HAL_CACHEAXI_Init+0x44>)
34002962:	f7fe fec1 	bl	340016e8 <assert_failed>
  if (hcacheaxi->State == HAL_CACHEAXI_STATE_RESET)
34002966:	7923      	ldrb	r3, [r4, #4]
34002968:	b913      	cbnz	r3, 34002970 <HAL_CACHEAXI_Init+0x28>
    HAL_CACHEAXI_MspInit(hcacheaxi);
3400296a:	4620      	mov	r0, r4
3400296c:	f7fe fea2 	bl	340016b4 <HAL_CACHEAXI_MspInit>
  hcacheaxi->ErrorCode = HAL_CACHEAXI_ERROR_NONE;
34002970:	2300      	movs	r3, #0
34002972:	60a3      	str	r3, [r4, #8]
  hcacheaxi->State = HAL_CACHEAXI_STATE_READY;
34002974:	2301      	movs	r3, #1
34002976:	7123      	strb	r3, [r4, #4]
  status = HAL_CACHEAXI_Enable(hcacheaxi);
34002978:	4620      	mov	r0, r4
}
3400297a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  status = HAL_CACHEAXI_Enable(hcacheaxi);
3400297e:	f7ff bfaf 	b.w	340028e0 <HAL_CACHEAXI_Enable>
}
34002982:	2001      	movs	r0, #1
34002984:	bd10      	pop	{r4, pc}
34002986:	bf00      	nop
34002988:	580dfc00 	.word	0x580dfc00
3400298c:	34010d92 	.word	0x34010d92

34002990 <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
34002990:	1ec3      	subs	r3, r0, #3
34002992:	2b04      	cmp	r3, #4
{
34002994:	b510      	push	{r4, lr}
34002996:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
34002998:	d903      	bls.n	340029a2 <HAL_NVIC_SetPriorityGrouping+0x12>
3400299a:	21e6      	movs	r1, #230	@ 0xe6
3400299c:	4809      	ldr	r0, [pc, #36]	@ (340029c4 <HAL_NVIC_SetPriorityGrouping+0x34>)
3400299e:	f7fe fea3 	bl	340016e8 <assert_failed>
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
340029a2:	4909      	ldr	r1, [pc, #36]	@ (340029c8 <HAL_NVIC_SetPriorityGrouping+0x38>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
340029a4:	0223      	lsls	r3, r4, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
340029a6:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
340029a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
340029ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
340029b0:	0412      	lsls	r2, r2, #16
340029b2:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
340029b4:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
340029b6:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
340029ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
340029be:	60cb      	str	r3, [r1, #12]

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
340029c0:	bd10      	pop	{r4, pc}
340029c2:	bf00      	nop
340029c4:	34010e3f 	.word	0x34010e3f
340029c8:	e000ed00 	.word	0xe000ed00

340029cc <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
340029cc:	f110 0f0c 	cmn.w	r0, #12
{
340029d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
340029d4:	4605      	mov	r5, r0
340029d6:	460c      	mov	r4, r1
340029d8:	4617      	mov	r7, r2
  assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
340029da:	db01      	blt.n	340029e0 <HAL_NVIC_SetPriority+0x14>
340029dc:	1d03      	adds	r3, r0, #4
340029de:	d103      	bne.n	340029e8 <HAL_NVIC_SetPriority+0x1c>
340029e0:	21ff      	movs	r1, #255	@ 0xff
340029e2:	4826      	ldr	r0, [pc, #152]	@ (34002a7c <HAL_NVIC_SetPriority+0xb0>)
340029e4:	f7fe fe80 	bl	340016e8 <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
340029e8:	4b25      	ldr	r3, [pc, #148]	@ (34002a80 <HAL_NVIC_SetPriority+0xb4>)
340029ea:	68de      	ldr	r6, [r3, #12]
340029ec:	f3c6 2602 	ubfx	r6, r6, #8, #3

  prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
340029f0:	2e02      	cmp	r6, #2
340029f2:	d806      	bhi.n	34002a02 <HAL_NVIC_SetPriority+0x36>
340029f4:	b157      	cbz	r7, 34002a0c <HAL_NVIC_SetPriority+0x40>
340029f6:	f44f 7181 	mov.w	r1, #258	@ 0x102
340029fa:	4820      	ldr	r0, [pc, #128]	@ (34002a7c <HAL_NVIC_SetPriority+0xb0>)
340029fc:	f7fe fe74 	bl	340016e8 <assert_failed>
34002a00:	e004      	b.n	34002a0c <HAL_NVIC_SetPriority+0x40>
34002a02:	2301      	movs	r3, #1
34002a04:	1ef2      	subs	r2, r6, #3
34002a06:	4093      	lsls	r3, r2
34002a08:	42bb      	cmp	r3, r7
34002a0a:	d9f4      	bls.n	340029f6 <HAL_NVIC_SetPriority+0x2a>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
34002a0c:	2c0f      	cmp	r4, #15
34002a0e:	f1c6 0807 	rsb	r8, r6, #7
34002a12:	d804      	bhi.n	34002a1e <HAL_NVIC_SetPriority+0x52>
34002a14:	2301      	movs	r3, #1
34002a16:	fa03 f308 	lsl.w	r3, r3, r8
34002a1a:	42a3      	cmp	r3, r4
34002a1c:	d804      	bhi.n	34002a28 <HAL_NVIC_SetPriority+0x5c>
34002a1e:	f240 1103 	movw	r1, #259	@ 0x103
34002a22:	4816      	ldr	r0, [pc, #88]	@ (34002a7c <HAL_NVIC_SetPriority+0xb0>)
34002a24:	f7fe fe60 	bl	340016e8 <assert_failed>
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34002a28:	f1b8 0f04 	cmp.w	r8, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34002a2c:	f106 0304 	add.w	r3, r6, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
34002a30:	bf28      	it	cs
34002a32:	f04f 0804 	movcs.w	r8, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34002a36:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
34002a3a:	2b06      	cmp	r3, #6
34002a3c:	f1a6 0603 	sub.w	r6, r6, #3
34002a40:	bf98      	it	ls
34002a42:	2600      	movls	r6, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34002a44:	fa02 f808 	lsl.w	r8, r2, r8
34002a48:	ea24 0308 	bic.w	r3, r4, r8
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
34002a4c:	40b2      	lsls	r2, r6
34002a4e:	ea27 0702 	bic.w	r7, r7, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34002a52:	40b3      	lsls	r3, r6
  if ((int32_t)(IRQn) >= 0)
34002a54:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
34002a56:	ea43 0307 	orr.w	r3, r3, r7
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002a5a:	bfac      	ite	ge
34002a5c:	f105 4560 	addge.w	r5, r5, #3758096384	@ 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002a60:	4a08      	ldrlt	r2, [pc, #32]	@ (34002a84 <HAL_NVIC_SetPriority+0xb8>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002a62:	ea4f 1303 	mov.w	r3, r3, lsl #4
34002a66:	b2db      	uxtb	r3, r3
34002a68:	bfab      	itete	ge
34002a6a:	f505 4561 	addge.w	r5, r5, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002a6e:	f005 050f 	andlt.w	r5, r5, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002a72:	f885 3300 	strbge.w	r3, [r5, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002a76:	5553      	strblt	r3, [r2, r5]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
34002a78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
34002a7c:	34010e3f 	.word	0x34010e3f
34002a80:	e000ed00 	.word	0xe000ed00
34002a84:	e000ed14 	.word	0xe000ed14

34002a88 <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
34002a88:	2800      	cmp	r0, #0
34002a8a:	db08      	blt.n	34002a9e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
34002a8c:	2301      	movs	r3, #1
34002a8e:	0941      	lsrs	r1, r0, #5
34002a90:	4a05      	ldr	r2, [pc, #20]	@ (34002aa8 <HAL_NVIC_EnableIRQ+0x20>)
34002a92:	f000 001f 	and.w	r0, r0, #31
34002a96:	4083      	lsls	r3, r0
34002a98:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
34002a9c:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
34002a9e:	f240 1115 	movw	r1, #277	@ 0x115
34002aa2:	4802      	ldr	r0, [pc, #8]	@ (34002aac <HAL_NVIC_EnableIRQ+0x24>)
34002aa4:	f7fe be20 	b.w	340016e8 <assert_failed>
34002aa8:	e000e100 	.word	0xe000e100
34002aac:	34010e3f 	.word	0x34010e3f

34002ab0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
34002ab0:	3801      	subs	r0, #1
34002ab2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
34002ab6:	d20b      	bcs.n	34002ad0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34002ab8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002abc:	21f0      	movs	r1, #240	@ 0xf0
34002abe:	4a05      	ldr	r2, [pc, #20]	@ (34002ad4 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
34002ac0:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
34002ac2:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34002ac6:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34002ac8:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
34002aca:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
34002acc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
34002ace:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
34002ad0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
34002ad2:	4770      	bx	lr
34002ad4:	e000ed00 	.word	0xe000ed00

34002ad8 <HAL_DCMIPP_PIPE_LineEventCallback>:
  * @brief  Line Event callback on the pipe
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LineEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
34002ad8:	4770      	bx	lr

34002ada <HAL_DCMIPP_PIPE_LimitEventCallback>:
  * @brief  Limit callback on the Pipe
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_LimitEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
34002ada:	4770      	bx	lr

34002adc <HAL_DCMIPP_PIPE_ErrorCallback>:
  * @brief  Error callback on the pipe
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Pipe     Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
__weak void HAL_DCMIPP_PIPE_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
34002adc:	4770      	bx	lr

34002ade <HAL_DCMIPP_ErrorCallback>:
/**
  * @brief  Error callback on DCMIPP
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_ErrorCallback(DCMIPP_HandleTypeDef *hdcmipp)
34002ade:	4770      	bx	lr

34002ae0 <HAL_DCMIPP_IRQHandler>:
  uint32_t cmsr2flags = READ_REG(hdcmipp->Instance->CMSR2);
34002ae0:	6803      	ldr	r3, [r0, #0]
{
34002ae2:	b570      	push	{r4, r5, r6, lr}
  uint32_t cmsr2flags = READ_REG(hdcmipp->Instance->CMSR2);
34002ae4:	f8d3 63f8 	ldr.w	r6, [r3, #1016]	@ 0x3f8
{
34002ae8:	4604      	mov	r4, r0
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LIMIT) != 0U)
34002aea:	0472      	lsls	r2, r6, #17
  uint32_t cmierflags = READ_REG(hdcmipp->Instance->CMIER);
34002aec:	f8d3 53f0 	ldr.w	r5, [r3, #1008]	@ 0x3f0
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LIMIT) != 0U)
34002af0:	d512      	bpl.n	34002b18 <HAL_DCMIPP_IRQHandler+0x38>
    if ((cmierflags & DCMIPP_IT_PIPE0_LIMIT) != 0U)
34002af2:	0469      	lsls	r1, r5, #17
34002af4:	d510      	bpl.n	34002b18 <HAL_DCMIPP_IRQHandler+0x38>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_LIMIT);
34002af6:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
34002afa:	2100      	movs	r1, #0
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_LIMIT);
34002afc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
34002b00:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_LIMIT;
34002b04:	6882      	ldr	r2, [r0, #8]
34002b06:	f042 0204 	orr.w	r2, r2, #4
34002b0a:	6082      	str	r2, [r0, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LIMIT);
34002b0c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34002b10:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LimitEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b14:	f7ff ffe1 	bl	34002ada <HAL_DCMIPP_PIPE_LimitEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_VSYNC) != 0U)
34002b18:	0572      	lsls	r2, r6, #21
34002b1a:	d50a      	bpl.n	34002b32 <HAL_DCMIPP_IRQHandler+0x52>
    if ((cmierflags & DCMIPP_IT_PIPE0_VSYNC) != 0U)
34002b1c:	056b      	lsls	r3, r5, #21
34002b1e:	d508      	bpl.n	34002b32 <HAL_DCMIPP_IRQHandler+0x52>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_VSYNC);
34002b20:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34002b24:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b26:	2100      	movs	r1, #0
34002b28:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_VSYNC);
34002b2a:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b2e:	f009 f961 	bl	3400bdf4 <HAL_DCMIPP_PIPE_VsyncEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_FRAME) != 0U)
34002b32:	05b0      	lsls	r0, r6, #22
34002b34:	d516      	bpl.n	34002b64 <HAL_DCMIPP_IRQHandler+0x84>
    if ((cmierflags & DCMIPP_IT_PIPE0_FRAME) != 0U)
34002b36:	05a9      	lsls	r1, r5, #22
34002b38:	d514      	bpl.n	34002b64 <HAL_DCMIPP_IRQHandler+0x84>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002b3a:	6823      	ldr	r3, [r4, #0]
34002b3c:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
34002b40:	0752      	lsls	r2, r2, #29
34002b42:	d507      	bpl.n	34002b54 <HAL_DCMIPP_IRQHandler+0x74>
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR);
34002b44:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34002b48:	f422 4206 	bic.w	r2, r2, #34304	@ 0x8600
34002b4c:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
        hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_READY;
34002b50:	2201      	movs	r2, #1
34002b52:	7162      	strb	r2, [r4, #5]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_FRAME);
34002b54:	f44f 7200 	mov.w	r2, #512	@ 0x200
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b58:	2100      	movs	r1, #0
34002b5a:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_FRAME);
34002b5c:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b60:	f009 f958 	bl	3400be14 <HAL_DCMIPP_PIPE_FrameEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_LINE) != 0U)
34002b64:	05f3      	lsls	r3, r6, #23
34002b66:	d50a      	bpl.n	34002b7e <HAL_DCMIPP_IRQHandler+0x9e>
    if ((cmierflags & DCMIPP_IT_PIPE0_LINE) != 0U)
34002b68:	05e8      	lsls	r0, r5, #23
34002b6a:	d508      	bpl.n	34002b7e <HAL_DCMIPP_IRQHandler+0x9e>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LINE);
34002b6c:	f44f 7280 	mov.w	r2, #256	@ 0x100
34002b70:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b72:	2100      	movs	r1, #0
34002b74:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_LINE);
34002b76:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE0);
34002b7a:	f7ff ffad 	bl	34002ad8 <HAL_DCMIPP_PIPE_LineEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE0_OVR) != 0U)
34002b7e:	0431      	lsls	r1, r6, #16
34002b80:	d516      	bpl.n	34002bb0 <HAL_DCMIPP_IRQHandler+0xd0>
    if ((cmierflags & DCMIPP_IT_PIPE0_OVR) != 0U)
34002b82:	042a      	lsls	r2, r5, #16
34002b84:	d514      	bpl.n	34002bb0 <HAL_DCMIPP_IRQHandler+0xd0>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
34002b86:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34002b88:	2100      	movs	r1, #0
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
34002b8a:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34002b8e:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_OVR);
34002b90:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
34002b94:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE0_OVR;
34002b98:	68a2      	ldr	r2, [r4, #8]
34002b9a:	f042 0208 	orr.w	r2, r2, #8
34002b9e:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE0_OVR);
34002ba0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34002ba4:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->PipeState[0] = HAL_DCMIPP_PIPE_STATE_ERROR;
34002ba8:	2304      	movs	r3, #4
34002baa:	7163      	strb	r3, [r4, #5]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE0);
34002bac:	f7ff ff96 	bl	34002adc <HAL_DCMIPP_PIPE_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
34002bb0:	03f3      	lsls	r3, r6, #15
34002bb2:	d50a      	bpl.n	34002bca <HAL_DCMIPP_IRQHandler+0xea>
    if ((cmierflags & DCMIPP_FLAG_PIPE1_LINE) != 0U)
34002bb4:	03e8      	lsls	r0, r5, #15
34002bb6:	d508      	bpl.n	34002bca <HAL_DCMIPP_IRQHandler+0xea>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_LINE);
34002bb8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34002bbc:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
34002bbe:	2101      	movs	r1, #1
34002bc0:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_LINE);
34002bc2:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE1);
34002bc6:	f7ff ff87 	bl	34002ad8 <HAL_DCMIPP_PIPE_LineEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_VSYNC) != 0U)
34002bca:	0371      	lsls	r1, r6, #13
34002bcc:	d50a      	bpl.n	34002be4 <HAL_DCMIPP_IRQHandler+0x104>
    if ((cmierflags & DCMIPP_IT_PIPE1_VSYNC) != 0U)
34002bce:	036a      	lsls	r2, r5, #13
34002bd0:	d508      	bpl.n	34002be4 <HAL_DCMIPP_IRQHandler+0x104>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_VSYNC);
34002bd2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
34002bd6:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
34002bd8:	2101      	movs	r1, #1
34002bda:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_VSYNC);
34002bdc:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE1);
34002be0:	f009 f908 	bl	3400bdf4 <HAL_DCMIPP_PIPE_VsyncEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_FRAME) != 0U)
34002be4:	03b3      	lsls	r3, r6, #14
34002be6:	d516      	bpl.n	34002c16 <HAL_DCMIPP_IRQHandler+0x136>
    if ((cmierflags & DCMIPP_IT_PIPE1_FRAME) != 0U)
34002be8:	03a8      	lsls	r0, r5, #14
34002bea:	d514      	bpl.n	34002c16 <HAL_DCMIPP_IRQHandler+0x136>
      if ((hdcmipp->Instance->P1FCTCR & DCMIPP_P1FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002bec:	6823      	ldr	r3, [r4, #0]
34002bee:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
34002bf2:	0751      	lsls	r1, r2, #29
34002bf4:	d507      	bpl.n	34002c06 <HAL_DCMIPP_IRQHandler+0x126>
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_FRAME | DCMIPP_IT_PIPE1_VSYNC | DCMIPP_IT_PIPE1_OVR);
34002bf6:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34002bfa:	f422 0206 	bic.w	r2, r2, #8781824	@ 0x860000
34002bfe:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
        hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_READY;
34002c02:	2201      	movs	r2, #1
34002c04:	71a2      	strb	r2, [r4, #6]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_FRAME);
34002c06:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
34002c0a:	2101      	movs	r1, #1
34002c0c:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_FRAME);
34002c0e:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE1);
34002c12:	f009 f8ff 	bl	3400be14 <HAL_DCMIPP_PIPE_FrameEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE1_OVR) != 0U)
34002c16:	0232      	lsls	r2, r6, #8
34002c18:	d516      	bpl.n	34002c48 <HAL_DCMIPP_IRQHandler+0x168>
    if ((cmierflags & DCMIPP_IT_PIPE1_OVR) != 0U)
34002c1a:	022b      	lsls	r3, r5, #8
34002c1c:	d514      	bpl.n	34002c48 <HAL_DCMIPP_IRQHandler+0x168>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
34002c1e:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34002c20:	2101      	movs	r1, #1
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
34002c22:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34002c26:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE1_OVR);
34002c28:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
34002c2c:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE1_OVR;
34002c30:	68a2      	ldr	r2, [r4, #8]
34002c32:	f042 0210 	orr.w	r2, r2, #16
34002c36:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE1_OVR);
34002c38:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
34002c3c:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->PipeState[1] = HAL_DCMIPP_PIPE_STATE_ERROR;
34002c40:	2304      	movs	r3, #4
34002c42:	71a3      	strb	r3, [r4, #6]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE1);
34002c44:	f7ff ff4a 	bl	34002adc <HAL_DCMIPP_PIPE_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_LINE) != 0U)
34002c48:	01f0      	lsls	r0, r6, #7
34002c4a:	d50a      	bpl.n	34002c62 <HAL_DCMIPP_IRQHandler+0x182>
    if ((cmierflags & DCMIPP_IT_PIPE2_LINE) != 0U)
34002c4c:	01e9      	lsls	r1, r5, #7
34002c4e:	d508      	bpl.n	34002c62 <HAL_DCMIPP_IRQHandler+0x182>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_LINE);
34002c50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
34002c54:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
34002c56:	2102      	movs	r1, #2
34002c58:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_LINE);
34002c5a:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_LineEventCallback(hdcmipp, DCMIPP_PIPE2);
34002c5e:	f7ff ff3b 	bl	34002ad8 <HAL_DCMIPP_PIPE_LineEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_VSYNC) != 0U)
34002c62:	0172      	lsls	r2, r6, #5
34002c64:	d50a      	bpl.n	34002c7c <HAL_DCMIPP_IRQHandler+0x19c>
    if ((cmierflags & DCMIPP_IT_PIPE2_VSYNC) != 0U)
34002c66:	016b      	lsls	r3, r5, #5
34002c68:	d508      	bpl.n	34002c7c <HAL_DCMIPP_IRQHandler+0x19c>
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_VSYNC);
34002c6a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34002c6e:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
34002c70:	2102      	movs	r1, #2
34002c72:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_VSYNC);
34002c74:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_VsyncEventCallback(hdcmipp, DCMIPP_PIPE2);
34002c78:	f009 f8bc 	bl	3400bdf4 <HAL_DCMIPP_PIPE_VsyncEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_FRAME) != 0U)
34002c7c:	01b0      	lsls	r0, r6, #6
34002c7e:	d516      	bpl.n	34002cae <HAL_DCMIPP_IRQHandler+0x1ce>
    if ((cmierflags & DCMIPP_IT_PIPE2_FRAME) != 0U)
34002c80:	01a9      	lsls	r1, r5, #6
34002c82:	d514      	bpl.n	34002cae <HAL_DCMIPP_IRQHandler+0x1ce>
      if ((hdcmipp->Instance->P2FCTCR & DCMIPP_P2FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002c84:	6823      	ldr	r3, [r4, #0]
34002c86:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
34002c8a:	0752      	lsls	r2, r2, #29
34002c8c:	d507      	bpl.n	34002c9e <HAL_DCMIPP_IRQHandler+0x1be>
        __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_FRAME | DCMIPP_IT_PIPE2_VSYNC | DCMIPP_IT_PIPE2_OVR);
34002c8e:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34002c92:	f022 4206 	bic.w	r2, r2, #2248146944	@ 0x86000000
34002c96:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
        hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_READY;
34002c9a:	2201      	movs	r2, #1
34002c9c:	71e2      	strb	r2, [r4, #7]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_FRAME);
34002c9e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
34002ca2:	2102      	movs	r1, #2
34002ca4:	4620      	mov	r0, r4
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_FRAME);
34002ca6:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      HAL_DCMIPP_PIPE_FrameEventCallback(hdcmipp, DCMIPP_PIPE2);
34002caa:	f009 f8b3 	bl	3400be14 <HAL_DCMIPP_PIPE_FrameEventCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PIPE2_OVR) != 0U)
34002cae:	2e00      	cmp	r6, #0
34002cb0:	da16      	bge.n	34002ce0 <HAL_DCMIPP_IRQHandler+0x200>
    if ((cmierflags & DCMIPP_IT_PIPE2_OVR) != 0U)
34002cb2:	2d00      	cmp	r5, #0
34002cb4:	da14      	bge.n	34002ce0 <HAL_DCMIPP_IRQHandler+0x200>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34002cb6:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
34002cb8:	2102      	movs	r1, #2
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34002cba:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
34002cbe:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PIPE2_OVR);
34002cc0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
34002cc4:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PIPE2_OVR;
34002cc8:	68a2      	ldr	r2, [r4, #8]
34002cca:	f042 0220 	orr.w	r2, r2, #32
34002cce:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PIPE2_OVR);
34002cd0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
34002cd4:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->PipeState[2] = HAL_DCMIPP_PIPE_STATE_ERROR;
34002cd8:	2304      	movs	r3, #4
34002cda:	71e3      	strb	r3, [r4, #7]
      HAL_DCMIPP_PIPE_ErrorCallback(hdcmipp, DCMIPP_PIPE2);
34002cdc:	f7ff fefe 	bl	34002adc <HAL_DCMIPP_PIPE_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_PARALLEL_SYNC_ERROR) != 0U)
34002ce0:	0670      	lsls	r0, r6, #25
34002ce2:	d514      	bpl.n	34002d0e <HAL_DCMIPP_IRQHandler+0x22e>
    if ((cmierflags & DCMIPP_IT_PARALLEL_SYNC_ERROR) != 0U)
34002ce4:	0669      	lsls	r1, r5, #25
34002ce6:	d512      	bpl.n	34002d0e <HAL_DCMIPP_IRQHandler+0x22e>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
34002ce8:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34002cea:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
34002cec:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34002cf0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
34002cf4:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_PARALLEL_SYNC;
34002cf8:	68a2      	ldr	r2, [r4, #8]
34002cfa:	f042 0202 	orr.w	r2, r2, #2
34002cfe:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_PARALLEL_SYNC_ERROR);
34002d00:	2240      	movs	r2, #64	@ 0x40
34002d02:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34002d06:	2304      	movs	r3, #4
34002d08:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34002d0a:	f7ff fee8 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((cmsr2flags & DCMIPP_FLAG_AXI_TRANSFER_ERROR) != 0U)
34002d0e:	06b2      	lsls	r2, r6, #26
34002d10:	d514      	bpl.n	34002d3c <HAL_DCMIPP_IRQHandler+0x25c>
    if ((cmierflags & DCMIPP_IT_AXI_TRANSFER_ERROR) != 0U)
34002d12:	06ab      	lsls	r3, r5, #26
34002d14:	d512      	bpl.n	34002d3c <HAL_DCMIPP_IRQHandler+0x25c>
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_AXI_TRANSFER_ERROR);
34002d16:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34002d18:	4620      	mov	r0, r4
      __HAL_DCMIPP_DISABLE_IT(hdcmipp, DCMIPP_IT_AXI_TRANSFER_ERROR);
34002d1a:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
34002d1e:	f022 0220 	bic.w	r2, r2, #32
34002d22:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0
      hdcmipp->ErrorCode |= HAL_DCMIPP_ERROR_AXI_TRANSFER;
34002d26:	68a2      	ldr	r2, [r4, #8]
34002d28:	f042 0201 	orr.w	r2, r2, #1
34002d2c:	60a2      	str	r2, [r4, #8]
      __HAL_DCMIPP_CLEAR_FLAG(hdcmipp, DCMIPP_FLAG_AXI_TRANSFER_ERROR);
34002d2e:	2220      	movs	r2, #32
34002d30:	f8c3 23fc 	str.w	r2, [r3, #1020]	@ 0x3fc
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
34002d34:	2304      	movs	r3, #4
34002d36:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34002d38:	f7ff fed1 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
}
34002d3c:	bd70      	pop	{r4, r5, r6, pc}

34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>:
  * @brief  Line Error callback on the Data Lane
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  DataLane
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_LineErrorCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t DataLane)
34002d3e:	4770      	bx	lr

34002d40 <HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback>:
/**
  * @brief  Clock Changer Fifo Full Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback(DCMIPP_HandleTypeDef *hdcmipp)
34002d40:	4770      	bx	lr

34002d42 <HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback>:
/**
  * @brief  Short Packet Detection Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(DCMIPP_HandleTypeDef *hdcmipp)
34002d42:	4770      	bx	lr

34002d44 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>:
  * @brief  End Of Frame Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  VirtualChannel
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_EndOfFrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t VirtualChannel)
34002d44:	4770      	bx	lr

34002d46 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>:
  * @brief  Start Of Frame Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  VirtualChannel
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_StartOfFrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t VirtualChannel)
34002d46:	4770      	bx	lr

34002d48 <HAL_DCMIPP_CSI_TimerCounterEventCallback>:
  * @brief  Timer Counter Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Timer
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_TimerCounterEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Timer)
34002d48:	4770      	bx	lr

34002d4a <HAL_DCMIPP_CSI_LineByteEventCallback>:
  * @brief  Line Byte Event Callback
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @param  Counter
  * @retval None
  */
__weak void HAL_DCMIPP_CSI_LineByteEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Counter)
34002d4a:	4770      	bx	lr

34002d4c <HAL_DCMIPP_CSI_IRQHandler>:
  uint32_t sr0flags = READ_REG(csi_instance->SR0);
34002d4c:	4bb5      	ldr	r3, [pc, #724]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
{
34002d4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t sr0flags = READ_REG(csi_instance->SR0);
34002d52:	f8d3 6090 	ldr.w	r6, [r3, #144]	@ 0x90
{
34002d56:	4604      	mov	r4, r0
  if ((sr0flags & DCMIPP_CSI_FLAG_CCFIFO) != 0U)
34002d58:	02b2      	lsls	r2, r6, #10
  uint32_t sr1flags = READ_REG(csi_instance->SR1);
34002d5a:	f8d3 8094 	ldr.w	r8, [r3, #148]	@ 0x94
  uint32_t ier0_flags = READ_REG(csi_instance->IER0);
34002d5e:	f8d3 5080 	ldr.w	r5, [r3, #128]	@ 0x80
  uint32_t ier1_flags = READ_REG(csi_instance->IER1);
34002d62:	f8d3 7084 	ldr.w	r7, [r3, #132]	@ 0x84
  if ((sr0flags & DCMIPP_CSI_FLAG_CCFIFO) != 0U)
34002d66:	d50d      	bpl.n	34002d84 <HAL_DCMIPP_CSI_IRQHandler+0x38>
    if ((ier0_flags & DCMIPP_CSI_IT_CCFIFO) != 0U)
34002d68:	02a9      	lsls	r1, r5, #10
34002d6a:	d50b      	bpl.n	34002d84 <HAL_DCMIPP_CSI_IRQHandler+0x38>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CCFIFO);
34002d6c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34002d70:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
34002d74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CCFIFO);
34002d78:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
34002d7c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback(hdcmipp);
34002d80:	f7ff ffde 	bl	34002d40 <HAL_DCMIPP_CSI_ClockChangerFifoFullEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_LB3) != 0U)
34002d84:	0732      	lsls	r2, r6, #28
34002d86:	d515      	bpl.n	34002db4 <HAL_DCMIPP_CSI_IRQHandler+0x68>
    if ((ier0_flags & DCMIPP_CSI_IT_LB3) != 0U)
34002d88:	072b      	lsls	r3, r5, #28
34002d8a:	d513      	bpl.n	34002db4 <HAL_DCMIPP_CSI_IRQHandler+0x68>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002d8c:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
34002d8e:	2103      	movs	r1, #3
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002d90:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
34002d94:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002d96:	f013 0f04 	tst.w	r3, #4
34002d9a:	4ba2      	ldr	r3, [pc, #648]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB3);
34002d9c:	bf1e      	ittt	ne
34002d9e:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002da2:	f022 0208 	bicne.w	r2, r2, #8
34002da6:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB3);
34002daa:	2208      	movs	r2, #8
34002dac:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER3);
34002db0:	f7ff ffcb 	bl	34002d4a <HAL_DCMIPP_CSI_LineByteEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_LB2) != 0U)
34002db4:	0770      	lsls	r0, r6, #29
34002db6:	d515      	bpl.n	34002de4 <HAL_DCMIPP_CSI_IRQHandler+0x98>
    if ((ier0_flags & DCMIPP_CSI_IT_LB2) != 0U)
34002db8:	0769      	lsls	r1, r5, #29
34002dba:	d513      	bpl.n	34002de4 <HAL_DCMIPP_CSI_IRQHandler+0x98>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002dbc:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
34002dbe:	2102      	movs	r1, #2
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002dc0:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
34002dc4:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002dc6:	f013 0f04 	tst.w	r3, #4
34002dca:	4b96      	ldr	r3, [pc, #600]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB2);
34002dcc:	bf1e      	ittt	ne
34002dce:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002dd2:	f022 0204 	bicne.w	r2, r2, #4
34002dd6:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB2);
34002dda:	2204      	movs	r2, #4
34002ddc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER2);
34002de0:	f7ff ffb3 	bl	34002d4a <HAL_DCMIPP_CSI_LineByteEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_LB1) != 0U)
34002de4:	07b2      	lsls	r2, r6, #30
34002de6:	d515      	bpl.n	34002e14 <HAL_DCMIPP_CSI_IRQHandler+0xc8>
    if ((ier0_flags & DCMIPP_CSI_IT_LB1) != 0U)
34002de8:	07ab      	lsls	r3, r5, #30
34002dea:	d513      	bpl.n	34002e14 <HAL_DCMIPP_CSI_IRQHandler+0xc8>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002dec:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
34002dee:	2101      	movs	r1, #1
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002df0:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
34002df4:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002df6:	f013 0f04 	tst.w	r3, #4
34002dfa:	4b8a      	ldr	r3, [pc, #552]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB1);
34002dfc:	bf1e      	ittt	ne
34002dfe:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002e02:	f022 0202 	bicne.w	r2, r2, #2
34002e06:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB1);
34002e0a:	2202      	movs	r2, #2
34002e0c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER1);
34002e10:	f7ff ff9b 	bl	34002d4a <HAL_DCMIPP_CSI_LineByteEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_LB0) != 0U)
34002e14:	07f0      	lsls	r0, r6, #31
34002e16:	d515      	bpl.n	34002e44 <HAL_DCMIPP_CSI_IRQHandler+0xf8>
    if ((ier0_flags & DCMIPP_CSI_IT_LB0) != 0U)
34002e18:	07e9      	lsls	r1, r5, #31
34002e1a:	d513      	bpl.n	34002e44 <HAL_DCMIPP_CSI_IRQHandler+0xf8>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e1c:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
34002e1e:	2100      	movs	r1, #0
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e20:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
34002e24:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e26:	f013 0f04 	tst.w	r3, #4
34002e2a:	4b7e      	ldr	r3, [pc, #504]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_LB0);
34002e2c:	bf1e      	ittt	ne
34002e2e:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002e32:	f022 0201 	bicne.w	r2, r2, #1
34002e36:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_LB0);
34002e3a:	2201      	movs	r2, #1
34002e3c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_LineByteEventCallback(hdcmipp, DCMIPP_CSI_COUNTER0);
34002e40:	f7ff ff83 	bl	34002d4a <HAL_DCMIPP_CSI_LineByteEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_EOF3) != 0U)
34002e44:	0432      	lsls	r2, r6, #16
34002e46:	d516      	bpl.n	34002e76 <HAL_DCMIPP_CSI_IRQHandler+0x12a>
    if ((ier0_flags & DCMIPP_CSI_IT_EOF3) != 0U)
34002e48:	042b      	lsls	r3, r5, #16
34002e4a:	d514      	bpl.n	34002e76 <HAL_DCMIPP_CSI_IRQHandler+0x12a>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e4c:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34002e4e:	2103      	movs	r1, #3
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e50:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34002e54:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e56:	f013 0f04 	tst.w	r3, #4
34002e5a:	4b72      	ldr	r3, [pc, #456]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF3);
34002e5c:	bf1e      	ittt	ne
34002e5e:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002e62:	f422 4200 	bicne.w	r2, r2, #32768	@ 0x8000
34002e66:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF3);
34002e6a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34002e6e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34002e72:	f7ff ff67 	bl	34002d44 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_EOF2) != 0U)
34002e76:	0470      	lsls	r0, r6, #17
34002e78:	d516      	bpl.n	34002ea8 <HAL_DCMIPP_CSI_IRQHandler+0x15c>
    if ((ier0_flags & DCMIPP_CSI_IT_EOF2) != 0U)
34002e7a:	0469      	lsls	r1, r5, #17
34002e7c:	d514      	bpl.n	34002ea8 <HAL_DCMIPP_CSI_IRQHandler+0x15c>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e7e:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34002e80:	2102      	movs	r1, #2
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e82:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34002e86:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002e88:	f013 0f04 	tst.w	r3, #4
34002e8c:	4b65      	ldr	r3, [pc, #404]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF2);
34002e8e:	bf1e      	ittt	ne
34002e90:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002e94:	f422 4280 	bicne.w	r2, r2, #16384	@ 0x4000
34002e98:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF2);
34002e9c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
34002ea0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34002ea4:	f7ff ff4e 	bl	34002d44 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_EOF1) != 0U)
34002ea8:	04b2      	lsls	r2, r6, #18
34002eaa:	d516      	bpl.n	34002eda <HAL_DCMIPP_CSI_IRQHandler+0x18e>
    if ((ier0_flags & DCMIPP_CSI_IT_EOF1) != 0U)
34002eac:	04ab      	lsls	r3, r5, #18
34002eae:	d514      	bpl.n	34002eda <HAL_DCMIPP_CSI_IRQHandler+0x18e>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002eb0:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34002eb2:	2101      	movs	r1, #1
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002eb4:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34002eb8:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002eba:	f013 0f04 	tst.w	r3, #4
34002ebe:	4b59      	ldr	r3, [pc, #356]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF1);
34002ec0:	bf1e      	ittt	ne
34002ec2:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002ec6:	f422 5200 	bicne.w	r2, r2, #8192	@ 0x2000
34002eca:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF1);
34002ece:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
34002ed2:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34002ed6:	f7ff ff35 	bl	34002d44 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_EOF0) != 0U)
34002eda:	04f0      	lsls	r0, r6, #19
34002edc:	d516      	bpl.n	34002f0c <HAL_DCMIPP_CSI_IRQHandler+0x1c0>
    if ((ier0_flags & DCMIPP_CSI_IT_EOF0) != 0U)
34002ede:	04e9      	lsls	r1, r5, #19
34002ee0:	d514      	bpl.n	34002f0c <HAL_DCMIPP_CSI_IRQHandler+0x1c0>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002ee2:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34002ee4:	2100      	movs	r1, #0
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002ee6:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34002eea:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002eec:	f013 0f04 	tst.w	r3, #4
34002ef0:	4b4c      	ldr	r3, [pc, #304]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EOF0);
34002ef2:	bf1e      	ittt	ne
34002ef4:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002ef8:	f422 5280 	bicne.w	r2, r2, #4096	@ 0x1000
34002efc:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_EOF0);
34002f00:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34002f04:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_EndOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34002f08:	f7ff ff1c 	bl	34002d44 <HAL_DCMIPP_CSI_EndOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SOF3) != 0U)
34002f0c:	0532      	lsls	r2, r6, #20
34002f0e:	d516      	bpl.n	34002f3e <HAL_DCMIPP_CSI_IRQHandler+0x1f2>
    if ((ier0_flags & DCMIPP_CSI_IT_SOF3) != 0U)
34002f10:	052b      	lsls	r3, r5, #20
34002f12:	d514      	bpl.n	34002f3e <HAL_DCMIPP_CSI_IRQHandler+0x1f2>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f14:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34002f16:	2103      	movs	r1, #3
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f18:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34002f1c:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f1e:	f013 0f04 	tst.w	r3, #4
34002f22:	4b40      	ldr	r3, [pc, #256]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF3);
34002f24:	bf1e      	ittt	ne
34002f26:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002f2a:	f422 6200 	bicne.w	r2, r2, #2048	@ 0x800
34002f2e:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF3);
34002f32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
34002f36:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL3);
34002f3a:	f7ff ff04 	bl	34002d46 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SOF2) != 0U)
34002f3e:	0570      	lsls	r0, r6, #21
34002f40:	d516      	bpl.n	34002f70 <HAL_DCMIPP_CSI_IRQHandler+0x224>
    if ((ier0_flags & DCMIPP_CSI_IT_SOF2) != 0U)
34002f42:	0569      	lsls	r1, r5, #21
34002f44:	d514      	bpl.n	34002f70 <HAL_DCMIPP_CSI_IRQHandler+0x224>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f46:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34002f48:	2102      	movs	r1, #2
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f4a:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34002f4e:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f50:	f013 0f04 	tst.w	r3, #4
34002f54:	4b33      	ldr	r3, [pc, #204]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF2);
34002f56:	bf1e      	ittt	ne
34002f58:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002f5c:	f422 6280 	bicne.w	r2, r2, #1024	@ 0x400
34002f60:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF2);
34002f64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
34002f68:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL2);
34002f6c:	f7ff feeb 	bl	34002d46 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SOF1) != 0U)
34002f70:	05b2      	lsls	r2, r6, #22
34002f72:	d516      	bpl.n	34002fa2 <HAL_DCMIPP_CSI_IRQHandler+0x256>
    if ((ier0_flags & DCMIPP_CSI_IT_SOF1) != 0U)
34002f74:	05ab      	lsls	r3, r5, #22
34002f76:	d514      	bpl.n	34002fa2 <HAL_DCMIPP_CSI_IRQHandler+0x256>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f78:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34002f7a:	2101      	movs	r1, #1
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f7c:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34002f80:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002f82:	f013 0f04 	tst.w	r3, #4
34002f86:	4b27      	ldr	r3, [pc, #156]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF1);
34002f88:	bf1e      	ittt	ne
34002f8a:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002f8e:	f422 7200 	bicne.w	r2, r2, #512	@ 0x200
34002f92:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF1);
34002f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
34002f9a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL1);
34002f9e:	f7ff fed2 	bl	34002d46 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SOF0) != 0U)
34002fa2:	05f0      	lsls	r0, r6, #23
34002fa4:	d516      	bpl.n	34002fd4 <HAL_DCMIPP_CSI_IRQHandler+0x288>
    if ((ier0_flags & DCMIPP_CSI_IT_SOF0) != 0U)
34002fa6:	05e9      	lsls	r1, r5, #23
34002fa8:	d514      	bpl.n	34002fd4 <HAL_DCMIPP_CSI_IRQHandler+0x288>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002faa:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34002fac:	2100      	movs	r1, #0
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002fae:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34002fb2:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002fb4:	f013 0f04 	tst.w	r3, #4
34002fb8:	4b1a      	ldr	r3, [pc, #104]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SOF0);
34002fba:	bf1e      	ittt	ne
34002fbc:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002fc0:	f422 7280 	bicne.w	r2, r2, #256	@ 0x100
34002fc4:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SOF0);
34002fc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
34002fcc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_StartOfFrameEventCallback(hdcmipp, DCMIPP_VIRTUAL_CHANNEL0);
34002fd0:	f7ff feb9 	bl	34002d46 <HAL_DCMIPP_CSI_StartOfFrameEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_TIM3) != 0U)
34002fd4:	0632      	lsls	r2, r6, #24
34002fd6:	d515      	bpl.n	34003004 <HAL_DCMIPP_CSI_IRQHandler+0x2b8>
    if ((ier0_flags & DCMIPP_CSI_IT_TIM3) != 0U)
34002fd8:	062b      	lsls	r3, r5, #24
34002fda:	d513      	bpl.n	34003004 <HAL_DCMIPP_CSI_IRQHandler+0x2b8>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002fdc:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
34002fde:	2103      	movs	r1, #3
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002fe0:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
34002fe4:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34002fe6:	f013 0f04 	tst.w	r3, #4
34002fea:	4b0e      	ldr	r3, [pc, #56]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM3);
34002fec:	bf1e      	ittt	ne
34002fee:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34002ff2:	f022 0280 	bicne.w	r2, r2, #128	@ 0x80
34002ff6:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM3);
34002ffa:	2280      	movs	r2, #128	@ 0x80
34002ffc:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER3);
34003000:	f7ff fea2 	bl	34002d48 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_TIM2) != 0U)
34003004:	0670      	lsls	r0, r6, #25
34003006:	d519      	bpl.n	3400303c <HAL_DCMIPP_CSI_IRQHandler+0x2f0>
    if ((ier0_flags & DCMIPP_CSI_IT_TIM2) != 0U)
34003008:	0669      	lsls	r1, r5, #25
3400300a:	d517      	bpl.n	3400303c <HAL_DCMIPP_CSI_IRQHandler+0x2f0>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
3400300c:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
3400300e:	2102      	movs	r1, #2
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34003010:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
34003014:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34003016:	f013 0f04 	tst.w	r3, #4
3400301a:	4b02      	ldr	r3, [pc, #8]	@ (34003024 <HAL_DCMIPP_CSI_IRQHandler+0x2d8>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM2);
3400301c:	bf18      	it	ne
3400301e:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
34003022:	e001      	b.n	34003028 <HAL_DCMIPP_CSI_IRQHandler+0x2dc>
34003024:	58006000 	.word	0x58006000
34003028:	bf1c      	itt	ne
3400302a:	f022 0240 	bicne.w	r2, r2, #64	@ 0x40
3400302e:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM2);
34003032:	2240      	movs	r2, #64	@ 0x40
34003034:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER2);
34003038:	f7ff fe86 	bl	34002d48 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_TIM1) != 0U)
3400303c:	06b2      	lsls	r2, r6, #26
3400303e:	d515      	bpl.n	3400306c <HAL_DCMIPP_CSI_IRQHandler+0x320>
    if ((ier0_flags & DCMIPP_CSI_IT_TIM1) != 0U)
34003040:	06ab      	lsls	r3, r5, #26
34003042:	d513      	bpl.n	3400306c <HAL_DCMIPP_CSI_IRQHandler+0x320>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34003044:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
34003046:	2101      	movs	r1, #1
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34003048:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
3400304c:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
3400304e:	f013 0f04 	tst.w	r3, #4
34003052:	4bb9      	ldr	r3, [pc, #740]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM1);
34003054:	bf1e      	ittt	ne
34003056:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
3400305a:	f022 0220 	bicne.w	r2, r2, #32
3400305e:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM1);
34003062:	2220      	movs	r2, #32
34003064:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER1);
34003068:	f7ff fe6e 	bl	34002d48 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_TIM0) != 0U)
3400306c:	06f0      	lsls	r0, r6, #27
3400306e:	d515      	bpl.n	3400309c <HAL_DCMIPP_CSI_IRQHandler+0x350>
    if ((ier0_flags & DCMIPP_CSI_IT_TIM0) != 0U)
34003070:	06e9      	lsls	r1, r5, #27
34003072:	d513      	bpl.n	3400309c <HAL_DCMIPP_CSI_IRQHandler+0x350>
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34003074:	6823      	ldr	r3, [r4, #0]
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
34003076:	2100      	movs	r1, #0
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
34003078:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
3400307c:	4620      	mov	r0, r4
      if ((hdcmipp->Instance->P0FCTCR & DCMIPP_P0FCTCR_CPTMODE) == DCMIPP_MODE_SNAPSHOT)
3400307e:	f013 0f04 	tst.w	r3, #4
34003082:	4bad      	ldr	r3, [pc, #692]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
        __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_TIM0);
34003084:	bf1e      	ittt	ne
34003086:	f8d3 2080 	ldrne.w	r2, [r3, #128]	@ 0x80
3400308a:	f022 0210 	bicne.w	r2, r2, #16
3400308e:	f8c3 2080 	strne.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_TIM0);
34003092:	2210      	movs	r2, #16
34003094:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_TimerCounterEventCallback(hdcmipp, DCMIPP_CSI_TIMER0);
34003098:	f7ff fe56 	bl	34002d48 <HAL_DCMIPP_CSI_TimerCounterEventCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SYNCERR) != 0U)
3400309c:	0072      	lsls	r2, r6, #1
3400309e:	d513      	bpl.n	340030c8 <HAL_DCMIPP_CSI_IRQHandler+0x37c>
    if ((ier0_flags & DCMIPP_CSI_IT_SYNCERR) != 0U)
340030a0:	006b      	lsls	r3, r5, #1
340030a2:	d511      	bpl.n	340030c8 <HAL_DCMIPP_CSI_IRQHandler+0x37c>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SYNCERR);
340030a4:	4ba4      	ldr	r3, [pc, #656]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340030a6:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SYNCERR);
340030a8:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
340030ac:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
340030b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SYNCERR);
340030b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
340030b8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SYNC;
340030bc:	68a3      	ldr	r3, [r4, #8]
340030be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
340030c2:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340030c4:	f7ff fd0b 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_WDERR) != 0U)
340030c8:	00b0      	lsls	r0, r6, #2
340030ca:	d513      	bpl.n	340030f4 <HAL_DCMIPP_CSI_IRQHandler+0x3a8>
    if ((ier0_flags & DCMIPP_CSI_IT_WDERR) != 0U)
340030cc:	00a9      	lsls	r1, r5, #2
340030ce:	d511      	bpl.n	340030f4 <HAL_DCMIPP_CSI_IRQHandler+0x3a8>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_WDERR);
340030d0:	4b99      	ldr	r3, [pc, #612]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340030d2:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_WDERR);
340030d4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
340030d8:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
340030dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_WDERR);
340030e0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
340030e4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_WDG;
340030e8:	68a3      	ldr	r3, [r4, #8]
340030ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
340030ee:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340030f0:	f7ff fcf5 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SPKTERR) != 0U)
340030f4:	00f2      	lsls	r2, r6, #3
340030f6:	d513      	bpl.n	34003120 <HAL_DCMIPP_CSI_IRQHandler+0x3d4>
    if ((ier0_flags & DCMIPP_CSI_IT_SPKTERR) != 0U)
340030f8:	00eb      	lsls	r3, r5, #3
340030fa:	d511      	bpl.n	34003120 <HAL_DCMIPP_CSI_IRQHandler+0x3d4>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKTERR);
340030fc:	4b8e      	ldr	r3, [pc, #568]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340030fe:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKTERR);
34003100:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34003104:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
34003108:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SPKTERR);
3400310c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
34003110:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SPKT;
34003114:	68a3      	ldr	r3, [r4, #8]
34003116:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
3400311a:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400311c:	f7ff fcdf 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_IDERR) != 0U)
34003120:	0130      	lsls	r0, r6, #4
34003122:	d513      	bpl.n	3400314c <HAL_DCMIPP_CSI_IRQHandler+0x400>
    if ((ier0_flags & DCMIPP_CSI_IT_IDERR) != 0U)
34003124:	0129      	lsls	r1, r5, #4
34003126:	d511      	bpl.n	3400314c <HAL_DCMIPP_CSI_IRQHandler+0x400>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_IDERR);
34003128:	4b83      	ldr	r3, [pc, #524]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
3400312a:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_IDERR);
3400312c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34003130:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
34003134:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_IDERR);
34003138:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
3400313c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DATA_ID;
34003140:	68a3      	ldr	r3, [r4, #8]
34003142:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
34003146:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34003148:	f7ff fcc9 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_CECCERR) != 0U)
3400314c:	0172      	lsls	r2, r6, #5
3400314e:	d513      	bpl.n	34003178 <HAL_DCMIPP_CSI_IRQHandler+0x42c>
    if ((ier0_flags & DCMIPP_CSI_IT_CECCERR) != 0U)
34003150:	016b      	lsls	r3, r5, #5
34003152:	d511      	bpl.n	34003178 <HAL_DCMIPP_CSI_IRQHandler+0x42c>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CECCERR);
34003154:	4b78      	ldr	r3, [pc, #480]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34003156:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CECCERR);
34003158:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
3400315c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
34003160:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CECCERR);
34003164:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
34003168:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_CECC;
3400316c:	68a3      	ldr	r3, [r4, #8]
3400316e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
34003172:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34003174:	f7ff fcb3 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_ECCERR) != 0U)
34003178:	01b0      	lsls	r0, r6, #6
3400317a:	d513      	bpl.n	340031a4 <HAL_DCMIPP_CSI_IRQHandler+0x458>
    if ((ier0_flags & DCMIPP_CSI_IT_ECCERR) != 0U)
3400317c:	01a9      	lsls	r1, r5, #6
3400317e:	d511      	bpl.n	340031a4 <HAL_DCMIPP_CSI_IRQHandler+0x458>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECCERR);
34003180:	4b6d      	ldr	r3, [pc, #436]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
34003182:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECCERR);
34003184:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34003188:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
3400318c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_ECCERR);
34003190:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
34003194:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_ECC;
34003198:	68a3      	ldr	r3, [r4, #8]
3400319a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
3400319e:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340031a0:	f7ff fc9d 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_CRCERR) != 0U)
340031a4:	01f2      	lsls	r2, r6, #7
340031a6:	d513      	bpl.n	340031d0 <HAL_DCMIPP_CSI_IRQHandler+0x484>
    if ((ier0_flags & DCMIPP_CSI_IT_CRCERR) != 0U)
340031a8:	01eb      	lsls	r3, r5, #7
340031aa:	d511      	bpl.n	340031d0 <HAL_DCMIPP_CSI_IRQHandler+0x484>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CRCERR);
340031ac:	4b62      	ldr	r3, [pc, #392]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340031ae:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_CRCERR);
340031b0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
340031b4:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
340031b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_CRCERR);
340031bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
340031c0:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_CRC;
340031c4:	68a3      	ldr	r3, [r4, #8]
340031c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
340031ca:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_ErrorCallback(hdcmipp);
340031cc:	f7ff fc87 	bl	34002ade <HAL_DCMIPP_ErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTDL0) != 0U)
340031d0:	f018 0f01 	tst.w	r8, #1
340031d4:	d014      	beq.n	34003200 <HAL_DCMIPP_CSI_IRQHandler+0x4b4>
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTDL0) != 0U)
340031d6:	07f8      	lsls	r0, r7, #31
340031d8:	d512      	bpl.n	34003200 <HAL_DCMIPP_CSI_IRQHandler+0x4b4>
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL0);
340031da:	2101      	movs	r1, #1
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL0);
340031dc:	4b56      	ldr	r3, [pc, #344]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
340031de:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL0);
340031e0:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
340031e4:	f022 0201 	bic.w	r2, r2, #1
340031e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL0);
340031ec:	f8c3 1104 	str.w	r1, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT;
340031f0:	68a3      	ldr	r3, [r4, #8]
340031f2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
340031f6:	60a3      	str	r3, [r4, #8]
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
340031f8:	2304      	movs	r3, #4
340031fa:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
340031fc:	f7ff fd9f 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTSYNCDL0) != 0U)
34003200:	f018 0f02 	tst.w	r8, #2
34003204:	d015      	beq.n	34003232 <HAL_DCMIPP_CSI_IRQHandler+0x4e6>
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTSYNCDL0) != 0U)
34003206:	07b9      	lsls	r1, r7, #30
34003208:	d513      	bpl.n	34003232 <HAL_DCMIPP_CSI_IRQHandler+0x4e6>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL0);
3400320a:	4b4b      	ldr	r3, [pc, #300]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400320c:	2101      	movs	r1, #1
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL0);
3400320e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34003212:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL0);
34003214:	f022 0202 	bic.w	r2, r2, #2
34003218:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTSYNCDL0);
3400321c:	2202      	movs	r2, #2
3400321e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT_SYNC;
34003222:	68a3      	ldr	r3, [r4, #8]
34003224:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
34003228:	60a3      	str	r3, [r4, #8]
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
3400322a:	2304      	movs	r3, #4
3400322c:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400322e:	f7ff fd86 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_EESCDL0) != 0U)
34003232:	f018 0f04 	tst.w	r8, #4
34003236:	d013      	beq.n	34003260 <HAL_DCMIPP_CSI_IRQHandler+0x514>
    if ((ier1_flags & DCMIPP_CSI_IT_EESCDL0) != 0U)
34003238:	077a      	lsls	r2, r7, #29
3400323a:	d511      	bpl.n	34003260 <HAL_DCMIPP_CSI_IRQHandler+0x514>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL0);
3400323c:	4b3e      	ldr	r3, [pc, #248]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400323e:	2101      	movs	r1, #1
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL0);
34003240:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34003244:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL0);
34003246:	f022 0204 	bic.w	r2, r2, #4
3400324a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_EESCDL0);
3400324e:	2204      	movs	r2, #4
34003250:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_ESCAPE;
34003254:	68a3      	ldr	r3, [r4, #8]
34003256:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
3400325a:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400325c:	f7ff fd6f 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ESYNCESCDL0) != 0U)
34003260:	f018 0f08 	tst.w	r8, #8
34003264:	d013      	beq.n	3400328e <HAL_DCMIPP_CSI_IRQHandler+0x542>
    if ((ier1_flags & DCMIPP_CSI_IT_ESYNCESCDL0) != 0U)
34003266:	073b      	lsls	r3, r7, #28
34003268:	d511      	bpl.n	3400328e <HAL_DCMIPP_CSI_IRQHandler+0x542>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL0);
3400326a:	4b33      	ldr	r3, [pc, #204]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400326c:	2101      	movs	r1, #1
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL0);
3400326e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
34003272:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL0);
34003274:	f022 0208 	bic.w	r2, r2, #8
34003278:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESYNCESCDL0);
3400327c:	2208      	movs	r2, #8
3400327e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_LP_SYNC;
34003282:	68a3      	ldr	r3, [r4, #8]
34003284:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34003288:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400328a:	f7ff fd58 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ECTRLDL0) != 0U)
3400328e:	f018 0f10 	tst.w	r8, #16
34003292:	d013      	beq.n	340032bc <HAL_DCMIPP_CSI_IRQHandler+0x570>
    if ((ier1_flags & DCMIPP_CSI_IT_ECTRLDL0) != 0U)
34003294:	06f8      	lsls	r0, r7, #27
34003296:	d511      	bpl.n	340032bc <HAL_DCMIPP_CSI_IRQHandler+0x570>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL0);
34003298:	4b27      	ldr	r3, [pc, #156]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
3400329a:	2101      	movs	r1, #1
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL0);
3400329c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
340032a0:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL0);
340032a2:	f022 0210 	bic.w	r2, r2, #16
340032a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ECTRLDL0);
340032aa:	2210      	movs	r2, #16
340032ac:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_CTRL;
340032b0:	68a3      	ldr	r3, [r4, #8]
340032b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
340032b6:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE0);
340032b8:	f7ff fd41 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTDL1) != 0U)
340032bc:	f418 7f80 	tst.w	r8, #256	@ 0x100
340032c0:	d016      	beq.n	340032f0 <HAL_DCMIPP_CSI_IRQHandler+0x5a4>
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTDL1) != 0U)
340032c2:	05f9      	lsls	r1, r7, #23
340032c4:	d514      	bpl.n	340032f0 <HAL_DCMIPP_CSI_IRQHandler+0x5a4>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL1);
340032c6:	4b1c      	ldr	r3, [pc, #112]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340032c8:	2102      	movs	r1, #2
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL1);
340032ca:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340032ce:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTDL1);
340032d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
340032d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTDL1);
340032d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
340032dc:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT;
340032e0:	68a3      	ldr	r3, [r4, #8]
340032e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
340032e6:	60a3      	str	r3, [r4, #8]
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
340032e8:	2304      	movs	r3, #4
340032ea:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340032ec:	f7ff fd27 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ESOTSYNCDL1) != 0U)
340032f0:	f418 7f00 	tst.w	r8, #512	@ 0x200
340032f4:	d016      	beq.n	34003324 <HAL_DCMIPP_CSI_IRQHandler+0x5d8>
    if ((ier1_flags & DCMIPP_CSI_IT_ESOTSYNCDL1) != 0U)
340032f6:	05ba      	lsls	r2, r7, #22
340032f8:	d514      	bpl.n	34003324 <HAL_DCMIPP_CSI_IRQHandler+0x5d8>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL1);
340032fa:	4b0f      	ldr	r3, [pc, #60]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340032fc:	2102      	movs	r1, #2
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL1);
340032fe:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003302:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESOTSYNCDL1);
34003304:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
34003308:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESOTSYNCDL1);
3400330c:	f44f 7200 	mov.w	r2, #512	@ 0x200
34003310:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_SOT_SYNC;
34003314:	68a3      	ldr	r3, [r4, #8]
34003316:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
3400331a:	60a3      	str	r3, [r4, #8]
      hdcmipp->State = HAL_DCMIPP_STATE_ERROR;
3400331c:	2304      	movs	r3, #4
3400331e:	7123      	strb	r3, [r4, #4]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003320:	f7ff fd0d 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_EESCDL1) != 0U)
34003324:	f418 6f80 	tst.w	r8, #1024	@ 0x400
34003328:	d017      	beq.n	3400335a <HAL_DCMIPP_CSI_IRQHandler+0x60e>
    if ((ier1_flags & DCMIPP_CSI_IT_EESCDL1) != 0U)
3400332a:	057b      	lsls	r3, r7, #21
3400332c:	d515      	bpl.n	3400335a <HAL_DCMIPP_CSI_IRQHandler+0x60e>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL1);
3400332e:	4b02      	ldr	r3, [pc, #8]	@ (34003338 <HAL_DCMIPP_CSI_IRQHandler+0x5ec>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003330:	2102      	movs	r1, #2
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL1);
34003332:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
34003336:	e001      	b.n	3400333c <HAL_DCMIPP_CSI_IRQHandler+0x5f0>
34003338:	58006000 	.word	0x58006000
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
3400333c:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_EESCDL1);
3400333e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
34003342:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_EESCDL1);
34003346:	f44f 6280 	mov.w	r2, #1024	@ 0x400
3400334a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_ESCAPE;
3400334e:	68a3      	ldr	r3, [r4, #8]
34003350:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
34003354:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003356:	f7ff fcf2 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_FLAG_ESYNCESCDL1) != 0U)
3400335a:	f418 6f00 	tst.w	r8, #2048	@ 0x800
3400335e:	d014      	beq.n	3400338a <HAL_DCMIPP_CSI_IRQHandler+0x63e>
    if ((ier1_flags & DCMIPP_CSI_IT_ESYNCESCDL1) != 0U)
34003360:	0538      	lsls	r0, r7, #20
34003362:	d512      	bpl.n	3400338a <HAL_DCMIPP_CSI_IRQHandler+0x63e>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL1);
34003364:	4b1f      	ldr	r3, [pc, #124]	@ (340033e4 <HAL_DCMIPP_CSI_IRQHandler+0x698>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003366:	2102      	movs	r1, #2
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL1);
34003368:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
3400336c:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ESYNCESCDL1);
3400336e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
34003372:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_FLAG_ESYNCESCDL1);
34003376:	f44f 6200 	mov.w	r2, #2048	@ 0x800
3400337a:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_LP_SYNC;
3400337e:	68a3      	ldr	r3, [r4, #8]
34003380:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34003384:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003386:	f7ff fcda 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr1flags & DCMIPP_CSI_IT_ECTRLDL1) != 0U)
3400338a:	f418 5f80 	tst.w	r8, #4096	@ 0x1000
3400338e:	d014      	beq.n	340033ba <HAL_DCMIPP_CSI_IRQHandler+0x66e>
    if ((ier1_flags & DCMIPP_CSI_IT_ECTRLDL1) != 0U)
34003390:	04f9      	lsls	r1, r7, #19
34003392:	d512      	bpl.n	340033ba <HAL_DCMIPP_CSI_IRQHandler+0x66e>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
34003394:	4b13      	ldr	r3, [pc, #76]	@ (340033e4 <HAL_DCMIPP_CSI_IRQHandler+0x698>)
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
34003396:	2102      	movs	r1, #2
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
34003398:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
3400339c:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
3400339e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
340033a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_DPHY_FLAG(csi_instance, DCMIPP_CSI_IT_ECTRLDL1);
340033a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
340033aa:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
      hdcmipp->ErrorCode |= HAL_DCMIPP_CSI_ERROR_DPHY_CTRL;
340033ae:	68a3      	ldr	r3, [r4, #8]
340033b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
340033b4:	60a3      	str	r3, [r4, #8]
      HAL_DCMIPP_CSI_LineErrorCallback(hdcmipp, DCMIPP_CSI_DATA_LANE1);
340033b6:	f7ff fcc2 	bl	34002d3e <HAL_DCMIPP_CSI_LineErrorCallback>
  if ((sr0flags & DCMIPP_CSI_FLAG_SPKT) != 0U)
340033ba:	03f2      	lsls	r2, r6, #15
340033bc:	d50f      	bpl.n	340033de <HAL_DCMIPP_CSI_IRQHandler+0x692>
    if ((ier0_flags & DCMIPP_CSI_IT_SPKT) != 0U)
340033be:	03eb      	lsls	r3, r5, #15
340033c0:	d50d      	bpl.n	340033de <HAL_DCMIPP_CSI_IRQHandler+0x692>
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKT);
340033c2:	4b08      	ldr	r3, [pc, #32]	@ (340033e4 <HAL_DCMIPP_CSI_IRQHandler+0x698>)
      HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(hdcmipp);
340033c4:	4620      	mov	r0, r4
      __HAL_DCMIPP_CSI_DISABLE_IT(csi_instance, DCMIPP_CSI_IT_SPKT);
340033c6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
340033ca:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
340033ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      __HAL_DCMIPP_CSI_CLEAR_FLAG(csi_instance, DCMIPP_CSI_FLAG_SPKT);
340033d2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
340033d6:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
      HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback(hdcmipp);
340033da:	f7ff fcb2 	bl	34002d42 <HAL_DCMIPP_CSI_ShortPacketDetectionEventCallback>
}
340033de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
340033e2:	bf00      	nop
340033e4:	58006000 	.word	0x58006000

340033e8 <HAL_DMA2D_LineEventCallback>:
  * @brief  Transfer watermark callback.
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
340033e8:	4770      	bx	lr

340033ea <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @brief  CLUT Transfer Complete callback.
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
340033ea:	4770      	bx	lr

340033ec <HAL_DMA2D_IRQHandler>:
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
340033ec:	6803      	ldr	r3, [r0, #0]
{
340033ee:	b570      	push	{r4, r5, r6, lr}
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
340033f0:	685e      	ldr	r6, [r3, #4]
{
340033f2:	4604      	mov	r4, r0
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
340033f4:	07f2      	lsls	r2, r6, #31
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
340033f6:	681d      	ldr	r5, [r3, #0]
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
340033f8:	d514      	bpl.n	34003424 <HAL_DMA2D_IRQHandler+0x38>
    if ((crflags & DMA2D_IT_TE) != 0U)
340033fa:	05e9      	lsls	r1, r5, #23
340033fc:	d512      	bpl.n	34003424 <HAL_DMA2D_IRQHandler+0x38>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
340033fe:	681a      	ldr	r2, [r3, #0]
34003400:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
34003404:	601a      	str	r2, [r3, #0]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
34003406:	6e42      	ldr	r2, [r0, #100]	@ 0x64
34003408:	f042 0201 	orr.w	r2, r2, #1
3400340c:	6642      	str	r2, [r0, #100]	@ 0x64
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
3400340e:	2201      	movs	r2, #1
34003410:	609a      	str	r2, [r3, #8]
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
34003412:	2304      	movs	r3, #4
34003414:	f880 3061 	strb.w	r3, [r0, #97]	@ 0x61
      __HAL_UNLOCK(hdma2d);
34003418:	2300      	movs	r3, #0
3400341a:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
      if (hdma2d->XferErrorCallback != NULL)
3400341e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
34003420:	b103      	cbz	r3, 34003424 <HAL_DMA2D_IRQHandler+0x38>
        hdma2d->XferErrorCallback(hdma2d);
34003422:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
34003424:	06b2      	lsls	r2, r6, #26
34003426:	d516      	bpl.n	34003456 <HAL_DMA2D_IRQHandler+0x6a>
    if ((crflags & DMA2D_IT_CE) != 0U)
34003428:	04ab      	lsls	r3, r5, #18
3400342a:	d514      	bpl.n	34003456 <HAL_DMA2D_IRQHandler+0x6a>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
3400342c:	6823      	ldr	r3, [r4, #0]
3400342e:	681a      	ldr	r2, [r3, #0]
34003430:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
34003434:	601a      	str	r2, [r3, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
34003436:	2220      	movs	r2, #32
34003438:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
3400343a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3400343c:	f043 0302 	orr.w	r3, r3, #2
34003440:	6663      	str	r3, [r4, #100]	@ 0x64
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
34003442:	2304      	movs	r3, #4
34003444:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
      __HAL_UNLOCK(hdma2d);
34003448:	2300      	movs	r3, #0
3400344a:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
      if (hdma2d->XferErrorCallback != NULL)
3400344e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34003450:	b10b      	cbz	r3, 34003456 <HAL_DMA2D_IRQHandler+0x6a>
        hdma2d->XferErrorCallback(hdma2d);
34003452:	4620      	mov	r0, r4
34003454:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
34003456:	0730      	lsls	r0, r6, #28
34003458:	d516      	bpl.n	34003488 <HAL_DMA2D_IRQHandler+0x9c>
    if ((crflags & DMA2D_IT_CAE) != 0U)
3400345a:	0529      	lsls	r1, r5, #20
3400345c:	d514      	bpl.n	34003488 <HAL_DMA2D_IRQHandler+0x9c>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
3400345e:	6823      	ldr	r3, [r4, #0]
34003460:	681a      	ldr	r2, [r3, #0]
34003462:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
34003466:	601a      	str	r2, [r3, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
34003468:	2208      	movs	r2, #8
3400346a:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
3400346c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3400346e:	f043 0304 	orr.w	r3, r3, #4
34003472:	6663      	str	r3, [r4, #100]	@ 0x64
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
34003474:	2304      	movs	r3, #4
34003476:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
      __HAL_UNLOCK(hdma2d);
3400347a:	2300      	movs	r3, #0
3400347c:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
      if (hdma2d->XferErrorCallback != NULL)
34003480:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34003482:	b10b      	cbz	r3, 34003488 <HAL_DMA2D_IRQHandler+0x9c>
        hdma2d->XferErrorCallback(hdma2d);
34003484:	4620      	mov	r0, r4
34003486:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
34003488:	0772      	lsls	r2, r6, #29
3400348a:	d50b      	bpl.n	340034a4 <HAL_DMA2D_IRQHandler+0xb8>
    if ((crflags & DMA2D_IT_TW) != 0U)
3400348c:	056b      	lsls	r3, r5, #21
3400348e:	d509      	bpl.n	340034a4 <HAL_DMA2D_IRQHandler+0xb8>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
34003490:	6823      	ldr	r3, [r4, #0]
      HAL_DMA2D_LineEventCallback(hdma2d);
34003492:	4620      	mov	r0, r4
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
34003494:	681a      	ldr	r2, [r3, #0]
34003496:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
3400349a:	601a      	str	r2, [r3, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
3400349c:	2204      	movs	r2, #4
3400349e:	609a      	str	r2, [r3, #8]
      HAL_DMA2D_LineEventCallback(hdma2d);
340034a0:	f7ff ffa2 	bl	340033e8 <HAL_DMA2D_LineEventCallback>
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
340034a4:	07b0      	lsls	r0, r6, #30
340034a6:	d514      	bpl.n	340034d2 <HAL_DMA2D_IRQHandler+0xe6>
    if ((crflags & DMA2D_IT_TC) != 0U)
340034a8:	05a9      	lsls	r1, r5, #22
340034aa:	d512      	bpl.n	340034d2 <HAL_DMA2D_IRQHandler+0xe6>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
340034ac:	6823      	ldr	r3, [r4, #0]
340034ae:	681a      	ldr	r2, [r3, #0]
340034b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
340034b4:	601a      	str	r2, [r3, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
340034b6:	2202      	movs	r2, #2
340034b8:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
340034ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
340034bc:	6663      	str	r3, [r4, #100]	@ 0x64
      hdma2d->State = HAL_DMA2D_STATE_READY;
340034be:	2301      	movs	r3, #1
340034c0:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
      __HAL_UNLOCK(hdma2d);
340034c4:	2300      	movs	r3, #0
340034c6:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
      if (hdma2d->XferCpltCallback != NULL)
340034ca:	6a23      	ldr	r3, [r4, #32]
340034cc:	b10b      	cbz	r3, 340034d2 <HAL_DMA2D_IRQHandler+0xe6>
        hdma2d->XferCpltCallback(hdma2d);
340034ce:	4620      	mov	r0, r4
340034d0:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
340034d2:	06f2      	lsls	r2, r6, #27
340034d4:	d513      	bpl.n	340034fe <HAL_DMA2D_IRQHandler+0x112>
    if ((crflags & DMA2D_IT_CTC) != 0U)
340034d6:	04eb      	lsls	r3, r5, #19
340034d8:	d511      	bpl.n	340034fe <HAL_DMA2D_IRQHandler+0x112>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
340034da:	6823      	ldr	r3, [r4, #0]
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
340034dc:	4620      	mov	r0, r4
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
340034de:	681a      	ldr	r2, [r3, #0]
340034e0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
340034e4:	601a      	str	r2, [r3, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
340034e6:	2210      	movs	r2, #16
340034e8:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
340034ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
340034ec:	6663      	str	r3, [r4, #100]	@ 0x64
      hdma2d->State = HAL_DMA2D_STATE_READY;
340034ee:	2301      	movs	r3, #1
340034f0:	f884 3061 	strb.w	r3, [r4, #97]	@ 0x61
      __HAL_UNLOCK(hdma2d);
340034f4:	2300      	movs	r3, #0
340034f6:	f884 3060 	strb.w	r3, [r4, #96]	@ 0x60
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
340034fa:	f7ff ff76 	bl	340033ea <HAL_DMA2D_CLUTLoadingCpltCallback>
}
340034fe:	bd70      	pop	{r4, r5, r6, pc}

34003500 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
34003500:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t iocurrent;
  uint32_t temp;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
34003504:	4b47      	ldr	r3, [pc, #284]	@ (34003624 <HAL_GPIO_Init+0x124>)
{
34003506:	4604      	mov	r4, r0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
34003508:	4298      	cmp	r0, r3
{
3400350a:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
3400350c:	d054      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400350e:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003512:	4298      	cmp	r0, r3
34003514:	d050      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003516:	4b44      	ldr	r3, [pc, #272]	@ (34003628 <HAL_GPIO_Init+0x128>)
34003518:	4298      	cmp	r0, r3
3400351a:	d04d      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400351c:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003520:	4298      	cmp	r0, r3
34003522:	d049      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003524:	4b41      	ldr	r3, [pc, #260]	@ (3400362c <HAL_GPIO_Init+0x12c>)
34003526:	4298      	cmp	r0, r3
34003528:	d046      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400352a:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400352e:	4298      	cmp	r0, r3
34003530:	d042      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003532:	4b3f      	ldr	r3, [pc, #252]	@ (34003630 <HAL_GPIO_Init+0x130>)
34003534:	4298      	cmp	r0, r3
34003536:	d03f      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003538:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400353c:	4298      	cmp	r0, r3
3400353e:	d03b      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003540:	4b3c      	ldr	r3, [pc, #240]	@ (34003634 <HAL_GPIO_Init+0x134>)
34003542:	4298      	cmp	r0, r3
34003544:	d038      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003546:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400354a:	4298      	cmp	r0, r3
3400354c:	d034      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400354e:	4b3a      	ldr	r3, [pc, #232]	@ (34003638 <HAL_GPIO_Init+0x138>)
34003550:	4298      	cmp	r0, r3
34003552:	d031      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003554:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003558:	4298      	cmp	r0, r3
3400355a:	d02d      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400355c:	4b37      	ldr	r3, [pc, #220]	@ (3400363c <HAL_GPIO_Init+0x13c>)
3400355e:	4298      	cmp	r0, r3
34003560:	d02a      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003562:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003566:	4298      	cmp	r0, r3
34003568:	d026      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400356a:	4b35      	ldr	r3, [pc, #212]	@ (34003640 <HAL_GPIO_Init+0x140>)
3400356c:	4298      	cmp	r0, r3
3400356e:	d023      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003570:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003574:	4298      	cmp	r0, r3
34003576:	d01f      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003578:	4b32      	ldr	r3, [pc, #200]	@ (34003644 <HAL_GPIO_Init+0x144>)
3400357a:	4298      	cmp	r0, r3
3400357c:	d01c      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400357e:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003582:	4298      	cmp	r0, r3
34003584:	d018      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003586:	4b30      	ldr	r3, [pc, #192]	@ (34003648 <HAL_GPIO_Init+0x148>)
34003588:	4298      	cmp	r0, r3
3400358a:	d015      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400358c:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003590:	4298      	cmp	r0, r3
34003592:	d011      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
34003594:	4b2d      	ldr	r3, [pc, #180]	@ (3400364c <HAL_GPIO_Init+0x14c>)
34003596:	4298      	cmp	r0, r3
34003598:	d00e      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
3400359a:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400359e:	4298      	cmp	r0, r3
340035a0:	d00a      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
340035a2:	4b2b      	ldr	r3, [pc, #172]	@ (34003650 <HAL_GPIO_Init+0x150>)
340035a4:	4298      	cmp	r0, r3
340035a6:	d007      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
340035a8:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
340035ac:	4298      	cmp	r0, r3
340035ae:	d003      	beq.n	340035b8 <HAL_GPIO_Init+0xb8>
340035b0:	21ad      	movs	r1, #173	@ 0xad
340035b2:	4828      	ldr	r0, [pc, #160]	@ (34003654 <HAL_GPIO_Init+0x154>)
340035b4:	f7fe f898 	bl	340016e8 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
340035b8:	6833      	ldr	r3, [r6, #0]
340035ba:	b29a      	uxth	r2, r3
340035bc:	b112      	cbz	r2, 340035c4 <HAL_GPIO_Init+0xc4>
340035be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
340035c2:	d303      	bcc.n	340035cc <HAL_GPIO_Init+0xcc>
340035c4:	21ae      	movs	r1, #174	@ 0xae
340035c6:	4823      	ldr	r0, [pc, #140]	@ (34003654 <HAL_GPIO_Init+0x154>)
340035c8:	f7fe f88e 	bl	340016e8 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
340035cc:	6873      	ldr	r3, [r6, #4]
340035ce:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
340035d2:	d011      	beq.n	340035f8 <HAL_GPIO_Init+0xf8>
340035d4:	d81d      	bhi.n	34003612 <HAL_GPIO_Init+0x112>
340035d6:	f5b3 1f88 	cmp.w	r3, #1114112	@ 0x110000
340035da:	d00d      	beq.n	340035f8 <HAL_GPIO_Init+0xf8>
340035dc:	d809      	bhi.n	340035f2 <HAL_GPIO_Init+0xf2>
340035de:	2b03      	cmp	r3, #3
340035e0:	d90a      	bls.n	340035f8 <HAL_GPIO_Init+0xf8>
340035e2:	3b11      	subs	r3, #17
340035e4:	2b01      	cmp	r3, #1
340035e6:	d907      	bls.n	340035f8 <HAL_GPIO_Init+0xf8>
340035e8:	21af      	movs	r1, #175	@ 0xaf
340035ea:	481a      	ldr	r0, [pc, #104]	@ (34003654 <HAL_GPIO_Init+0x154>)
340035ec:	f7fe f87c 	bl	340016e8 <assert_failed>
340035f0:	e002      	b.n	340035f8 <HAL_GPIO_Init+0xf8>
340035f2:	f5b3 1f90 	cmp.w	r3, #1179648	@ 0x120000
340035f6:	d1f7      	bne.n	340035e8 <HAL_GPIO_Init+0xe8>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
340035f8:	f04f 0900 	mov.w	r9, #0
340035fc:	464f      	mov	r7, r9
340035fe:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 34003624 <HAL_GPIO_Init+0x124>
        EXTI->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
34003602:	f8df a054 	ldr.w	sl, [pc, #84]	@ 34003658 <HAL_GPIO_Init+0x158>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
34003606:	6835      	ldr	r5, [r6, #0]
34003608:	fa35 f307 	lsrs.w	r3, r5, r7
3400360c:	d126      	bne.n	3400365c <HAL_GPIO_Init+0x15c>
      }
    }

    position++;
  }
}
3400360e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
34003612:	f5b3 1f44 	cmp.w	r3, #3211264	@ 0x310000
34003616:	d0ef      	beq.n	340035f8 <HAL_GPIO_Init+0xf8>
34003618:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
3400361c:	f5b3 1f08 	cmp.w	r3, #2228224	@ 0x220000
34003620:	e7e9      	b.n	340035f6 <HAL_GPIO_Init+0xf6>
34003622:	bf00      	nop
34003624:	56020000 	.word	0x56020000
34003628:	56020400 	.word	0x56020400
3400362c:	56020800 	.word	0x56020800
34003630:	56020c00 	.word	0x56020c00
34003634:	56021000 	.word	0x56021000
34003638:	56021400 	.word	0x56021400
3400363c:	56021800 	.word	0x56021800
34003640:	56021c00 	.word	0x56021c00
34003644:	56023400 	.word	0x56023400
34003648:	56023800 	.word	0x56023800
3400364c:	56023c00 	.word	0x56023c00
34003650:	56024000 	.word	0x56024000
34003654:	34010eea 	.word	0x34010eea
34003658:	56025000 	.word	0x56025000
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
3400365c:	f04f 0b01 	mov.w	fp, #1
34003660:	fa0b fb07 	lsl.w	fp, fp, r7
    if (iocurrent != 0x00u)
34003664:	ea1b 0505 	ands.w	r5, fp, r5
34003668:	f000 8130 	beq.w	340038cc <HAL_GPIO_Init+0x3cc>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
3400366c:	6873      	ldr	r3, [r6, #4]
3400366e:	f003 0303 	and.w	r3, r3, #3
34003672:	3b01      	subs	r3, #1
34003674:	2b01      	cmp	r3, #1
34003676:	d81a      	bhi.n	340036ae <HAL_GPIO_Init+0x1ae>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
34003678:	68f3      	ldr	r3, [r6, #12]
3400367a:	2b03      	cmp	r3, #3
3400367c:	d903      	bls.n	34003686 <HAL_GPIO_Init+0x186>
3400367e:	21be      	movs	r1, #190	@ 0xbe
34003680:	489e      	ldr	r0, [pc, #632]	@ (340038fc <HAL_GPIO_Init+0x3fc>)
34003682:	f7fe f831 	bl	340016e8 <assert_failed>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34003686:	2303      	movs	r3, #3
        temp = GPIOx->OSPEEDR;
34003688:	68a2      	ldr	r2, [r4, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
3400368a:	fa03 f309 	lsl.w	r3, r3, r9
3400368e:	ea22 0203 	bic.w	r2, r2, r3
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
34003692:	68f3      	ldr	r3, [r6, #12]
34003694:	fa03 f309 	lsl.w	r3, r3, r9
34003698:	4313      	orrs	r3, r2
        GPIOx->OSPEEDR = temp;
3400369a:	60a3      	str	r3, [r4, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
3400369c:	6873      	ldr	r3, [r6, #4]
        temp = GPIOx->OTYPER;
3400369e:	6862      	ldr	r2, [r4, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
340036a0:	f3c3 1300 	ubfx	r3, r3, #4, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
340036a4:	ea22 020b 	bic.w	r2, r2, fp
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
340036a8:	40bb      	lsls	r3, r7
340036aa:	4313      	orrs	r3, r2
        GPIOx->OTYPER = temp;
340036ac:	6063      	str	r3, [r4, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
340036ae:	e9d6 3201 	ldrd	r3, r2, [r6, #4]
340036b2:	f003 0303 	and.w	r3, r3, #3
340036b6:	2b03      	cmp	r3, #3
340036b8:	d102      	bne.n	340036c0 <HAL_GPIO_Init+0x1c0>
340036ba:	2a01      	cmp	r2, #1
340036bc:	f000 8082 	beq.w	340037c4 <HAL_GPIO_Init+0x2c4>
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
340036c0:	2a02      	cmp	r2, #2
340036c2:	d903      	bls.n	340036cc <HAL_GPIO_Init+0x1cc>
340036c4:	21d1      	movs	r1, #209	@ 0xd1
340036c6:	488d      	ldr	r0, [pc, #564]	@ (340038fc <HAL_GPIO_Init+0x3fc>)
340036c8:	f7fe f80e 	bl	340016e8 <assert_failed>
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
340036cc:	2303      	movs	r3, #3
        temp = GPIOx->PUPDR;
340036ce:	68e2      	ldr	r2, [r4, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
340036d0:	fa03 f309 	lsl.w	r3, r3, r9
340036d4:	ea22 0203 	bic.w	r2, r2, r3
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
340036d8:	68b3      	ldr	r3, [r6, #8]
340036da:	fa03 f309 	lsl.w	r3, r3, r9
340036de:	4313      	orrs	r3, r2
        GPIOx->PUPDR = temp;
340036e0:	60e3      	str	r3, [r4, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
340036e2:	6873      	ldr	r3, [r6, #4]
340036e4:	f003 0303 	and.w	r3, r3, #3
340036e8:	2b02      	cmp	r3, #2
340036ea:	d16b      	bne.n	340037c4 <HAL_GPIO_Init+0x2c4>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
340036ec:	4544      	cmp	r4, r8
340036ee:	d053      	beq.n	34003798 <HAL_GPIO_Init+0x298>
340036f0:	4b83      	ldr	r3, [pc, #524]	@ (34003900 <HAL_GPIO_Init+0x400>)
340036f2:	429c      	cmp	r4, r3
340036f4:	d050      	beq.n	34003798 <HAL_GPIO_Init+0x298>
340036f6:	4b83      	ldr	r3, [pc, #524]	@ (34003904 <HAL_GPIO_Init+0x404>)
340036f8:	429c      	cmp	r4, r3
340036fa:	d04d      	beq.n	34003798 <HAL_GPIO_Init+0x298>
340036fc:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003700:	429c      	cmp	r4, r3
34003702:	d049      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003704:	4b80      	ldr	r3, [pc, #512]	@ (34003908 <HAL_GPIO_Init+0x408>)
34003706:	429c      	cmp	r4, r3
34003708:	d046      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400370a:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400370e:	429c      	cmp	r4, r3
34003710:	d042      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003712:	4b7e      	ldr	r3, [pc, #504]	@ (3400390c <HAL_GPIO_Init+0x40c>)
34003714:	429c      	cmp	r4, r3
34003716:	d03f      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003718:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400371c:	429c      	cmp	r4, r3
3400371e:	d03b      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003720:	4b7b      	ldr	r3, [pc, #492]	@ (34003910 <HAL_GPIO_Init+0x410>)
34003722:	429c      	cmp	r4, r3
34003724:	d038      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003726:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400372a:	429c      	cmp	r4, r3
3400372c:	d034      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400372e:	4b79      	ldr	r3, [pc, #484]	@ (34003914 <HAL_GPIO_Init+0x414>)
34003730:	429c      	cmp	r4, r3
34003732:	d031      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003734:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003738:	429c      	cmp	r4, r3
3400373a:	d02d      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400373c:	4b76      	ldr	r3, [pc, #472]	@ (34003918 <HAL_GPIO_Init+0x418>)
3400373e:	429c      	cmp	r4, r3
34003740:	d02a      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003742:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003746:	429c      	cmp	r4, r3
34003748:	d026      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400374a:	4b74      	ldr	r3, [pc, #464]	@ (3400391c <HAL_GPIO_Init+0x41c>)
3400374c:	429c      	cmp	r4, r3
3400374e:	d023      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003750:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003754:	429c      	cmp	r4, r3
34003756:	d01f      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003758:	4b71      	ldr	r3, [pc, #452]	@ (34003920 <HAL_GPIO_Init+0x420>)
3400375a:	429c      	cmp	r4, r3
3400375c:	d01c      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400375e:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003762:	429c      	cmp	r4, r3
34003764:	d018      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003766:	4b6f      	ldr	r3, [pc, #444]	@ (34003924 <HAL_GPIO_Init+0x424>)
34003768:	429c      	cmp	r4, r3
3400376a:	d015      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400376c:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
34003770:	429c      	cmp	r4, r3
34003772:	d011      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003774:	4b6c      	ldr	r3, [pc, #432]	@ (34003928 <HAL_GPIO_Init+0x428>)
34003776:	429c      	cmp	r4, r3
34003778:	d00e      	beq.n	34003798 <HAL_GPIO_Init+0x298>
3400377a:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400377e:	429c      	cmp	r4, r3
34003780:	d00a      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003782:	4b6a      	ldr	r3, [pc, #424]	@ (3400392c <HAL_GPIO_Init+0x42c>)
34003784:	429c      	cmp	r4, r3
34003786:	d007      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003788:	f103 4370 	add.w	r3, r3, #4026531840	@ 0xf0000000
3400378c:	429c      	cmp	r4, r3
3400378e:	d003      	beq.n	34003798 <HAL_GPIO_Init+0x298>
34003790:	21de      	movs	r1, #222	@ 0xde
34003792:	485a      	ldr	r0, [pc, #360]	@ (340038fc <HAL_GPIO_Init+0x3fc>)
34003794:	f7fd ffa8 	bl	340016e8 <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
34003798:	6933      	ldr	r3, [r6, #16]
3400379a:	2b0f      	cmp	r3, #15
3400379c:	d903      	bls.n	340037a6 <HAL_GPIO_Init+0x2a6>
3400379e:	21df      	movs	r1, #223	@ 0xdf
340037a0:	4856      	ldr	r0, [pc, #344]	@ (340038fc <HAL_GPIO_Init+0x3fc>)
340037a2:	f7fd ffa1 	bl	340016e8 <assert_failed>
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
340037a6:	230f      	movs	r3, #15
        temp = GPIOx->AFR[position >> 3u];
340037a8:	08fa      	lsrs	r2, r7, #3
340037aa:	eb04 0282 	add.w	r2, r4, r2, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
340037ae:	f007 0107 	and.w	r1, r7, #7
        temp = GPIOx->AFR[position >> 3u];
340037b2:	6a10      	ldr	r0, [r2, #32]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
340037b4:	0089      	lsls	r1, r1, #2
340037b6:	408b      	lsls	r3, r1
340037b8:	ea20 0003 	bic.w	r0, r0, r3
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
340037bc:	6933      	ldr	r3, [r6, #16]
340037be:	408b      	lsls	r3, r1
340037c0:	4303      	orrs	r3, r0
        GPIOx->AFR[position >> 3u] = temp;
340037c2:	6213      	str	r3, [r2, #32]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
340037c4:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
340037c6:	6820      	ldr	r0, [r4, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
340037c8:	fa03 f209 	lsl.w	r2, r3, r9
340037cc:	ea20 0002 	bic.w	r0, r0, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
340037d0:	6872      	ldr	r2, [r6, #4]
340037d2:	ea02 0103 	and.w	r1, r2, r3
340037d6:	fa01 f109 	lsl.w	r1, r1, r9
340037da:	4301      	orrs	r1, r0
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
340037dc:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
      GPIOx->MODER = temp;
340037e0:	6021      	str	r1, [r4, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
340037e2:	d073      	beq.n	340038cc <HAL_GPIO_Init+0x3cc>
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
340037e4:	f04f 0e0f 	mov.w	lr, #15
340037e8:	f027 0103 	bic.w	r1, r7, #3
340037ec:	f101 41ac 	add.w	r1, r1, #1442840576	@ 0x56000000
340037f0:	f501 3114 	add.w	r1, r1, #151552	@ 0x25000
340037f4:	ea07 0003 	and.w	r0, r7, r3
        temp = EXTI->EXTICR[position >> 2u];
340037f8:	f8d1 c060 	ldr.w	ip, [r1, #96]	@ 0x60
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
340037fc:	4098      	lsls	r0, r3
340037fe:	fa0e fe00 	lsl.w	lr, lr, r0
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34003802:	4544      	cmp	r4, r8
        temp &= ~(0x0FuL << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34003804:	ea2c 0c0e 	bic.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
34003808:	d064      	beq.n	340038d4 <HAL_GPIO_Init+0x3d4>
3400380a:	f8df e0f8 	ldr.w	lr, [pc, #248]	@ 34003904 <HAL_GPIO_Init+0x404>
3400380e:	4574      	cmp	r4, lr
34003810:	d062      	beq.n	340038d8 <HAL_GPIO_Init+0x3d8>
34003812:	f50e 6e80 	add.w	lr, lr, #1024	@ 0x400
34003816:	4574      	cmp	r4, lr
34003818:	d060      	beq.n	340038dc <HAL_GPIO_Init+0x3dc>
3400381a:	f50e 6e80 	add.w	lr, lr, #1024	@ 0x400
3400381e:	4574      	cmp	r4, lr
34003820:	d020      	beq.n	34003864 <HAL_GPIO_Init+0x364>
34003822:	4b3b      	ldr	r3, [pc, #236]	@ (34003910 <HAL_GPIO_Init+0x410>)
34003824:	429c      	cmp	r4, r3
34003826:	d05b      	beq.n	340038e0 <HAL_GPIO_Init+0x3e0>
34003828:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3400382c:	429c      	cmp	r4, r3
3400382e:	d059      	beq.n	340038e4 <HAL_GPIO_Init+0x3e4>
34003830:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34003834:	429c      	cmp	r4, r3
34003836:	d057      	beq.n	340038e8 <HAL_GPIO_Init+0x3e8>
34003838:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3400383c:	429c      	cmp	r4, r3
3400383e:	d055      	beq.n	340038ec <HAL_GPIO_Init+0x3ec>
34003840:	f503 53c0 	add.w	r3, r3, #6144	@ 0x1800
34003844:	429c      	cmp	r4, r3
34003846:	d053      	beq.n	340038f0 <HAL_GPIO_Init+0x3f0>
34003848:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3400384c:	429c      	cmp	r4, r3
3400384e:	d051      	beq.n	340038f4 <HAL_GPIO_Init+0x3f4>
34003850:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34003854:	429c      	cmp	r4, r3
34003856:	d04f      	beq.n	340038f8 <HAL_GPIO_Init+0x3f8>
34003858:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3400385c:	429c      	cmp	r4, r3
3400385e:	bf14      	ite	ne
34003860:	2310      	movne	r3, #16
34003862:	230b      	moveq	r3, #11
34003864:	4083      	lsls	r3, r0
34003866:	ea43 030c 	orr.w	r3, r3, ip
        EXTI->EXTICR[position >> 2u] = temp;
3400386a:	660b      	str	r3, [r1, #96]	@ 0x60
        temp = EXTI->IMR1;
3400386c:	f8da 3080 	ldr.w	r3, [sl, #128]	@ 0x80
        temp &= ~(iocurrent);
34003870:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
34003874:	ea23 0105 	bic.w	r1, r3, r5
34003878:	ea43 0305 	orr.w	r3, r3, r5
3400387c:	bf08      	it	eq
3400387e:	460b      	moveq	r3, r1
        EXTI->IMR1 = temp;
34003880:	f8ca 3080 	str.w	r3, [sl, #128]	@ 0x80
        temp = EXTI->EMR1;
34003884:	f8da 3084 	ldr.w	r3, [sl, #132]	@ 0x84
        temp &= ~(iocurrent);
34003888:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
3400388c:	ea23 0105 	bic.w	r1, r3, r5
34003890:	ea43 0305 	orr.w	r3, r3, r5
34003894:	bf08      	it	eq
34003896:	460b      	moveq	r3, r1
        EXTI->EMR1 = temp;
34003898:	f8ca 3084 	str.w	r3, [sl, #132]	@ 0x84
        temp = EXTI->RTSR1;
3400389c:	f8da 3000 	ldr.w	r3, [sl]
        temp &= ~(iocurrent);
340038a0:	f412 1f80 	tst.w	r2, #1048576	@ 0x100000
340038a4:	ea23 0105 	bic.w	r1, r3, r5
340038a8:	ea43 0305 	orr.w	r3, r3, r5
340038ac:	bf08      	it	eq
340038ae:	460b      	moveq	r3, r1
        EXTI->RTSR1 = temp;
340038b0:	f8ca 3000 	str.w	r3, [sl]
        temp = EXTI->FTSR1;
340038b4:	f8da 3004 	ldr.w	r3, [sl, #4]
        temp &= ~(iocurrent);
340038b8:	f412 1f00 	tst.w	r2, #2097152	@ 0x200000
340038bc:	ea23 0105 	bic.w	r1, r3, r5
340038c0:	ea45 0503 	orr.w	r5, r5, r3
340038c4:	bf08      	it	eq
340038c6:	460d      	moveq	r5, r1
        EXTI->FTSR1 = temp;
340038c8:	f8ca 5004 	str.w	r5, [sl, #4]
    position++;
340038cc:	3701      	adds	r7, #1
340038ce:	f109 0902 	add.w	r9, r9, #2
340038d2:	e698      	b.n	34003606 <HAL_GPIO_Init+0x106>
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * EXTI_EXTICR1_EXTI1_Pos));
340038d4:	2300      	movs	r3, #0
340038d6:	e7c5      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038d8:	2301      	movs	r3, #1
340038da:	e7c3      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038dc:	2302      	movs	r3, #2
340038de:	e7c1      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038e0:	2304      	movs	r3, #4
340038e2:	e7bf      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038e4:	2305      	movs	r3, #5
340038e6:	e7bd      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038e8:	2306      	movs	r3, #6
340038ea:	e7bb      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038ec:	2307      	movs	r3, #7
340038ee:	e7b9      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038f0:	2308      	movs	r3, #8
340038f2:	e7b7      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038f4:	2309      	movs	r3, #9
340038f6:	e7b5      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038f8:	230a      	movs	r3, #10
340038fa:	e7b3      	b.n	34003864 <HAL_GPIO_Init+0x364>
340038fc:	34010eea 	.word	0x34010eea
34003900:	46020000 	.word	0x46020000
34003904:	56020400 	.word	0x56020400
34003908:	56020800 	.word	0x56020800
3400390c:	56020c00 	.word	0x56020c00
34003910:	56021000 	.word	0x56021000
34003914:	56021400 	.word	0x56021400
34003918:	56021800 	.word	0x56021800
3400391c:	56021c00 	.word	0x56021c00
34003920:	56023400 	.word	0x56023400
34003924:	56023800 	.word	0x56023800
34003928:	56023c00 	.word	0x56023c00
3400392c:	56024000 	.word	0x56024000

34003930 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
34003930:	b570      	push	{r4, r5, r6, lr}
34003932:	4605      	mov	r5, r0
34003934:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
34003936:	460c      	mov	r4, r1
34003938:	b921      	cbnz	r1, 34003944 <HAL_GPIO_WritePin+0x14>
3400393a:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
3400393e:	4808      	ldr	r0, [pc, #32]	@ (34003960 <HAL_GPIO_WritePin+0x30>)
34003940:	f7fd fed2 	bl	340016e8 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
34003944:	2e01      	cmp	r6, #1
34003946:	d906      	bls.n	34003956 <HAL_GPIO_WritePin+0x26>
34003948:	f240 11a1 	movw	r1, #417	@ 0x1a1
3400394c:	4804      	ldr	r0, [pc, #16]	@ (34003960 <HAL_GPIO_WritePin+0x30>)
3400394e:	f7fd fecb 	bl	340016e8 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
34003952:	61ac      	str	r4, [r5, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
34003954:	bd70      	pop	{r4, r5, r6, pc}
  if (PinState != GPIO_PIN_RESET)
34003956:	2e00      	cmp	r6, #0
34003958:	d1fb      	bne.n	34003952 <HAL_GPIO_WritePin+0x22>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
3400395a:	62ac      	str	r4, [r5, #40]	@ 0x28
}
3400395c:	e7fa      	b.n	34003954 <HAL_GPIO_WritePin+0x24>
3400395e:	bf00      	nop
34003960:	34010eea 	.word	0x34010eea

34003964 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
34003964:	b570      	push	{r4, r5, r6, lr}
34003966:	f001 060f 	and.w	r6, r1, #15
3400396a:	eb06 04c6 	add.w	r4, r6, r6, lsl #3
  HAL_StatusTypeDef ret = HAL_OK;
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
3400396e:	f011 0f80 	tst.w	r1, #128	@ 0x80
{
34003972:	4605      	mov	r5, r0
34003974:	ea4f 0484 	mov.w	r4, r4, lsl #2
34003978:	f04f 0024 	mov.w	r0, #36	@ 0x24
  if ((ep_addr & 0x80U) == 0x80U)
3400397c:	d020      	beq.n	340039c0 <HAL_PCD_EP_Open+0x5c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
3400397e:	f104 0114 	add.w	r1, r4, #20
    ep->is_in = 1U;
34003982:	2401      	movs	r4, #1
34003984:	fb00 5006 	mla	r0, r0, r6, r5
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
34003988:	4429      	add	r1, r5
    ep->is_in = 1U;
3400398a:	7544      	strb	r4, [r0, #21]
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 0U;
  }

  ep->num = ep_addr & EP_ADDR_MSK;
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
3400398c:	f3c2 020a 	ubfx	r2, r2, #0, #11
34003990:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;

  if (ep->is_in != 0U)
34003992:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
34003994:	700e      	strb	r6, [r1, #0]
  ep->type = ep_type;
34003996:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
34003998:	b102      	cbz	r2, 3400399c <HAL_PCD_EP_Open+0x38>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
3400399a:	834e      	strh	r6, [r1, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
3400399c:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0U;
3400399e:	bf04      	itt	eq
340039a0:	2300      	moveq	r3, #0
340039a2:	714b      	strbeq	r3, [r1, #5]
  }

  __HAL_LOCK(hpcd);
340039a4:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
340039a8:	2b01      	cmp	r3, #1
340039aa:	d012      	beq.n	340039d2 <HAL_PCD_EP_Open+0x6e>
340039ac:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
340039ae:	6828      	ldr	r0, [r5, #0]
  __HAL_LOCK(hpcd);
340039b0:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
340039b4:	f007 ffcb 	bl	3400b94e <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
340039b8:	2000      	movs	r0, #0
340039ba:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494

  return ret;
}
340039be:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
340039c0:	f504 7115 	add.w	r1, r4, #596	@ 0x254
    ep->is_in = 0U;
340039c4:	2400      	movs	r4, #0
340039c6:	fb00 5006 	mla	r0, r0, r6, r5
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
340039ca:	4429      	add	r1, r5
    ep->is_in = 0U;
340039cc:	f880 4255 	strb.w	r4, [r0, #597]	@ 0x255
340039d0:	e7dc      	b.n	3400398c <HAL_PCD_EP_Open+0x28>
  __HAL_LOCK(hpcd);
340039d2:	2002      	movs	r0, #2
340039d4:	e7f3      	b.n	340039be <HAL_PCD_EP_Open+0x5a>

340039d6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
340039d6:	b570      	push	{r4, r5, r6, lr}
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
340039d8:	2424      	movs	r4, #36	@ 0x24
340039da:	f001 050f 	and.w	r5, r1, #15
340039de:	fb04 0105 	mla	r1, r4, r5, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
340039e2:	fb04 0405 	mla	r4, r4, r5, r0
  ep->xfer_len = len;
340039e6:	e9c4 2398 	strd	r2, r3, [r4, #608]	@ 0x260
  ep->xfer_count = 0U;
340039ea:	2300      	movs	r3, #0
{
340039ec:	4616      	mov	r6, r2
  ep->xfer_count = 0U;
340039ee:	f8c4 3268 	str.w	r3, [r4, #616]	@ 0x268
  ep->is_in = 0U;
340039f2:	f884 3255 	strb.w	r3, [r4, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
340039f6:	f884 5254 	strb.w	r5, [r4, #596]	@ 0x254

  if (hpcd->Init.dma_enable == 1U)
340039fa:	7982      	ldrb	r2, [r0, #6]
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
340039fc:	f501 7115 	add.w	r1, r1, #596	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
34003a00:	2a01      	cmp	r2, #1
  {
    ep->dma_addr = (uint32_t)pBuf;
34003a02:	bf08      	it	eq
34003a04:	f8c4 6270 	streq.w	r6, [r4, #624]	@ 0x270
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
34003a08:	6800      	ldr	r0, [r0, #0]
34003a0a:	f008 f833 	bl	3400ba74 <USB_EPStartXfer>

  return HAL_OK;
}
34003a0e:	2000      	movs	r0, #0
34003a10:	bd70      	pop	{r4, r5, r6, pc}

34003a12 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
34003a12:	2324      	movs	r3, #36	@ 0x24
34003a14:	f001 010f 	and.w	r1, r1, #15
34003a18:	fb03 0001 	mla	r0, r3, r1, r0
}
34003a1c:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
34003a20:	4770      	bx	lr

34003a22 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
34003a22:	b570      	push	{r4, r5, r6, lr}
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
34003a24:	2424      	movs	r4, #36	@ 0x24
34003a26:	f001 050f 	and.w	r5, r1, #15
34003a2a:	fb04 0105 	mla	r1, r4, r5, r0

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
34003a2e:	fb04 0405 	mla	r4, r4, r5, r0
  ep->xfer_len = len;
34003a32:	e9c4 2308 	strd	r2, r3, [r4, #32]
  ep->xfer_count = 0U;
34003a36:	2300      	movs	r3, #0
34003a38:	62a3      	str	r3, [r4, #40]	@ 0x28
  ep->is_in = 1U;
34003a3a:	2301      	movs	r3, #1
{
34003a3c:	4616      	mov	r6, r2
  ep->is_in = 1U;
34003a3e:	7563      	strb	r3, [r4, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
34003a40:	7525      	strb	r5, [r4, #20]

  if (hpcd->Init.dma_enable == 1U)
34003a42:	7982      	ldrb	r2, [r0, #6]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
34003a44:	3114      	adds	r1, #20
  if (hpcd->Init.dma_enable == 1U)
34003a46:	429a      	cmp	r2, r3
  {
    ep->dma_addr = (uint32_t)pBuf;
34003a48:	bf08      	it	eq
34003a4a:	6326      	streq	r6, [r4, #48]	@ 0x30
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
34003a4c:	6800      	ldr	r0, [r0, #0]
34003a4e:	f008 f811 	bl	3400ba74 <USB_EPStartXfer>

  return HAL_OK;
}
34003a52:	2000      	movs	r0, #0
34003a54:	bd70      	pop	{r4, r5, r6, pc}

34003a56 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
34003a56:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
34003a58:	7903      	ldrb	r3, [r0, #4]
34003a5a:	f001 050f 	and.w	r5, r1, #15
34003a5e:	42ab      	cmp	r3, r5
{
34003a60:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
34003a62:	d32b      	bcc.n	34003abc <HAL_PCD_EP_SetStall+0x66>
  {
    return HAL_ERROR;
  }

  if ((0x80U & ep_addr) == 0x80U)
34003a64:	f011 0f80 	tst.w	r1, #128	@ 0x80
34003a68:	f04f 0024 	mov.w	r0, #36	@ 0x24
34003a6c:	d01d      	beq.n	34003aaa <HAL_PCD_EP_SetStall+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
    ep->is_in = 1U;
34003a6e:	2301      	movs	r3, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
34003a70:	fb00 4105 	mla	r1, r0, r5, r4
    ep->is_in = 1U;
34003a74:	fb00 4005 	mla	r0, r0, r5, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
34003a78:	3114      	adds	r1, #20
    ep->is_in = 1U;
34003a7a:	7543      	strb	r3, [r0, #21]
  {
    ep = &hpcd->OUT_ep[ep_addr];
    ep->is_in = 0U;
  }

  ep->is_stall = 1U;
34003a7c:	2301      	movs	r3, #1
  ep->num = ep_addr & EP_ADDR_MSK;
34003a7e:	700d      	strb	r5, [r1, #0]
  ep->is_stall = 1U;
34003a80:	708b      	strb	r3, [r1, #2]

  __HAL_LOCK(hpcd);
34003a82:	f894 2494 	ldrb.w	r2, [r4, #1172]	@ 0x494
34003a86:	429a      	cmp	r2, r3
34003a88:	d01a      	beq.n	34003ac0 <HAL_PCD_EP_SetStall+0x6a>

  (void)USB_EPSetStall(hpcd->Instance, ep);
34003a8a:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
34003a8c:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
34003a90:	f008 f917 	bl	3400bcc2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
34003a94:	b92d      	cbnz	r5, 34003aa2 <HAL_PCD_EP_SetStall+0x4c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
34003a96:	79a1      	ldrb	r1, [r4, #6]
34003a98:	6820      	ldr	r0, [r4, #0]
34003a9a:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
34003a9e:	f008 f97b 	bl	3400bd98 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
34003aa2:	2000      	movs	r0, #0
34003aa4:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494

  return HAL_OK;
}
34003aa8:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
34003aaa:	fb00 4301 	mla	r3, r0, r1, r4
    ep->is_in = 0U;
34003aae:	461a      	mov	r2, r3
    ep = &hpcd->OUT_ep[ep_addr];
34003ab0:	f503 7115 	add.w	r1, r3, #596	@ 0x254
    ep->is_in = 0U;
34003ab4:	2300      	movs	r3, #0
34003ab6:	f882 3255 	strb.w	r3, [r2, #597]	@ 0x255
34003aba:	e7df      	b.n	34003a7c <HAL_PCD_EP_SetStall+0x26>
    return HAL_ERROR;
34003abc:	2001      	movs	r0, #1
34003abe:	e7f3      	b.n	34003aa8 <HAL_PCD_EP_SetStall+0x52>
  __HAL_LOCK(hpcd);
34003ac0:	2002      	movs	r0, #2
34003ac2:	e7f1      	b.n	34003aa8 <HAL_PCD_EP_SetStall+0x52>

34003ac4 <HAL_PCD_EP_Abort>:
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
34003ac4:	f001 030f 	and.w	r3, r1, #15
34003ac8:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
34003acc:	009b      	lsls	r3, r3, #2
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
34003ace:	f103 0214 	add.w	r2, r3, #20
34003ad2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
34003ad6:	4402      	add	r2, r0
34003ad8:	4403      	add	r3, r0
34003ada:	f011 0f80 	tst.w	r1, #128	@ 0x80
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
34003ade:	bf0c      	ite	eq
34003ae0:	4619      	moveq	r1, r3
34003ae2:	4611      	movne	r1, r2
34003ae4:	6800      	ldr	r0, [r0, #0]
34003ae6:	f007 bf71 	b.w	3400b9cc <USB_EPStopXfer>
	...

34003aec <HAL_PCD_IRQHandler>:
{
34003aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
34003af0:	6806      	ldr	r6, [r0, #0]
{
34003af2:	4604      	mov	r4, r0
34003af4:	b087      	sub	sp, #28
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
34003af6:	4630      	mov	r0, r6
34003af8:	f008 f93c 	bl	3400bd74 <USB_GetMode>
34003afc:	2800      	cmp	r0, #0
34003afe:	f040 8176 	bne.w	34003dee <HAL_PCD_IRQHandler+0x302>
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
34003b02:	6820      	ldr	r0, [r4, #0]
34003b04:	f008 f908 	bl	3400bd18 <USB_ReadInterrupts>
34003b08:	2800      	cmp	r0, #0
34003b0a:	f000 8170 	beq.w	34003dee <HAL_PCD_IRQHandler+0x302>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
34003b0e:	f8d6 3808 	ldr.w	r3, [r6, #2056]	@ 0x808
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
34003b12:	6820      	ldr	r0, [r4, #0]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
34003b14:	f3c3 230d 	ubfx	r3, r3, #8, #14
34003b18:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
34003b1c:	f008 f8fc 	bl	3400bd18 <USB_ReadInterrupts>
34003b20:	0787      	lsls	r7, r0, #30
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
34003b22:	bf48      	it	mi
34003b24:	6822      	ldrmi	r2, [r4, #0]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
34003b26:	6820      	ldr	r0, [r4, #0]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
34003b28:	bf48      	it	mi
34003b2a:	6953      	ldrmi	r3, [r2, #20]
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
34003b2c:	f506 6500 	add.w	r5, r6, #2048	@ 0x800
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
34003b30:	bf44      	itt	mi
34003b32:	f003 0302 	andmi.w	r3, r3, #2
34003b36:	6153      	strmi	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
34003b38:	f008 f8ee 	bl	3400bd18 <USB_ReadInterrupts>
34003b3c:	06c0      	lsls	r0, r0, #27
34003b3e:	d52d      	bpl.n	34003b9c <HAL_PCD_IRQHandler+0xb0>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
34003b40:	6822      	ldr	r2, [r4, #0]
34003b42:	6993      	ldr	r3, [r2, #24]
34003b44:	f023 0310 	bic.w	r3, r3, #16
34003b48:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
34003b4a:	f8d6 8020 	ldr.w	r8, [r6, #32]
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
34003b4e:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
34003b52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
34003b56:	f008 070f 	and.w	r7, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
34003b5a:	f040 814b 	bne.w	34003df4 <HAL_PCD_IRQHandler+0x308>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
34003b5e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
34003b62:	ea18 0f03 	tst.w	r8, r3
34003b66:	d014      	beq.n	34003b92 <HAL_PCD_IRQHandler+0xa6>
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
34003b68:	2324      	movs	r3, #36	@ 0x24
34003b6a:	fb03 4707 	mla	r7, r3, r7, r4
34003b6e:	f3c8 190a 	ubfx	r9, r8, #4, #11
34003b72:	464a      	mov	r2, r9
34003b74:	4630      	mov	r0, r6
34003b76:	f8d7 1260 	ldr.w	r1, [r7, #608]	@ 0x260
34003b7a:	f008 f87d 	bl	3400bc78 <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
34003b7e:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
34003b82:	444b      	add	r3, r9
34003b84:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
34003b88:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
34003b8c:	444b      	add	r3, r9
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
34003b8e:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
34003b92:	6822      	ldr	r2, [r4, #0]
34003b94:	6993      	ldr	r3, [r2, #24]
34003b96:	f043 0310 	orr.w	r3, r3, #16
34003b9a:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
34003b9c:	6820      	ldr	r0, [r4, #0]
34003b9e:	f008 f8bb 	bl	3400bd18 <USB_ReadInterrupts>
34003ba2:	0301      	lsls	r1, r0, #12
34003ba4:	f100 8139 	bmi.w	34003e1a <HAL_PCD_IRQHandler+0x32e>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
34003ba8:	6820      	ldr	r0, [r4, #0]
34003baa:	f008 f8b5 	bl	3400bd18 <USB_ReadInterrupts>
34003bae:	0342      	lsls	r2, r0, #13
34003bb0:	d50d      	bpl.n	34003bce <HAL_PCD_IRQHandler+0xe2>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
34003bb2:	6820      	ldr	r0, [r4, #0]
34003bb4:	f008 f8bc 	bl	3400bd30 <USB_ReadDevAllInEpInterrupt>
34003bb8:	4627      	mov	r7, r4
34003bba:	4683      	mov	fp, r0
      epnum = 0U;
34003bbc:	f04f 0900 	mov.w	r9, #0
34003bc0:	f506 6a10 	add.w	sl, r6, #2304	@ 0x900
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
34003bc4:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
34003bc6:	f1bb 0f00 	cmp.w	fp, #0
34003bca:	f040 81f0 	bne.w	34003fae <HAL_PCD_IRQHandler+0x4c2>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
34003bce:	6820      	ldr	r0, [r4, #0]
34003bd0:	f008 f8a2 	bl	3400bd18 <USB_ReadInterrupts>
34003bd4:	2800      	cmp	r0, #0
34003bd6:	da13      	bge.n	34003c00 <HAL_PCD_IRQHandler+0x114>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
34003bd8:	686b      	ldr	r3, [r5, #4]
34003bda:	f023 0301 	bic.w	r3, r3, #1
34003bde:	606b      	str	r3, [r5, #4]
      if (hpcd->LPM_State == LPM_L1)
34003be0:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
34003be4:	2b01      	cmp	r3, #1
34003be6:	f040 8286 	bne.w	340040f6 <HAL_PCD_IRQHandler+0x60a>
        hpcd->LPM_State = LPM_L0;
34003bea:	2100      	movs	r1, #0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
34003bec:	4620      	mov	r0, r4
        hpcd->LPM_State = LPM_L0;
34003bee:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
34003bf2:	f000 fafa 	bl	340041ea <HAL_PCDEx_LPM_Callback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
34003bf6:	6822      	ldr	r2, [r4, #0]
34003bf8:	6953      	ldr	r3, [r2, #20]
34003bfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
34003bfe:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
34003c00:	6820      	ldr	r0, [r4, #0]
34003c02:	f008 f889 	bl	3400bd18 <USB_ReadInterrupts>
34003c06:	0502      	lsls	r2, r0, #20
34003c08:	d50a      	bpl.n	34003c20 <HAL_PCD_IRQHandler+0x134>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
34003c0a:	68ab      	ldr	r3, [r5, #8]
34003c0c:	07db      	lsls	r3, r3, #31
34003c0e:	d502      	bpl.n	34003c16 <HAL_PCD_IRQHandler+0x12a>
        HAL_PCD_SuspendCallback(hpcd);
34003c10:	4620      	mov	r0, r4
34003c12:	f008 fa4f 	bl	3400c0b4 <HAL_PCD_SuspendCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
34003c16:	6822      	ldr	r2, [r4, #0]
34003c18:	6953      	ldr	r3, [r2, #20]
34003c1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
34003c1e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
34003c20:	6820      	ldr	r0, [r4, #0]
34003c22:	f008 f879 	bl	3400bd18 <USB_ReadInterrupts>
34003c26:	0107      	lsls	r7, r0, #4
34003c28:	d514      	bpl.n	34003c54 <HAL_PCD_IRQHandler+0x168>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
34003c2a:	6823      	ldr	r3, [r4, #0]
34003c2c:	695a      	ldr	r2, [r3, #20]
34003c2e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
34003c32:	615a      	str	r2, [r3, #20]
      if (hpcd->LPM_State == LPM_L0)
34003c34:	f894 24cc 	ldrb.w	r2, [r4, #1228]	@ 0x4cc
34003c38:	2a00      	cmp	r2, #0
34003c3a:	f040 8260 	bne.w	340040fe <HAL_PCD_IRQHandler+0x612>
        hpcd->LPM_State = LPM_L1;
34003c3e:	2101      	movs	r1, #1
34003c40:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
34003c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
34003c46:	4620      	mov	r0, r4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
34003c48:	f3c3 0383 	ubfx	r3, r3, #2, #4
34003c4c:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
34003c50:	f000 facb 	bl	340041ea <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
34003c54:	6820      	ldr	r0, [r4, #0]
34003c56:	f008 f85f 	bl	3400bd18 <USB_ReadInterrupts>
34003c5a:	04c0      	lsls	r0, r0, #19
34003c5c:	d537      	bpl.n	34003cce <HAL_PCD_IRQHandler+0x1e2>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
34003c5e:	686b      	ldr	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
34003c60:	2110      	movs	r1, #16
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
34003c62:	f023 0301 	bic.w	r3, r3, #1
34003c66:	606b      	str	r3, [r5, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
34003c68:	6820      	ldr	r0, [r4, #0]
34003c6a:	f007 fe21 	bl	3400b8b0 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
34003c6e:	7921      	ldrb	r1, [r4, #4]
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
34003c70:	f64f 307f 	movw	r0, #64383	@ 0xfb7f
34003c74:	2900      	cmp	r1, #0
34003c76:	f101 0201 	add.w	r2, r1, #1
34003c7a:	bf08      	it	eq
34003c7c:	2201      	moveq	r2, #1
34003c7e:	f506 6310 	add.w	r3, r6, #2304	@ 0x900
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
34003c82:	3a01      	subs	r2, #1
34003c84:	f040 823f 	bne.w	34004106 <HAL_PCD_IRQHandler+0x61a>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
34003c88:	69eb      	ldr	r3, [r5, #28]
34003c8a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
34003c8e:	61eb      	str	r3, [r5, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
34003c90:	7be3      	ldrb	r3, [r4, #15]
34003c92:	2b00      	cmp	r3, #0
34003c94:	f000 8252 	beq.w	3400413c <HAL_PCD_IRQHandler+0x650>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
34003c98:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
34003c9c:	f043 030b 	orr.w	r3, r3, #11
34003ca0:	f8c5 3084 	str.w	r3, [r5, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
34003ca4:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
34003ca6:	f043 030b 	orr.w	r3, r3, #11
34003caa:	646b      	str	r3, [r5, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
34003cac:	f8d6 3800 	ldr.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
34003cb0:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
34003cb4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
34003cb8:	f8c6 3800 	str.w	r3, [r6, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
34003cbc:	79a1      	ldrb	r1, [r4, #6]
34003cbe:	6820      	ldr	r0, [r4, #0]
34003cc0:	f008 f86a 	bl	3400bd98 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
34003cc4:	6822      	ldr	r2, [r4, #0]
34003cc6:	6953      	ldr	r3, [r2, #20]
34003cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
34003ccc:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
34003cce:	6820      	ldr	r0, [r4, #0]
34003cd0:	f008 f822 	bl	3400bd18 <USB_ReadInterrupts>
34003cd4:	0481      	lsls	r1, r0, #18
34003cd6:	d516      	bpl.n	34003d06 <HAL_PCD_IRQHandler+0x21a>
      (void)USB_ActivateSetup(hpcd->Instance);
34003cd8:	6820      	ldr	r0, [r4, #0]
34003cda:	f008 f84f 	bl	3400bd7c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
34003cde:	6820      	ldr	r0, [r4, #0]
34003ce0:	f007 fe2a 	bl	3400b938 <USB_GetDevSpeed>
34003ce4:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
34003ce6:	6827      	ldr	r7, [r4, #0]
34003ce8:	f001 fb78 	bl	340053dc <HAL_RCC_GetHCLKFreq>
34003cec:	79e2      	ldrb	r2, [r4, #7]
34003cee:	4601      	mov	r1, r0
34003cf0:	4638      	mov	r0, r7
34003cf2:	f007 fd6d 	bl	3400b7d0 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
34003cf6:	4620      	mov	r0, r4
34003cf8:	f008 f9a8 	bl	3400c04c <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
34003cfc:	6822      	ldr	r2, [r4, #0]
34003cfe:	6953      	ldr	r3, [r2, #20]
34003d00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
34003d04:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
34003d06:	6820      	ldr	r0, [r4, #0]
34003d08:	f008 f806 	bl	3400bd18 <USB_ReadInterrupts>
34003d0c:	0702      	lsls	r2, r0, #28
34003d0e:	d507      	bpl.n	34003d20 <HAL_PCD_IRQHandler+0x234>
      HAL_PCD_SOFCallback(hpcd);
34003d10:	4620      	mov	r0, r4
34003d12:	f008 f9e3 	bl	3400c0dc <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
34003d16:	6822      	ldr	r2, [r4, #0]
34003d18:	6953      	ldr	r3, [r2, #20]
34003d1a:	f003 0308 	and.w	r3, r3, #8
34003d1e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
34003d20:	6820      	ldr	r0, [r4, #0]
34003d22:	f007 fff9 	bl	3400bd18 <USB_ReadInterrupts>
34003d26:	0603      	lsls	r3, r0, #24
34003d28:	f100 8213 	bmi.w	34004152 <HAL_PCD_IRQHandler+0x666>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
34003d2c:	6820      	ldr	r0, [r4, #0]
34003d2e:	f007 fff3 	bl	3400bd18 <USB_ReadInterrupts>
34003d32:	02c7      	lsls	r7, r0, #11
34003d34:	d50c      	bpl.n	34003d50 <HAL_PCD_IRQHandler+0x264>
34003d36:	46a0      	mov	r8, r4
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
34003d38:	2701      	movs	r7, #1
34003d3a:	f506 6912 	add.w	r9, r6, #2336	@ 0x920
34003d3e:	7923      	ldrb	r3, [r4, #4]
34003d40:	42bb      	cmp	r3, r7
34003d42:	f200 821f 	bhi.w	34004184 <HAL_PCD_IRQHandler+0x698>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
34003d46:	6822      	ldr	r2, [r4, #0]
34003d48:	6953      	ldr	r3, [r2, #20]
34003d4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
34003d4e:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
34003d50:	6820      	ldr	r0, [r4, #0]
34003d52:	f007 ffe1 	bl	3400bd18 <USB_ReadInterrupts>
34003d56:	0280      	lsls	r0, r0, #10
34003d58:	d52c      	bpl.n	34003db4 <HAL_PCD_IRQHandler+0x2c8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
34003d5a:	7923      	ldrb	r3, [r4, #4]
34003d5c:	4622      	mov	r2, r4
34003d5e:	2b00      	cmp	r3, #0
34003d60:	bf08      	it	eq
34003d62:	2301      	moveq	r3, #1
34003d64:	f506 6c32 	add.w	ip, r6, #2848	@ 0xb20
34003d68:	3b01      	subs	r3, #1
34003d6a:	d01e      	beq.n	34003daa <HAL_PCD_IRQHandler+0x2be>
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
34003d6c:	f892 727c 	ldrb.w	r7, [r2, #636]	@ 0x27c
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
34003d70:	f8dc 0000 	ldr.w	r0, [ip]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
34003d74:	2f01      	cmp	r7, #1
34003d76:	f040 821b 	bne.w	340041b0 <HAL_PCD_IRQHandler+0x6c4>
34003d7a:	2800      	cmp	r0, #0
34003d7c:	f280 8218 	bge.w	340041b0 <HAL_PCD_IRQHandler+0x6c4>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
34003d80:	f8d4 14d4 	ldr.w	r1, [r4, #1236]	@ 0x4d4
34003d84:	ea81 4010 	eor.w	r0, r1, r0, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
34003d88:	07c1      	lsls	r1, r0, #31
34003d8a:	f100 8211 	bmi.w	340041b0 <HAL_PCD_IRQHandler+0x6c4>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
34003d8e:	f882 727b 	strb.w	r7, [r2, #635]	@ 0x27b
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
34003d92:	69b0      	ldr	r0, [r6, #24]
34003d94:	f040 0080 	orr.w	r0, r0, #128	@ 0x80
34003d98:	61b0      	str	r0, [r6, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
34003d9a:	6970      	ldr	r0, [r6, #20]
34003d9c:	0600      	lsls	r0, r0, #24
34003d9e:	f100 8207 	bmi.w	340041b0 <HAL_PCD_IRQHandler+0x6c4>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
34003da2:	686b      	ldr	r3, [r5, #4]
34003da4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34003da8:	606b      	str	r3, [r5, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
34003daa:	6822      	ldr	r2, [r4, #0]
34003dac:	6953      	ldr	r3, [r2, #20]
34003dae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
34003db2:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
34003db4:	6820      	ldr	r0, [r4, #0]
34003db6:	f007 ffaf 	bl	3400bd18 <USB_ReadInterrupts>
34003dba:	0041      	lsls	r1, r0, #1
34003dbc:	d507      	bpl.n	34003dce <HAL_PCD_IRQHandler+0x2e2>
      HAL_PCD_ConnectCallback(hpcd);
34003dbe:	4620      	mov	r0, r4
34003dc0:	f008 f95c 	bl	3400c07c <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
34003dc4:	6822      	ldr	r2, [r4, #0]
34003dc6:	6953      	ldr	r3, [r2, #20]
34003dc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
34003dcc:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
34003dce:	6820      	ldr	r0, [r4, #0]
34003dd0:	f007 ffa2 	bl	3400bd18 <USB_ReadInterrupts>
34003dd4:	0742      	lsls	r2, r0, #29
34003dd6:	d50a      	bpl.n	34003dee <HAL_PCD_IRQHandler+0x302>
      RegVal = hpcd->Instance->GOTGINT;
34003dd8:	6823      	ldr	r3, [r4, #0]
34003dda:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
34003ddc:	076b      	lsls	r3, r5, #29
34003dde:	d502      	bpl.n	34003de6 <HAL_PCD_IRQHandler+0x2fa>
        HAL_PCD_DisconnectCallback(hpcd);
34003de0:	4620      	mov	r0, r4
34003de2:	f008 f955 	bl	3400c090 <HAL_PCD_DisconnectCallback>
      hpcd->Instance->GOTGINT |= RegVal;
34003de6:	6822      	ldr	r2, [r4, #0]
34003de8:	6853      	ldr	r3, [r2, #4]
34003dea:	432b      	orrs	r3, r5
34003dec:	6053      	str	r3, [r2, #4]
}
34003dee:	b007      	add	sp, #28
34003df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
34003df4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
34003df8:	f47f aecb 	bne.w	34003b92 <HAL_PCD_IRQHandler+0xa6>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
34003dfc:	2208      	movs	r2, #8
34003dfe:	4630      	mov	r0, r6
34003e00:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
34003e04:	f007 ff38 	bl	3400bc78 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
34003e08:	2324      	movs	r3, #36	@ 0x24
34003e0a:	fb03 4707 	mla	r7, r3, r7, r4
34003e0e:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
34003e12:	f3c8 180a 	ubfx	r8, r8, #4, #11
34003e16:	4443      	add	r3, r8
34003e18:	e6b9      	b.n	34003b8e <HAL_PCD_IRQHandler+0xa2>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
34003e1a:	6820      	ldr	r0, [r4, #0]
34003e1c:	f007 ff80 	bl	3400bd20 <USB_ReadDevAllOutEpInterrupt>
34003e20:	46a2      	mov	sl, r4
      epnum = 0U;
34003e22:	2700      	movs	r7, #0
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
34003e24:	9002      	str	r0, [sp, #8]
      while (ep_intr != 0U)
34003e26:	f506 6830 	add.w	r8, r6, #2816	@ 0xb00
34003e2a:	9b02      	ldr	r3, [sp, #8]
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
34003e2c:	6820      	ldr	r0, [r4, #0]
      while (ep_intr != 0U)
34003e2e:	2b00      	cmp	r3, #0
34003e30:	f43f aeba 	beq.w	34003ba8 <HAL_PCD_IRQHandler+0xbc>
        if ((ep_intr & 0x1U) != 0U)
34003e34:	9b02      	ldr	r3, [sp, #8]
34003e36:	07db      	lsls	r3, r3, #31
34003e38:	d578      	bpl.n	34003f2c <HAL_PCD_IRQHandler+0x440>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
34003e3a:	fa5f fb87 	uxtb.w	fp, r7
34003e3e:	4659      	mov	r1, fp
34003e40:	f007 ff7e 	bl	3400bd40 <USB_ReadDevOutEPInterrupt>
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
34003e44:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
34003e48:	4681      	mov	r9, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
34003e4a:	d01f      	beq.n	34003e8c <HAL_PCD_IRQHandler+0x3a0>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
34003e4c:	2301      	movs	r3, #1
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
34003e4e:	6820      	ldr	r0, [r4, #0]
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
34003e50:	f8c8 3008 	str.w	r3, [r8, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if (hpcd->Init.dma_enable == 1U)
34003e54:	f894 c006 	ldrb.w	ip, [r4, #6]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
34003e58:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00
34003e5c:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  if (hpcd->Init.dma_enable == 1U)
34003e60:	f1bc 0f01 	cmp.w	ip, #1
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
34003e64:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
34003e66:	689a      	ldr	r2, [r3, #8]
  if (hpcd->Init.dma_enable == 1U)
34003e68:	f040 808b 	bne.w	34003f82 <HAL_PCD_IRQHandler+0x496>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
34003e6c:	f012 0f08 	tst.w	r2, #8
34003e70:	d007      	beq.n	34003e82 <HAL_PCD_IRQHandler+0x396>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
34003e72:	48b0      	ldr	r0, [pc, #704]	@ (34004134 <HAL_PCD_IRQHandler+0x648>)
34003e74:	4281      	cmp	r1, r0
34003e76:	d909      	bls.n	34003e8c <HAL_PCD_IRQHandler+0x3a0>
34003e78:	0412      	lsls	r2, r2, #16
34003e7a:	d507      	bpl.n	34003e8c <HAL_PCD_IRQHandler+0x3a0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
34003e7c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
34003e80:	e003      	b.n	34003e8a <HAL_PCD_IRQHandler+0x39e>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
34003e82:	f012 0f20 	tst.w	r2, #32
34003e86:	d05a      	beq.n	34003f3e <HAL_PCD_IRQHandler+0x452>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
34003e88:	2220      	movs	r2, #32
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
34003e8a:	609a      	str	r2, [r3, #8]
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
34003e8c:	f019 0f08 	tst.w	r9, #8
34003e90:	d021      	beq.n	34003ed6 <HAL_PCD_IRQHandler+0x3ea>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
34003e92:	2308      	movs	r3, #8
34003e94:	f8c8 3008 	str.w	r3, [r8, #8]
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
34003e98:	6823      	ldr	r3, [r4, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
34003e9a:	49a6      	ldr	r1, [pc, #664]	@ (34004134 <HAL_PCD_IRQHandler+0x648>)
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
34003e9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
34003e9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
34003ea2:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
34003ea6:	428a      	cmp	r2, r1
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
34003ea8:	6898      	ldr	r0, [r3, #8]
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
34003eaa:	d904      	bls.n	34003eb6 <HAL_PCD_IRQHandler+0x3ca>
34003eac:	0400      	lsls	r0, r0, #16
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
34003eae:	bf44      	itt	mi
34003eb0:	f44f 4000 	movmi.w	r0, #32768	@ 0x8000
34003eb4:	6098      	strmi	r0, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
34003eb6:	4620      	mov	r0, r4
34003eb8:	9203      	str	r2, [sp, #12]
34003eba:	f007 ffd1 	bl	3400be60 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
34003ebe:	9a03      	ldr	r2, [sp, #12]
34003ec0:	499c      	ldr	r1, [pc, #624]	@ (34004134 <HAL_PCD_IRQHandler+0x648>)
34003ec2:	428a      	cmp	r2, r1
34003ec4:	d907      	bls.n	34003ed6 <HAL_PCD_IRQHandler+0x3ea>
34003ec6:	79a1      	ldrb	r1, [r4, #6]
34003ec8:	2901      	cmp	r1, #1
34003eca:	d104      	bne.n	34003ed6 <HAL_PCD_IRQHandler+0x3ea>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
34003ecc:	6820      	ldr	r0, [r4, #0]
34003ece:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
34003ed2:	f007 ff61 	bl	3400bd98 <USB_EP0_OutStart>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
34003ed6:	f019 0f10 	tst.w	r9, #16
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
34003eda:	bf1c      	itt	ne
34003edc:	2310      	movne	r3, #16
34003ede:	f8c8 3008 	strne.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
34003ee2:	f019 0f02 	tst.w	r9, #2
34003ee6:	d014      	beq.n	34003f12 <HAL_PCD_IRQHandler+0x426>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
34003ee8:	6973      	ldr	r3, [r6, #20]
34003eea:	0619      	lsls	r1, r3, #24
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
34003eec:	bf42      	ittt	mi
34003eee:	686b      	ldrmi	r3, [r5, #4]
34003ef0:	f443 6380 	orrmi.w	r3, r3, #1024	@ 0x400
34003ef4:	606b      	strmi	r3, [r5, #4]
            if (ep->is_iso_incomplete == 1U)
34003ef6:	f89a 3257 	ldrb.w	r3, [sl, #599]	@ 0x257
34003efa:	2b01      	cmp	r3, #1
34003efc:	d106      	bne.n	34003f0c <HAL_PCD_IRQHandler+0x420>
              ep->is_iso_incomplete = 0U;
34003efe:	2300      	movs	r3, #0
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
34003f00:	4659      	mov	r1, fp
34003f02:	4620      	mov	r0, r4
              ep->is_iso_incomplete = 0U;
34003f04:	f88a 3257 	strb.w	r3, [sl, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
34003f08:	f008 f912 	bl	3400c130 <HAL_PCD_ISOOUTIncompleteCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
34003f0c:	2302      	movs	r3, #2
34003f0e:	f8c8 3008 	str.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
34003f12:	f019 0f20 	tst.w	r9, #32
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
34003f16:	bf1c      	itt	ne
34003f18:	2320      	movne	r3, #32
34003f1a:	f8c8 3008 	strne.w	r3, [r8, #8]
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
34003f1e:	f419 5f00 	tst.w	r9, #8192	@ 0x2000
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
34003f22:	bf1c      	itt	ne
34003f24:	f44f 5300 	movne.w	r3, #8192	@ 0x2000
34003f28:	f8c8 3008 	strne.w	r3, [r8, #8]
        ep_intr >>= 1U;
34003f2c:	9b02      	ldr	r3, [sp, #8]
        epnum++;
34003f2e:	3701      	adds	r7, #1
        ep_intr >>= 1U;
34003f30:	085b      	lsrs	r3, r3, #1
34003f32:	9302      	str	r3, [sp, #8]
34003f34:	f108 0820 	add.w	r8, r8, #32
34003f38:	f10a 0a24 	add.w	sl, sl, #36	@ 0x24
34003f3c:	e775      	b.n	34003e2a <HAL_PCD_IRQHandler+0x33e>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
34003f3e:	f8df c1f4 	ldr.w	ip, [pc, #500]	@ 34004134 <HAL_PCD_IRQHandler+0x648>
34003f42:	4561      	cmp	r1, ip
34003f44:	d901      	bls.n	34003f4a <HAL_PCD_IRQHandler+0x45e>
34003f46:	0412      	lsls	r2, r2, #16
34003f48:	d498      	bmi.n	34003e7c <HAL_PCD_IRQHandler+0x390>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
34003f4a:	691a      	ldr	r2, [r3, #16]
34003f4c:	f8da 3274 	ldr.w	r3, [sl, #628]	@ 0x274
34003f50:	f3c2 0212 	ubfx	r2, r2, #0, #19
34003f54:	1a9b      	subs	r3, r3, r2
34003f56:	f8ca 3268 	str.w	r3, [sl, #616]	@ 0x268
        if (epnum == 0U)
34003f5a:	b96f      	cbnz	r7, 34003f78 <HAL_PCD_IRQHandler+0x48c>
          if (ep->xfer_len == 0U)
34003f5c:	f8d4 2264 	ldr.w	r2, [r4, #612]	@ 0x264
34003f60:	b92a      	cbnz	r2, 34003f6e <HAL_PCD_IRQHandler+0x482>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
34003f62:	2101      	movs	r1, #1
34003f64:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
34003f68:	f007 ff16 	bl	3400bd98 <USB_EP0_OutStart>
34003f6c:	e004      	b.n	34003f78 <HAL_PCD_IRQHandler+0x48c>
            ep->xfer_buff += ep->xfer_count;
34003f6e:	f8d4 2260 	ldr.w	r2, [r4, #608]	@ 0x260
34003f72:	441a      	add	r2, r3
34003f74:	f8c4 2260 	str.w	r2, [r4, #608]	@ 0x260
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
34003f78:	4659      	mov	r1, fp
34003f7a:	4620      	mov	r0, r4
34003f7c:	f008 f81c 	bl	3400bfb8 <HAL_PCD_DataOutStageCallback>
34003f80:	e784      	b.n	34003e8c <HAL_PCD_IRQHandler+0x3a0>
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
34003f82:	f8df c1b4 	ldr.w	ip, [pc, #436]	@ 34004138 <HAL_PCD_IRQHandler+0x64c>
34003f86:	4561      	cmp	r1, ip
34003f88:	d107      	bne.n	34003f9a <HAL_PCD_IRQHandler+0x4ae>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
34003f8a:	0411      	lsls	r1, r2, #16
34003f8c:	f53f af76 	bmi.w	34003e7c <HAL_PCD_IRQHandler+0x390>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
34003f90:	0692      	lsls	r2, r2, #26
34003f92:	d5f1      	bpl.n	34003f78 <HAL_PCD_IRQHandler+0x48c>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
34003f94:	2220      	movs	r2, #32
34003f96:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
34003f98:	e7ee      	b.n	34003f78 <HAL_PCD_IRQHandler+0x48c>
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
34003f9a:	2f00      	cmp	r7, #0
34003f9c:	d1ec      	bne.n	34003f78 <HAL_PCD_IRQHandler+0x48c>
34003f9e:	f8d4 3264 	ldr.w	r3, [r4, #612]	@ 0x264
34003fa2:	2b00      	cmp	r3, #0
34003fa4:	d1e8      	bne.n	34003f78 <HAL_PCD_IRQHandler+0x48c>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
34003fa6:	4639      	mov	r1, r7
34003fa8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
34003fac:	e7dc      	b.n	34003f68 <HAL_PCD_IRQHandler+0x47c>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
34003fae:	f01b 0f01 	tst.w	fp, #1
34003fb2:	f000 8098 	beq.w	340040e6 <HAL_PCD_IRQHandler+0x5fa>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
34003fb6:	fa5f f389 	uxtb.w	r3, r9
34003fba:	4619      	mov	r1, r3
34003fbc:	9302      	str	r3, [sp, #8]
34003fbe:	f007 fec8 	bl	3400bd52 <USB_ReadDevInEPInterrupt>
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
34003fc2:	f010 0f01 	tst.w	r0, #1
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
34003fc6:	4680      	mov	r8, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
34003fc8:	d01f      	beq.n	3400400a <HAL_PCD_IRQHandler+0x51e>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
34003fca:	2101      	movs	r1, #1
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
34003fcc:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
34003fce:	f009 020f 	and.w	r2, r9, #15
34003fd2:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
34003fd6:	ea23 0302 	bic.w	r3, r3, r2
34003fda:	636b      	str	r3, [r5, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
34003fdc:	f8ca 1008 	str.w	r1, [sl, #8]
            if (hpcd->Init.dma_enable == 1U)
34003fe0:	79a1      	ldrb	r1, [r4, #6]
34003fe2:	2901      	cmp	r1, #1
34003fe4:	d10d      	bne.n	34004002 <HAL_PCD_IRQHandler+0x516>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
34003fe6:	e9d7 2307 	ldrd	r2, r3, [r7, #28]
34003fea:	4413      	add	r3, r2
34003fec:	623b      	str	r3, [r7, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
34003fee:	f1b9 0f00 	cmp.w	r9, #0
34003ff2:	d106      	bne.n	34004002 <HAL_PCD_IRQHandler+0x516>
34003ff4:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34003ff6:	b923      	cbnz	r3, 34004002 <HAL_PCD_IRQHandler+0x516>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
34003ff8:	6820      	ldr	r0, [r4, #0]
34003ffa:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
34003ffe:	f007 fecb 	bl	3400bd98 <USB_EP0_OutStart>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
34004002:	4620      	mov	r0, r4
34004004:	9902      	ldr	r1, [sp, #8]
34004006:	f007 ff77 	bl	3400bef8 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
3400400a:	f018 0f08 	tst.w	r8, #8
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
3400400e:	bf1c      	itt	ne
34004010:	2308      	movne	r3, #8
34004012:	f8ca 3008 	strne.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
34004016:	f018 0f10 	tst.w	r8, #16
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
3400401a:	bf1c      	itt	ne
3400401c:	2310      	movne	r3, #16
3400401e:	f8ca 3008 	strne.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
34004022:	f018 0f40 	tst.w	r8, #64	@ 0x40
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
34004026:	bf1c      	itt	ne
34004028:	2340      	movne	r3, #64	@ 0x40
3400402a:	f8ca 3008 	strne.w	r3, [sl, #8]
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
3400402e:	f018 0f02 	tst.w	r8, #2
34004032:	d00f      	beq.n	34004054 <HAL_PCD_IRQHandler+0x568>
            (void)USB_FlushTxFifo(USBx, epnum);
34004034:	4649      	mov	r1, r9
34004036:	4630      	mov	r0, r6
34004038:	f007 fc3a 	bl	3400b8b0 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
3400403c:	7dfb      	ldrb	r3, [r7, #23]
3400403e:	2b01      	cmp	r3, #1
34004040:	d105      	bne.n	3400404e <HAL_PCD_IRQHandler+0x562>
              ep->is_iso_incomplete = 0U;
34004042:	2300      	movs	r3, #0
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
34004044:	4620      	mov	r0, r4
34004046:	9902      	ldr	r1, [sp, #8]
              ep->is_iso_incomplete = 0U;
34004048:	75fb      	strb	r3, [r7, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
3400404a:	f008 f851 	bl	3400c0f0 <HAL_PCD_ISOINIncompleteCallback>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
3400404e:	2302      	movs	r3, #2
34004050:	f8ca 3008 	str.w	r3, [sl, #8]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
34004054:	6823      	ldr	r3, [r4, #0]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
34004056:	f018 0f80 	tst.w	r8, #128	@ 0x80
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
3400405a:	9303      	str	r3, [sp, #12]
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
3400405c:	d043      	beq.n	340040e6 <HAL_PCD_IRQHandler+0x5fa>
  if (ep->xfer_count > ep->xfer_len)
3400405e:	e9d7 3209 	ldrd	r3, r2, [r7, #36]	@ 0x24
34004062:	429a      	cmp	r2, r3
34004064:	d83f      	bhi.n	340040e6 <HAL_PCD_IRQHandler+0x5fa>
  len = ep->xfer_len - ep->xfer_count;
34004066:	1a9b      	subs	r3, r3, r2
  if (len > ep->maxpacket)
34004068:	69fa      	ldr	r2, [r7, #28]
3400406a:	4293      	cmp	r3, r2
3400406c:	bf28      	it	cs
3400406e:	4613      	movcs	r3, r2
  len32b = (len + 3U) / 4U;
34004070:	3303      	adds	r3, #3
34004072:	089b      	lsrs	r3, r3, #2
34004074:	9304      	str	r3, [sp, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
34004076:	9b03      	ldr	r3, [sp, #12]
34004078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
3400407c:	eb03 1349 	add.w	r3, r3, r9, lsl #5
34004080:	9305      	str	r3, [sp, #20]
34004082:	9b05      	ldr	r3, [sp, #20]
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
34004084:	9804      	ldr	r0, [sp, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
34004086:	6999      	ldr	r1, [r3, #24]
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
34004088:	e9d7 3209 	ldrd	r3, r2, [r7, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
3400408c:	b289      	uxth	r1, r1
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
3400408e:	4281      	cmp	r1, r0
34004090:	d327      	bcc.n	340040e2 <HAL_PCD_IRQHandler+0x5f6>
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
34004092:	4293      	cmp	r3, r2
34004094:	d80b      	bhi.n	340040ae <HAL_PCD_IRQHandler+0x5c2>
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
34004096:	2101      	movs	r1, #1
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
34004098:	9b03      	ldr	r3, [sp, #12]
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
3400409a:	f009 000f 	and.w	r0, r9, #15
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
3400409e:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
340040a2:	4081      	lsls	r1, r0
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
340040a4:	ea22 0201 	bic.w	r2, r2, r1
340040a8:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
340040ac:	e01b      	b.n	340040e6 <HAL_PCD_IRQHandler+0x5fa>
    len = ep->xfer_len - ep->xfer_count;
340040ae:	eba3 0802 	sub.w	r8, r3, r2
    if (len > ep->maxpacket)
340040b2:	69fb      	ldr	r3, [r7, #28]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
340040b4:	9a02      	ldr	r2, [sp, #8]
    if (len > ep->maxpacket)
340040b6:	4598      	cmp	r8, r3
340040b8:	bf28      	it	cs
340040ba:	4698      	movcs	r8, r3
    len32b = (len + 3U) / 4U;
340040bc:	f108 0303 	add.w	r3, r8, #3
340040c0:	089b      	lsrs	r3, r3, #2
340040c2:	9304      	str	r3, [sp, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
340040c4:	79a3      	ldrb	r3, [r4, #6]
340040c6:	9803      	ldr	r0, [sp, #12]
340040c8:	9300      	str	r3, [sp, #0]
340040ca:	6a39      	ldr	r1, [r7, #32]
340040cc:	fa1f f388 	uxth.w	r3, r8
340040d0:	f007 fcbe 	bl	3400ba50 <USB_WritePacket>
    ep->xfer_buff  += len;
340040d4:	6a3b      	ldr	r3, [r7, #32]
340040d6:	4443      	add	r3, r8
340040d8:	623b      	str	r3, [r7, #32]
    ep->xfer_count += len;
340040da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
340040dc:	4443      	add	r3, r8
340040de:	62bb      	str	r3, [r7, #40]	@ 0x28
340040e0:	e7cf      	b.n	34004082 <HAL_PCD_IRQHandler+0x596>
  if (ep->xfer_len <= ep->xfer_count)
340040e2:	4293      	cmp	r3, r2
340040e4:	d9d7      	bls.n	34004096 <HAL_PCD_IRQHandler+0x5aa>
        epnum++;
340040e6:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
340040ea:	ea4f 0b5b 	mov.w	fp, fp, lsr #1
340040ee:	3724      	adds	r7, #36	@ 0x24
340040f0:	f10a 0a20 	add.w	sl, sl, #32
340040f4:	e566      	b.n	34003bc4 <HAL_PCD_IRQHandler+0xd8>
        HAL_PCD_ResumeCallback(hpcd);
340040f6:	4620      	mov	r0, r4
340040f8:	f007 ffe6 	bl	3400c0c8 <HAL_PCD_ResumeCallback>
340040fc:	e57b      	b.n	34003bf6 <HAL_PCD_IRQHandler+0x10a>
        HAL_PCD_SuspendCallback(hpcd);
340040fe:	4620      	mov	r0, r4
34004100:	f007 ffd8 	bl	3400c0b4 <HAL_PCD_SuspendCallback>
34004104:	e5a6      	b.n	34003c54 <HAL_PCD_IRQHandler+0x168>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
34004106:	6098      	str	r0, [r3, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
34004108:	6819      	ldr	r1, [r3, #0]
3400410a:	3320      	adds	r3, #32
3400410c:	f421 1100 	bic.w	r1, r1, #2097152	@ 0x200000
34004110:	f843 1c20 	str.w	r1, [r3, #-32]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
34004114:	f8c3 01e8 	str.w	r0, [r3, #488]	@ 0x1e8
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
34004118:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
3400411c:	f421 1100 	bic.w	r1, r1, #2097152	@ 0x200000
34004120:	f8c3 11e0 	str.w	r1, [r3, #480]	@ 0x1e0
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
34004124:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
34004128:	f041 6100 	orr.w	r1, r1, #134217728	@ 0x8000000
3400412c:	f8c3 11e0 	str.w	r1, [r3, #480]	@ 0x1e0
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
34004130:	e5a7      	b.n	34003c82 <HAL_PCD_IRQHandler+0x196>
34004132:	bf00      	nop
34004134:	4f54300a 	.word	0x4f54300a
34004138:	4f54310a 	.word	0x4f54310a
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
3400413c:	696b      	ldr	r3, [r5, #20]
3400413e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
34004142:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
34004146:	616b      	str	r3, [r5, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
34004148:	692b      	ldr	r3, [r5, #16]
3400414a:	f043 030b 	orr.w	r3, r3, #11
3400414e:	612b      	str	r3, [r5, #16]
34004150:	e5ac      	b.n	34003cac <HAL_PCD_IRQHandler+0x1c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
34004152:	2701      	movs	r7, #1
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
34004154:	f04f 0924 	mov.w	r9, #36	@ 0x24
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
34004158:	69b3      	ldr	r3, [r6, #24]
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
3400415a:	f204 2857 	addw	r8, r4, #599	@ 0x257
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
3400415e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
34004162:	61b3      	str	r3, [r6, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
34004164:	7923      	ldrb	r3, [r4, #4]
34004166:	42bb      	cmp	r3, r7
34004168:	f67f ade0 	bls.w	34003d2c <HAL_PCD_IRQHandler+0x240>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
3400416c:	fb09 f307 	mul.w	r3, r9, r7
34004170:	f818 3003 	ldrb.w	r3, [r8, r3]
34004174:	2b01      	cmp	r3, #1
34004176:	d103      	bne.n	34004180 <HAL_PCD_IRQHandler+0x694>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
34004178:	4620      	mov	r0, r4
3400417a:	b2f9      	uxtb	r1, r7
3400417c:	f7ff fca2 	bl	34003ac4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
34004180:	3701      	adds	r7, #1
34004182:	e7ef      	b.n	34004164 <HAL_PCD_IRQHandler+0x678>
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
34004184:	f898 303c 	ldrb.w	r3, [r8, #60]	@ 0x3c
        RegVal = USBx_INEP(epnum)->DIEPCTL;
34004188:	f8d9 2000 	ldr.w	r2, [r9]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
3400418c:	2b01      	cmp	r3, #1
3400418e:	d109      	bne.n	340041a4 <HAL_PCD_IRQHandler+0x6b8>
34004190:	2a00      	cmp	r2, #0
34004192:	da07      	bge.n	340041a4 <HAL_PCD_IRQHandler+0x6b8>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
34004194:	f067 017f 	orn	r1, r7, #127	@ 0x7f
34004198:	4620      	mov	r0, r4
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
3400419a:	f888 303b 	strb.w	r3, [r8, #59]	@ 0x3b
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
3400419e:	b2c9      	uxtb	r1, r1
340041a0:	f7ff fc90 	bl	34003ac4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
340041a4:	3701      	adds	r7, #1
340041a6:	f108 0824 	add.w	r8, r8, #36	@ 0x24
340041aa:	f109 0920 	add.w	r9, r9, #32
340041ae:	e5c6      	b.n	34003d3e <HAL_PCD_IRQHandler+0x252>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
340041b0:	3224      	adds	r2, #36	@ 0x24
340041b2:	f10c 0c20 	add.w	ip, ip, #32
340041b6:	e5d7      	b.n	34003d68 <HAL_PCD_IRQHandler+0x27c>

340041b8 <HAL_PCD_EP_Flush>:
{
340041b8:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
340041ba:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
{
340041be:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
340041c0:	2b01      	cmp	r3, #1
340041c2:	d010      	beq.n	340041e6 <HAL_PCD_EP_Flush+0x2e>
340041c4:	2301      	movs	r3, #1
340041c6:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  if ((ep_addr & 0x80U) == 0x80U)
340041ca:	060b      	lsls	r3, r1, #24
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
340041cc:	6800      	ldr	r0, [r0, #0]
  if ((ep_addr & 0x80U) == 0x80U)
340041ce:	d507      	bpl.n	340041e0 <HAL_PCD_EP_Flush+0x28>
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
340041d0:	f001 010f 	and.w	r1, r1, #15
340041d4:	f007 fb6c 	bl	3400b8b0 <USB_FlushTxFifo>
  __HAL_UNLOCK(hpcd);
340041d8:	2000      	movs	r0, #0
340041da:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
340041de:	bd10      	pop	{r4, pc}
    (void)USB_FlushRxFifo(hpcd->Instance);
340041e0:	f007 fb89 	bl	3400b8f6 <USB_FlushRxFifo>
340041e4:	e7f8      	b.n	340041d8 <HAL_PCD_EP_Flush+0x20>
  __HAL_LOCK(hpcd);
340041e6:	2002      	movs	r0, #2
340041e8:	e7f9      	b.n	340041de <HAL_PCD_EP_Flush+0x26>

340041ea <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
340041ea:	4770      	bx	lr

340041ec <HAL_PWREx_ConfigVddIORange>:
  * @retval None.
  */
void HAL_PWREx_ConfigVddIORange(uint32_t VddIOPort, uint32_t VoltageRange)
{
  /* Check the parameters */
  assert_param(IS_PWR_VDDIO(VddIOPort));
340041ec:	2804      	cmp	r0, #4
{
340041ee:	b538      	push	{r3, r4, r5, lr}
340041f0:	4605      	mov	r5, r0
340041f2:	460c      	mov	r4, r1
  assert_param(IS_PWR_VDDIO(VddIOPort));
340041f4:	d912      	bls.n	3400421c <HAL_PWREx_ConfigVddIORange+0x30>
340041f6:	f240 316a 	movw	r1, #874	@ 0x36a
340041fa:	481d      	ldr	r0, [pc, #116]	@ (34004270 <HAL_PWREx_ConfigVddIORange+0x84>)
340041fc:	f7fd fa74 	bl	340016e8 <assert_failed>
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));
34004200:	2c01      	cmp	r4, #1
34004202:	d915      	bls.n	34004230 <HAL_PWREx_ConfigVddIORange+0x44>
34004204:	f240 316b 	movw	r1, #875	@ 0x36b
34004208:	4819      	ldr	r0, [pc, #100]	@ (34004270 <HAL_PWREx_ConfigVddIORange+0x84>)
3400420a:	f7fd fa6d 	bl	340016e8 <assert_failed>

  switch (VddIOPort)
3400420e:	2d04      	cmp	r5, #4
34004210:	d80e      	bhi.n	34004230 <HAL_PWREx_ConfigVddIORange+0x44>
34004212:	e8df f005 	tbb	[pc, r5]
34004216:	0e06      	.short	0x0e06
34004218:	1c15      	.short	0x1c15
3400421a:	24          	.byte	0x24
3400421b:	00          	.byte	0x00
  assert_param(IS_PWR_VDDIO_RANGE(VoltageRange));
3400421c:	2901      	cmp	r1, #1
3400421e:	d9f6      	bls.n	3400420e <HAL_PWREx_ConfigVddIORange+0x22>
34004220:	e7f0      	b.n	34004204 <HAL_PWREx_ConfigVddIORange+0x18>
  {
    case PWR_VDDIO:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIOVRSEL, VoltageRange << PWR_SVMCR3_VDDIOVRSEL_Pos);
34004222:	4a14      	ldr	r2, [pc, #80]	@ (34004274 <HAL_PWREx_ConfigVddIORange+0x88>)
34004224:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
34004226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
3400422a:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
    case PWR_VDDIO2:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
      break;

    case PWR_VDDIO3:
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
3400422e:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;

    default:
      break;
  }
}
34004230:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO2VRSEL, VoltageRange << PWR_SVMCR3_VDDIO2VRSEL_Pos);
34004232:	4a10      	ldr	r2, [pc, #64]	@ (34004274 <HAL_PWREx_ConfigVddIORange+0x88>)
34004234:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
34004236:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
3400423a:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
3400423e:	e7f6      	b.n	3400422e <HAL_PWREx_ConfigVddIORange+0x42>
      MODIFY_REG(PWR->SVMCR3, PWR_SVMCR3_VDDIO3VRSEL, VoltageRange << PWR_SVMCR3_VDDIO3VRSEL_Pos);
34004240:	4a0c      	ldr	r2, [pc, #48]	@ (34004274 <HAL_PWREx_ConfigVddIORange+0x88>)
34004242:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
34004244:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
34004248:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
3400424c:	e7ef      	b.n	3400422e <HAL_PWREx_ConfigVddIORange+0x42>
      MODIFY_REG(PWR->SVMCR1, PWR_SVMCR1_VDDIO4VRSEL, VoltageRange << PWR_SVMCR1_VDDIO4VRSEL_Pos);
3400424e:	4a09      	ldr	r2, [pc, #36]	@ (34004274 <HAL_PWREx_ConfigVddIORange+0x88>)
34004250:	6b53      	ldr	r3, [r2, #52]	@ 0x34
34004252:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
34004256:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
3400425a:	6353      	str	r3, [r2, #52]	@ 0x34
      break;
3400425c:	e7e8      	b.n	34004230 <HAL_PWREx_ConfigVddIORange+0x44>
      MODIFY_REG(PWR->SVMCR2, PWR_SVMCR2_VDDIO5VRSEL, VoltageRange << PWR_SVMCR2_VDDIO5VRSEL_Pos);
3400425e:	4a05      	ldr	r2, [pc, #20]	@ (34004274 <HAL_PWREx_ConfigVddIORange+0x88>)
34004260:	6b93      	ldr	r3, [r2, #56]	@ 0x38
34004262:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
34004266:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
3400426a:	6393      	str	r3, [r2, #56]	@ 0x38
}
3400426c:	e7e0      	b.n	34004230 <HAL_PWREx_ConfigVddIORange+0x44>
3400426e:	bf00      	nop
34004270:	34010f93 	.word	0x34010f93
34004274:	56024800 	.word	0x56024800

34004278 <HAL_PWREx_EnableVddIO3>:
  * @note   Setting this bit is mandatory to use PN[12:0] I/Os.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO3(void)
{
  SET_BIT(PWR->SVMCR3, PWR_SVMCR3_VDDIO3SV);
34004278:	4a02      	ldr	r2, [pc, #8]	@ (34004284 <HAL_PWREx_EnableVddIO3+0xc>)
3400427a:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
3400427c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
34004280:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
34004282:	4770      	bx	lr
34004284:	56024800 	.word	0x56024800

34004288 <HAL_RAMCFG_EnableAXISRAM>:
  * @retval None.
  */
void HAL_RAMCFG_EnableAXISRAM(const RAMCFG_HandleTypeDef *hramcfg)
{
  /* Check the parameters */
  assert_param(IS_RAMCFG_AXISRAM_POWERDOWN_INSTANCE(hramcfg->Instance));
34004288:	6803      	ldr	r3, [r0, #0]
3400428a:	4a1c      	ldr	r2, [pc, #112]	@ (340042fc <HAL_RAMCFG_EnableAXISRAM+0x74>)
{
3400428c:	b510      	push	{r4, lr}
  assert_param(IS_RAMCFG_AXISRAM_POWERDOWN_INSTANCE(hramcfg->Instance));
3400428e:	4293      	cmp	r3, r2
{
34004290:	4604      	mov	r4, r0
  assert_param(IS_RAMCFG_AXISRAM_POWERDOWN_INSTANCE(hramcfg->Instance));
34004292:	d02c      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
34004294:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
34004298:	4293      	cmp	r3, r2
3400429a:	d028      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
3400429c:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
340042a0:	3280      	adds	r2, #128	@ 0x80
340042a2:	4293      	cmp	r3, r2
340042a4:	d023      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042a6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
340042aa:	4293      	cmp	r3, r2
340042ac:	d01f      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042ae:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
340042b2:	3280      	adds	r2, #128	@ 0x80
340042b4:	4293      	cmp	r3, r2
340042b6:	d01a      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042b8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
340042bc:	4293      	cmp	r3, r2
340042be:	d016      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042c0:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
340042c4:	3280      	adds	r2, #128	@ 0x80
340042c6:	4293      	cmp	r3, r2
340042c8:	d011      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042ca:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
340042ce:	4293      	cmp	r3, r2
340042d0:	d00d      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042d2:	f102 5280 	add.w	r2, r2, #268435456	@ 0x10000000
340042d6:	3280      	adds	r2, #128	@ 0x80
340042d8:	4293      	cmp	r3, r2
340042da:	d008      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042dc:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
340042e0:	4293      	cmp	r3, r2
340042e2:	d004      	beq.n	340042ee <HAL_RAMCFG_EnableAXISRAM+0x66>
340042e4:	f240 4107 	movw	r1, #1031	@ 0x407
340042e8:	4805      	ldr	r0, [pc, #20]	@ (34004300 <HAL_RAMCFG_EnableAXISRAM+0x78>)
340042ea:	f7fd f9fd 	bl	340016e8 <assert_failed>

  /* AXISRAMi power on */
  CLEAR_BIT(hramcfg->Instance->CR, RAMCFG_AXISRAM_POWERDOWN);
340042ee:	6822      	ldr	r2, [r4, #0]
340042f0:	6813      	ldr	r3, [r2, #0]
340042f2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
340042f6:	6013      	str	r3, [r2, #0]
}
340042f8:	bd10      	pop	{r4, pc}
340042fa:	bf00      	nop
340042fc:	52023080 	.word	0x52023080
34004300:	3401103e 	.word	0x3401103e

34004304 <LL_RCC_HSI_IsReady>:
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34004304:	4b02      	ldr	r3, [pc, #8]	@ (34004310 <LL_RCC_HSI_IsReady+0xc>)
34004306:	6858      	ldr	r0, [r3, #4]
}
34004308:	f3c0 00c0 	ubfx	r0, r0, #3, #1
3400430c:	4770      	bx	lr
3400430e:	bf00      	nop
34004310:	56028000 	.word	0x56028000

34004314 <LL_RCC_MSI_IsReady>:
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34004314:	4b02      	ldr	r3, [pc, #8]	@ (34004320 <LL_RCC_MSI_IsReady+0xc>)
34004316:	6858      	ldr	r0, [r3, #4]
}
34004318:	f3c0 0080 	ubfx	r0, r0, #2, #1
3400431c:	4770      	bx	lr
3400431e:	bf00      	nop
34004320:	56028000 	.word	0x56028000

34004324 <LL_RCC_PLL1_IsReady>:
  * @rmtoll SR           PLL1RDY         LL_RCC_PLL1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsReady(void)
{
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
34004324:	4b02      	ldr	r3, [pc, #8]	@ (34004330 <LL_RCC_PLL1_IsReady+0xc>)
34004326:	6858      	ldr	r0, [r3, #4]
}
34004328:	f3c0 2000 	ubfx	r0, r0, #8, #1
3400432c:	4770      	bx	lr
3400432e:	bf00      	nop
34004330:	56028000 	.word	0x56028000

34004334 <RCC_PLL_IsNewConfig>:
  * @param  pPLLInit Pointer to an RCC_PLLInitTypeDef structure that
  *                  contains the configuration parameters.  *
  * @retval 1 if success else 0
  */
static uint32_t RCC_PLL_IsNewConfig(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
34004334:	b570      	push	{r4, r5, r6, lr}
  /* !!! WARNING: ONLY INTEGER AND FRACTIONAL MODES MANAGED TODAY !!! */

  /* Check for PLLCFGR1, PLLCFGR2 and PLLCFGR3 parameters updates */
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34004336:	690b      	ldr	r3, [r1, #16]
  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
34004338:	4d1b      	ldr	r5, [pc, #108]	@ (340043a8 <RCC_PLL_IsNewConfig+0x74>)
      (pPLLInit->PLLSource | (pPLLInit->PLLM << RCC_PLL1CFGR1_PLL1DIVM_Pos) \
3400433a:	688e      	ldr	r6, [r1, #8]
  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
3400433c:	0104      	lsls	r4, r0, #4
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
3400433e:	5962      	ldr	r2, [r4, r5]
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34004340:	021b      	lsls	r3, r3, #8
34004342:	ea43 5306 	orr.w	r3, r3, r6, lsl #20
34004346:	684e      	ldr	r6, [r1, #4]
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34004348:	f022 420c 	bic.w	r2, r2, #2348810240	@ 0x8c000000
3400434c:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
       | (pPLLInit->PLLN << RCC_PLL1CFGR1_PLL1DIVN_Pos)))
34004350:	4333      	orrs	r3, r6
  if ((*p_rcc_pll_cfgr1_reg & (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN)) != \
34004352:	429a      	cmp	r2, r3
34004354:	d126      	bne.n	340043a4 <RCC_PLL_IsNewConfig+0x70>
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34004356:	4b15      	ldr	r3, [pc, #84]	@ (340043ac <RCC_PLL_IsNewConfig+0x78>)
  {
    ret = 1U; /* New PLL configuration */
  }
  else if ((*p_rcc_pll_cfgr2_reg & RCC_PLL1CFGR2_PLL1DIVNFRAC) != \
34004358:	68ca      	ldr	r2, [r1, #12]
3400435a:	58e3      	ldr	r3, [r4, r3]
3400435c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
34004360:	4293      	cmp	r3, r2
34004362:	d11f      	bne.n	340043a4 <RCC_PLL_IsNewConfig+0x70>
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
34004364:	4b12      	ldr	r3, [pc, #72]	@ (340043b0 <RCC_PLL_IsNewConfig+0x7c>)
           (pPLLInit->PLLFractional << RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos))
  {
    ret = 1U; /* New PLL configuration */
  }
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34004366:	58e2      	ldr	r2, [r4, r3]
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
34004368:	e9d1 6305 	ldrd	r6, r3, [r1, #20]
3400436c:	061b      	lsls	r3, r3, #24
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
3400436e:	f002 527c 	and.w	r2, r2, #1056964608	@ 0x3f000000
           ((pPLLInit->PLLP1 << RCC_PLL1CFGR3_PLL1PDIV1_Pos) | (pPLLInit->PLLP2 << RCC_PLL1CFGR3_PLL1PDIV2_Pos)))
34004372:	ea43 63c6 	orr.w	r3, r3, r6, lsl #27
  else if ((*p_rcc_pll_cfgr3_reg & (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2)) != \
34004376:	429a      	cmp	r2, r3
34004378:	d114      	bne.n	340043a4 <RCC_PLL_IsNewConfig+0x70>
  {
    /* Mode change detection*/
    uint32_t pllState;

    /* Get current Mode*/
    if (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3400437a:	4b0e      	ldr	r3, [pc, #56]	@ (340043b4 <RCC_PLL_IsNewConfig+0x80>)
3400437c:	685a      	ldr	r2, [r3, #4]
3400437e:	f44f 7380 	mov.w	r3, #256	@ 0x100
34004382:	fa03 f000 	lsl.w	r0, r3, r0
34004386:	4390      	bics	r0, r2
34004388:	d00a      	beq.n	340043a0 <RCC_PLL_IsNewConfig+0x6c>
    {
      pllState = RCC_PLL_ON;
    }
    else
    {
      if ((*p_rcc_pll_cfgr1_reg & RCC_PLL1CFGR1_PLL1BYP) != 0UL)
3400438a:	5963      	ldr	r3, [r4, r5]
      {
        pllState = RCC_PLL_BYPASS;
3400438c:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
34004390:	bf0c      	ite	eq
34004392:	2301      	moveq	r3, #1
34004394:	2303      	movne	r3, #3
        pllState = RCC_PLL_OFF;
      }
    }

    /* Compare with new mode */
    if (pllState != pPLLInit->PLLState)
34004396:	6808      	ldr	r0, [r1, #0]
34004398:	1ac0      	subs	r0, r0, r3
3400439a:	bf18      	it	ne
3400439c:	2001      	movne	r0, #1
      ret = 1U; /* New PLL configuration */
    }
  }

  return ret;
}
3400439e:	bd70      	pop	{r4, r5, r6, pc}
      pllState = RCC_PLL_ON;
340043a0:	2302      	movs	r3, #2
340043a2:	e7f8      	b.n	34004396 <RCC_PLL_IsNewConfig+0x62>
    ret = 1U; /* New PLL configuration */
340043a4:	2001      	movs	r0, #1
  return ret;
340043a6:	e7fa      	b.n	3400439e <RCC_PLL_IsNewConfig+0x6a>
340043a8:	56028080 	.word	0x56028080
340043ac:	56028084 	.word	0x56028084
340043b0:	56028088 	.word	0x56028088
340043b4:	56028000 	.word	0x56028000

340043b8 <RCC_PLL_Enable>:
{
340043b8:	b570      	push	{r4, r5, r6, lr}
  WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
340043ba:	f44f 7480 	mov.w	r4, #256	@ 0x100
340043be:	4e09      	ldr	r6, [pc, #36]	@ (340043e4 <RCC_PLL_Enable+0x2c>)
340043c0:	4084      	lsls	r4, r0
340043c2:	f8c6 4800 	str.w	r4, [r6, #2048]	@ 0x800
  tickstart = HAL_GetTick();
340043c6:	f7fe f9b5 	bl	34002734 <HAL_GetTick>
340043ca:	4605      	mov	r5, r0
  while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
340043cc:	6873      	ldr	r3, [r6, #4]
340043ce:	421c      	tst	r4, r3
340043d0:	d001      	beq.n	340043d6 <RCC_PLL_Enable+0x1e>
  return ret;
340043d2:	2000      	movs	r0, #0
}
340043d4:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
340043d6:	f7fe f9ad 	bl	34002734 <HAL_GetTick>
340043da:	1b40      	subs	r0, r0, r5
340043dc:	2801      	cmp	r0, #1
340043de:	d9f5      	bls.n	340043cc <RCC_PLL_Enable+0x14>
      return HAL_TIMEOUT;
340043e0:	2003      	movs	r0, #3
340043e2:	e7f7      	b.n	340043d4 <RCC_PLL_Enable+0x1c>
340043e4:	56028000 	.word	0x56028000

340043e8 <RCC_PLL_Config>:
  if (pPLLInit->PLLState == RCC_PLL_ON)
340043e8:	680b      	ldr	r3, [r1, #0]
{
340043ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (pPLLInit->PLLState == RCC_PLL_ON)
340043ee:	2b02      	cmp	r3, #2
{
340043f0:	4681      	mov	r9, r0
340043f2:	460d      	mov	r5, r1
  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
340043f4:	4f83      	ldr	r7, [pc, #524]	@ (34004604 <RCC_PLL_Config+0x21c>)
  p_rcc_pll_cfgr3_reg = &(RCC->PLL1CFGR3) + (((uint32_t)0x4) * PLLnumber);
340043f6:	4e84      	ldr	r6, [pc, #528]	@ (34004608 <RCC_PLL_Config+0x220>)
  p_rcc_pll_cfgr1_reg = &(RCC->PLL1CFGR1) + (((uint32_t)0x4) * PLLnumber);
340043f8:	ea4f 1400 	mov.w	r4, r0, lsl #4
  if (pPLLInit->PLLState == RCC_PLL_ON)
340043fc:	f040 8099 	bne.w	34004532 <RCC_PLL_Config+0x14a>
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));
34004400:	684b      	ldr	r3, [r1, #4]
34004402:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34004406:	d004      	beq.n	34004412 <RCC_PLL_Config+0x2a>
34004408:	f240 71fa 	movw	r1, #2042	@ 0x7fa
3400440c:	487f      	ldr	r0, [pc, #508]	@ (3400460c <RCC_PLL_Config+0x224>)
3400440e:	f7fd f96b 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));
34004412:	68eb      	ldr	r3, [r5, #12]
34004414:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
34004418:	d304      	bcc.n	34004424 <RCC_PLL_Config+0x3c>
3400441a:	f240 71fb 	movw	r1, #2043	@ 0x7fb
3400441e:	487b      	ldr	r0, [pc, #492]	@ (3400460c <RCC_PLL_Config+0x224>)
34004420:	f7fd f962 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_PLLM_VALUE(pPLLInit->PLLM));
34004424:	68ab      	ldr	r3, [r5, #8]
34004426:	3b01      	subs	r3, #1
34004428:	2b3e      	cmp	r3, #62	@ 0x3e
3400442a:	d904      	bls.n	34004436 <RCC_PLL_Config+0x4e>
3400442c:	f240 71fc 	movw	r1, #2044	@ 0x7fc
34004430:	4876      	ldr	r0, [pc, #472]	@ (3400460c <RCC_PLL_Config+0x224>)
34004432:	f7fd f959 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_PLLN_VALUE(pPLLInit->PLLN));
34004436:	f640 12ba 	movw	r2, #2490	@ 0x9ba
3400443a:	692b      	ldr	r3, [r5, #16]
3400443c:	3b0a      	subs	r3, #10
3400443e:	4293      	cmp	r3, r2
34004440:	d904      	bls.n	3400444c <RCC_PLL_Config+0x64>
34004442:	f240 71fd 	movw	r1, #2045	@ 0x7fd
34004446:	4871      	ldr	r0, [pc, #452]	@ (3400460c <RCC_PLL_Config+0x224>)
34004448:	f7fd f94e 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP1));
3400444c:	696b      	ldr	r3, [r5, #20]
3400444e:	3b01      	subs	r3, #1
34004450:	2b06      	cmp	r3, #6
34004452:	d904      	bls.n	3400445e <RCC_PLL_Config+0x76>
34004454:	f240 71fe 	movw	r1, #2046	@ 0x7fe
34004458:	486c      	ldr	r0, [pc, #432]	@ (3400460c <RCC_PLL_Config+0x224>)
3400445a:	f7fd f945 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_PLLP_VALUE(pPLLInit->PLLP2));
3400445e:	69ab      	ldr	r3, [r5, #24]
34004460:	3b01      	subs	r3, #1
34004462:	2b06      	cmp	r3, #6
34004464:	d904      	bls.n	34004470 <RCC_PLL_Config+0x88>
34004466:	f240 71ff 	movw	r1, #2047	@ 0x7ff
3400446a:	4868      	ldr	r0, [pc, #416]	@ (3400460c <RCC_PLL_Config+0x224>)
3400446c:	f7fd f93c 	bl	340016e8 <assert_failed>
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34004470:	f44f 7880 	mov.w	r8, #256	@ 0x100
34004474:	4b66      	ldr	r3, [pc, #408]	@ (34004610 <RCC_PLL_Config+0x228>)
34004476:	fa08 f809 	lsl.w	r8, r8, r9
3400447a:	f8c3 8000 	str.w	r8, [r3]
    tickstart = HAL_GetTick();
3400447e:	f7fe f959 	bl	34002734 <HAL_GetTick>
34004482:	4681      	mov	r9, r0
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
34004484:	f8df a194 	ldr.w	sl, [pc, #404]	@ 3400461c <RCC_PLL_Config+0x234>
34004488:	f8da 3004 	ldr.w	r3, [sl, #4]
3400448c:	ea38 0303 	bics.w	r3, r8, r3
34004490:	d040      	beq.n	34004514 <RCC_PLL_Config+0x12c>
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34004492:	59a3      	ldr	r3, [r4, r6]
  p_rcc_pll_cfgr2_reg = &(RCC->PLL1CFGR2) + (((uint32_t)0x4) * PLLnumber);
34004494:	495f      	ldr	r1, [pc, #380]	@ (34004614 <RCC_PLL_Config+0x22c>)
    SET_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODSSDIS);
34004496:	f043 0304 	orr.w	r3, r3, #4
3400449a:	51a3      	str	r3, [r4, r6]
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
3400449c:	59e3      	ldr	r3, [r4, r7]
3400449e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
340044a2:	51e3      	str	r3, [r4, r7]
    MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1SEL | RCC_PLL1CFGR1_PLL1DIVM | RCC_PLL1CFGR1_PLL1DIVN), \
340044a4:	692b      	ldr	r3, [r5, #16]
340044a6:	68aa      	ldr	r2, [r5, #8]
340044a8:	021b      	lsls	r3, r3, #8
340044aa:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
340044ae:	686a      	ldr	r2, [r5, #4]
340044b0:	59e0      	ldr	r0, [r4, r7]
340044b2:	4313      	orrs	r3, r2
340044b4:	4a58      	ldr	r2, [pc, #352]	@ (34004618 <RCC_PLL_Config+0x230>)
340044b6:	4002      	ands	r2, r0
340044b8:	4313      	orrs	r3, r2
340044ba:	51e3      	str	r3, [r4, r7]
    MODIFY_REG(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1PDIV1 | RCC_PLL1CFGR3_PLL1PDIV2), \
340044bc:	59a2      	ldr	r2, [r4, r6]
340044be:	e9d5 0305 	ldrd	r0, r3, [r5, #20]
340044c2:	061b      	lsls	r3, r3, #24
340044c4:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
340044c8:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
340044cc:	4313      	orrs	r3, r2
340044ce:	51a3      	str	r3, [r4, r6]
    MODIFY_REG(*p_rcc_pll_cfgr2_reg, RCC_PLL1CFGR2_PLL1DIVNFRAC, \
340044d0:	5863      	ldr	r3, [r4, r1]
340044d2:	68ea      	ldr	r2, [r5, #12]
340044d4:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
340044d8:	4313      	orrs	r3, r2
340044da:	5063      	str	r3, [r4, r1]
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1MODDSEN);
340044dc:	59a3      	ldr	r3, [r4, r6]
340044de:	f023 0308 	bic.w	r3, r3, #8
340044e2:	51a3      	str	r3, [r4, r6]
    if (pPLLInit->PLLFractional != 0U)
340044e4:	68eb      	ldr	r3, [r5, #12]
340044e6:	b11b      	cbz	r3, 340044f0 <RCC_PLL_Config+0x108>
      SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODDSEN | RCC_PLL1CFGR3_PLL1DACEN));
340044e8:	59a3      	ldr	r3, [r4, r6]
340044ea:	f043 030a 	orr.w	r3, r3, #10
340044ee:	51a3      	str	r3, [r4, r6]
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
340044f0:	59a3      	ldr	r3, [r4, r6]
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
340044f2:	4d4a      	ldr	r5, [pc, #296]	@ (3400461c <RCC_PLL_Config+0x234>)
    SET_BIT(*p_rcc_pll_cfgr3_reg, (RCC_PLL1CFGR3_PLL1MODSSRST | RCC_PLL1CFGR3_PLL1PDIVEN));
340044f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
340044f8:	f043 0301 	orr.w	r3, r3, #1
340044fc:	51a3      	str	r3, [r4, r6]
    WRITE_REG(RCC->CSR, RCC_CSR_PLL1ONS << PLLnumber);
340044fe:	f8c5 8800 	str.w	r8, [r5, #2048]	@ 0x800
    tickstart = HAL_GetTick();
34004502:	f7fe f917 	bl	34002734 <HAL_GetTick>
34004506:	4604      	mov	r4, r0
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == 0U)
34004508:	686b      	ldr	r3, [r5, #4]
3400450a:	ea18 0f03 	tst.w	r8, r3
3400450e:	d00a      	beq.n	34004526 <RCC_PLL_Config+0x13e>
  HAL_StatusTypeDef ret = HAL_OK;
34004510:	2000      	movs	r0, #0
34004512:	e006      	b.n	34004522 <RCC_PLL_Config+0x13a>
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34004514:	f7fe f90e 	bl	34002734 <HAL_GetTick>
34004518:	eba0 0009 	sub.w	r0, r0, r9
3400451c:	2801      	cmp	r0, #1
3400451e:	d9b3      	bls.n	34004488 <RCC_PLL_Config+0xa0>
        return HAL_TIMEOUT;
34004520:	2003      	movs	r0, #3
}
34004522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
34004526:	f7fe f905 	bl	34002734 <HAL_GetTick>
3400452a:	1b00      	subs	r0, r0, r4
3400452c:	2801      	cmp	r0, #1
3400452e:	d9eb      	bls.n	34004508 <RCC_PLL_Config+0x120>
34004530:	e7f6      	b.n	34004520 <RCC_PLL_Config+0x138>
  else if (pPLLInit->PLLState == RCC_PLL_BYPASS)
34004532:	2b03      	cmp	r3, #3
34004534:	d146      	bne.n	340045c4 <RCC_PLL_Config+0x1dc>
    assert_param(IS_RCC_PLLSOURCE(pPLLInit->PLLSource));
34004536:	684b      	ldr	r3, [r1, #4]
34004538:	b37b      	cbz	r3, 3400459a <RCC_PLL_Config+0x1b2>
3400453a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400453e:	d032      	beq.n	340045a6 <RCC_PLL_Config+0x1be>
34004540:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34004544:	d032      	beq.n	340045ac <RCC_PLL_Config+0x1c4>
34004546:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400454a:	d00d      	beq.n	34004568 <RCC_PLL_Config+0x180>
3400454c:	f640 013f 	movw	r1, #2111	@ 0x83f
34004550:	482e      	ldr	r0, [pc, #184]	@ (3400460c <RCC_PLL_Config+0x224>)
34004552:	f7fd f8c9 	bl	340016e8 <assert_failed>
    if (RCC_PLL_Source_IsReady(pPLLInit->PLLSource) == 1U)
34004556:	686b      	ldr	r3, [r5, #4]
{
  uint32_t ret = 1U;

  /* No assert since done in calling function */

  switch (PLLSource)
34004558:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400455c:	d026      	beq.n	340045ac <RCC_PLL_Config+0x1c4>
3400455e:	d803      	bhi.n	34004568 <RCC_PLL_Config+0x180>
34004560:	b1db      	cbz	r3, 3400459a <RCC_PLL_Config+0x1b2>
34004562:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34004566:	d01e      	beq.n	340045a6 <RCC_PLL_Config+0x1be>
      WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
34004568:	f44f 7680 	mov.w	r6, #256	@ 0x100
3400456c:	4b28      	ldr	r3, [pc, #160]	@ (34004610 <RCC_PLL_Config+0x228>)
3400456e:	fa06 f609 	lsl.w	r6, r6, r9
34004572:	601e      	str	r6, [r3, #0]
      tickstart = HAL_GetTick();
34004574:	f7fe f8de 	bl	34002734 <HAL_GetTick>
34004578:	4680      	mov	r8, r0
      while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
3400457a:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 3400461c <RCC_PLL_Config+0x234>
3400457e:	f8d9 3004 	ldr.w	r3, [r9, #4]
34004582:	ea36 0303 	bics.w	r3, r6, r3
34004586:	d016      	beq.n	340045b6 <RCC_PLL_Config+0x1ce>
      MODIFY_REG(*p_rcc_pll_cfgr1_reg, (RCC_PLL1CFGR1_PLL1BYP | RCC_PLL1CFGR1_PLL1SEL), \
34004588:	59e3      	ldr	r3, [r4, r7]
3400458a:	686a      	ldr	r2, [r5, #4]
3400458c:	f023 43f0 	bic.w	r3, r3, #2013265920	@ 0x78000000
34004590:	4313      	orrs	r3, r2
34004592:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
34004596:	51e3      	str	r3, [r4, r7]
34004598:	e7ba      	b.n	34004510 <RCC_PLL_Config+0x128>
  {
    case RCC_PLLSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() == 0U)
3400459a:	f7ff feb3 	bl	34004304 <LL_RCC_HSI_IsReady>
3400459e:	2800      	cmp	r0, #0
340045a0:	d1e2      	bne.n	34004568 <RCC_PLL_Config+0x180>
      ret = HAL_ERROR;
340045a2:	2001      	movs	r0, #1
340045a4:	e7bd      	b.n	34004522 <RCC_PLL_Config+0x13a>
      {
        ret = 0U;
      }
      break;
    case RCC_PLLSOURCE_MSI:
      if (LL_RCC_MSI_IsReady() == 0U)
340045a6:	f7ff feb5 	bl	34004314 <LL_RCC_MSI_IsReady>
340045aa:	e7f8      	b.n	3400459e <RCC_PLL_Config+0x1b6>
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
340045ac:	4b1b      	ldr	r3, [pc, #108]	@ (3400461c <RCC_PLL_Config+0x234>)
340045ae:	685b      	ldr	r3, [r3, #4]
340045b0:	06db      	lsls	r3, r3, #27
340045b2:	d5f6      	bpl.n	340045a2 <RCC_PLL_Config+0x1ba>
340045b4:	e7d8      	b.n	34004568 <RCC_PLL_Config+0x180>
        if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
340045b6:	f7fe f8bd 	bl	34002734 <HAL_GetTick>
340045ba:	eba0 0008 	sub.w	r0, r0, r8
340045be:	2801      	cmp	r0, #1
340045c0:	d9dd      	bls.n	3400457e <RCC_PLL_Config+0x196>
340045c2:	e7ad      	b.n	34004520 <RCC_PLL_Config+0x138>
  else if (pPLLInit->PLLState == RCC_PLL_OFF)
340045c4:	2b01      	cmp	r3, #1
340045c6:	d1a3      	bne.n	34004510 <RCC_PLL_Config+0x128>
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
340045c8:	f44f 7580 	mov.w	r5, #256	@ 0x100
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
340045cc:	59a3      	ldr	r3, [r4, r6]
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
340045ce:	4085      	lsls	r5, r0
    CLEAR_BIT(*p_rcc_pll_cfgr3_reg, RCC_PLL1CFGR3_PLL1PDIVEN);
340045d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
340045d4:	51a3      	str	r3, [r4, r6]
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
340045d6:	4b0e      	ldr	r3, [pc, #56]	@ (34004610 <RCC_PLL_Config+0x228>)
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
340045d8:	f8df 8040 	ldr.w	r8, [pc, #64]	@ 3400461c <RCC_PLL_Config+0x234>
    WRITE_REG(RCC->CCR, RCC_CCR_PLL1ONC << PLLnumber);
340045dc:	601d      	str	r5, [r3, #0]
    tickstart = HAL_GetTick();
340045de:	f7fe f8a9 	bl	34002734 <HAL_GetTick>
340045e2:	4606      	mov	r6, r0
    while (READ_BIT(RCC->SR, (RCC_SR_PLL1RDY << PLLnumber)) == (RCC_SR_PLL1RDY << PLLnumber))
340045e4:	f8d8 3004 	ldr.w	r3, [r8, #4]
340045e8:	ea35 0303 	bics.w	r3, r5, r3
340045ec:	d003      	beq.n	340045f6 <RCC_PLL_Config+0x20e>
    CLEAR_BIT(*p_rcc_pll_cfgr1_reg, RCC_PLL1CFGR1_PLL1BYP);
340045ee:	59e3      	ldr	r3, [r4, r7]
340045f0:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
340045f4:	e7cf      	b.n	34004596 <RCC_PLL_Config+0x1ae>
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
340045f6:	f7fe f89d 	bl	34002734 <HAL_GetTick>
340045fa:	1b80      	subs	r0, r0, r6
340045fc:	2801      	cmp	r0, #1
340045fe:	d9f1      	bls.n	340045e4 <RCC_PLL_Config+0x1fc>
34004600:	e78e      	b.n	34004520 <RCC_PLL_Config+0x138>
34004602:	bf00      	nop
34004604:	56028080 	.word	0x56028080
34004608:	56028088 	.word	0x56028088
3400460c:	340110e9 	.word	0x340110e9
34004610:	56029000 	.word	0x56029000
34004614:	56028084 	.word	0x56028084
34004618:	8c0000ff 	.word	0x8c0000ff
3400461c:	56028000 	.word	0x56028000

34004620 <RCC_IC_CheckPLLSources>:
  uint32_t ret = 1U;

  /* No assert since done in calling function */

  /* Check PLLSource1 clock source */
  switch (PLLSource1)
34004620:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
34004624:	b508      	push	{r3, lr}
  switch (PLLSource1)
34004626:	d021      	beq.n	3400466c <RCC_IC_CheckPLLSources+0x4c>
34004628:	d805      	bhi.n	34004636 <RCC_IC_CheckPLLSources+0x16>
3400462a:	b9c0      	cbnz	r0, 3400465e <RCC_IC_CheckPLLSources+0x3e>
  {
    case LL_RCC_ICCLKSOURCE_PLL1:
      if (LL_RCC_PLL1_IsReady() == 0U)
3400462c:	f7ff fe7a 	bl	34004324 <LL_RCC_PLL1_IsReady>
34004630:	b178      	cbz	r0, 34004652 <RCC_IC_CheckPLLSources+0x32>
  uint32_t ret = 1U;
34004632:	2201      	movs	r2, #1
34004634:	e003      	b.n	3400463e <RCC_IC_CheckPLLSources+0x1e>
  switch (PLLSource1)
34004636:	f1b0 5f40 	cmp.w	r0, #805306368	@ 0x30000000
3400463a:	d01e      	beq.n	3400467a <RCC_IC_CheckPLLSources+0x5a>
3400463c:	2200      	movs	r2, #0
      ret = 0U;
      break;
  }

  /* Check PLLSource2 clock source */
  switch (PLLSource2)
3400463e:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
34004642:	d03c      	beq.n	340046be <RCC_IC_CheckPLLSources+0x9e>
34004644:	d820      	bhi.n	34004688 <RCC_IC_CheckPLLSources+0x68>
34004646:	b349      	cbz	r1, 3400469c <RCC_IC_CheckPLLSources+0x7c>
34004648:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
3400464c:	d030      	beq.n	340046b0 <RCC_IC_CheckPLLSources+0x90>
        }
      }
      break;
    default:
      /* Unexpected */
      ret = 0U;
3400464e:	2200      	movs	r2, #0
34004650:	e02c      	b.n	340046ac <RCC_IC_CheckPLLSources+0x8c>
  * @rmtoll PLL1CFGR1    PLL1BYP         LL_RCC_PLL1_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_IsEnabledBypass(void)
{
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34004652:	4b1e      	ldr	r3, [pc, #120]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
34004654:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
  * @rmtoll PLL4CFGR1    PLL4BYP         LL_RCC_PLL4_IsEnabledBypass
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL4_IsEnabledBypass(void)
{
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34004658:	f3c2 62c0 	ubfx	r2, r2, #27, #1
3400465c:	e7ef      	b.n	3400463e <RCC_IC_CheckPLLSources+0x1e>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
3400465e:	4b1b      	ldr	r3, [pc, #108]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
34004660:	685a      	ldr	r2, [r3, #4]
34004662:	0592      	lsls	r2, r2, #22
34004664:	d4e5      	bmi.n	34004632 <RCC_IC_CheckPLLSources+0x12>
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34004666:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
3400466a:	e7f5      	b.n	34004658 <RCC_IC_CheckPLLSources+0x38>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
3400466c:	4b17      	ldr	r3, [pc, #92]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
3400466e:	685a      	ldr	r2, [r3, #4]
34004670:	0550      	lsls	r0, r2, #21
34004672:	d4de      	bmi.n	34004632 <RCC_IC_CheckPLLSources+0x12>
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34004674:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34004678:	e7ee      	b.n	34004658 <RCC_IC_CheckPLLSources+0x38>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
3400467a:	4b14      	ldr	r3, [pc, #80]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
3400467c:	685a      	ldr	r2, [r3, #4]
3400467e:	0512      	lsls	r2, r2, #20
34004680:	d4d7      	bmi.n	34004632 <RCC_IC_CheckPLLSources+0x12>
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34004682:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
34004686:	e7e7      	b.n	34004658 <RCC_IC_CheckPLLSources+0x38>
  switch (PLLSource2)
34004688:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
3400468c:	d1df      	bne.n	3400464e <RCC_IC_CheckPLLSources+0x2e>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
3400468e:	4b0f      	ldr	r3, [pc, #60]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
34004690:	6859      	ldr	r1, [r3, #4]
34004692:	0509      	lsls	r1, r1, #20
34004694:	d40a      	bmi.n	340046ac <RCC_IC_CheckPLLSources+0x8c>
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34004696:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
3400469a:	e005      	b.n	340046a8 <RCC_IC_CheckPLLSources+0x88>
      if (LL_RCC_PLL1_IsReady() == 0U)
3400469c:	f7ff fe42 	bl	34004324 <LL_RCC_PLL1_IsReady>
340046a0:	b920      	cbnz	r0, 340046ac <RCC_IC_CheckPLLSources+0x8c>
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
340046a2:	4b0a      	ldr	r3, [pc, #40]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
340046a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
340046a8:	0118      	lsls	r0, r3, #4
340046aa:	d5d0      	bpl.n	3400464e <RCC_IC_CheckPLLSources+0x2e>
      break;
  }

  return ret;
}
340046ac:	4610      	mov	r0, r2
340046ae:	bd08      	pop	{r3, pc}
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
340046b0:	4b06      	ldr	r3, [pc, #24]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
340046b2:	6859      	ldr	r1, [r3, #4]
340046b4:	0589      	lsls	r1, r1, #22
340046b6:	d4f9      	bmi.n	340046ac <RCC_IC_CheckPLLSources+0x8c>
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
340046b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
340046bc:	e7f4      	b.n	340046a8 <RCC_IC_CheckPLLSources+0x88>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
340046be:	4b03      	ldr	r3, [pc, #12]	@ (340046cc <RCC_IC_CheckPLLSources+0xac>)
340046c0:	6859      	ldr	r1, [r3, #4]
340046c2:	0548      	lsls	r0, r1, #21
340046c4:	d4f2      	bmi.n	340046ac <RCC_IC_CheckPLLSources+0x8c>
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
340046c6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
340046ca:	e7ed      	b.n	340046a8 <RCC_IC_CheckPLLSources+0x88>
340046cc:	56028000 	.word	0x56028000

340046d0 <HAL_RCC_OscConfig>:
{
340046d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (pRCC_OscInitStruct == NULL)
340046d4:	4604      	mov	r4, r0
340046d6:	b918      	cbnz	r0, 340046e0 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
340046d8:	2001      	movs	r0, #1
}
340046da:	b003      	add	sp, #12
340046dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));
340046e0:	6803      	ldr	r3, [r0, #0]
340046e2:	b133      	cbz	r3, 340046f2 <HAL_RCC_OscConfig+0x22>
340046e4:	06dd      	lsls	r5, r3, #27
340046e6:	d104      	bne.n	340046f2 <HAL_RCC_OscConfig+0x22>
340046e8:	f44f 71b9 	mov.w	r1, #370	@ 0x172
340046ec:	4893      	ldr	r0, [pc, #588]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
340046ee:	f7fc fffb 	bl	340016e8 <assert_failed>
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
340046f2:	4b93      	ldr	r3, [pc, #588]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
340046f4:	6a1e      	ldr	r6, [r3, #32]
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
340046f6:	6a1d      	ldr	r5, [r3, #32]
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
340046f8:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
340046fc:	f406 1640 	and.w	r6, r6, #3145728	@ 0x300000
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
34004700:	f002 4be0 	and.w	fp, r2, #1879048192	@ 0x70000000
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
34004704:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
34004708:	f005 5540 	and.w	r5, r5, #805306368	@ 0x30000000
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
3400470c:	f002 4ae0 	and.w	sl, r2, #1879048192	@ 0x70000000
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
34004710:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
34004714:	f002 49e0 	and.w	r9, r2, #1879048192	@ 0x70000000
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
34004718:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
  rccsr = RCC->SR;
3400471c:	685f      	ldr	r7, [r3, #4]
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
3400471e:	6823      	ldr	r3, [r4, #0]
34004720:	f002 48e0 	and.w	r8, r2, #1879048192	@ 0x70000000
34004724:	07d8      	lsls	r0, r3, #31
34004726:	d463      	bmi.n	340047f0 <HAL_RCC_OscConfig+0x120>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
34004728:	6823      	ldr	r3, [r4, #0]
3400472a:	0799      	lsls	r1, r3, #30
3400472c:	f100 80d4 	bmi.w	340048d8 <HAL_RCC_OscConfig+0x208>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
34004730:	6823      	ldr	r3, [r4, #0]
34004732:	06d8      	lsls	r0, r3, #27
34004734:	d522      	bpl.n	3400477c <HAL_RCC_OscConfig+0xac>
    assert_param(IS_RCC_MSI(pRCC_OscInitStruct->MSIState));
34004736:	69e3      	ldr	r3, [r4, #28]
34004738:	2b00      	cmp	r3, #0
3400473a:	f000 8347 	beq.w	34004dcc <HAL_RCC_OscConfig+0x6fc>
3400473e:	2b04      	cmp	r3, #4
34004740:	f000 834d 	beq.w	34004dde <HAL_RCC_OscConfig+0x70e>
34004744:	f240 2105 	movw	r1, #517	@ 0x205
34004748:	487c      	ldr	r0, [pc, #496]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
3400474a:	f7fc ffcd 	bl	340016e8 <assert_failed>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
3400474e:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
34004752:	f040 8148 	bne.w	340049e6 <HAL_RCC_OscConfig+0x316>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
34004756:	69e3      	ldr	r3, [r4, #28]
34004758:	2b00      	cmp	r3, #0
3400475a:	d0bd      	beq.n	340046d8 <HAL_RCC_OscConfig+0x8>
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
3400475c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400475e:	2b1f      	cmp	r3, #31
34004760:	d904      	bls.n	3400476c <HAL_RCC_OscConfig+0x9c>
34004762:	f44f 7106 	mov.w	r1, #536	@ 0x218
34004766:	4875      	ldr	r0, [pc, #468]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
34004768:	f7fc ffbe 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSITRIM, Value << RCC_MSICFGR_MSITRIM_Pos);
3400476c:	4a74      	ldr	r2, [pc, #464]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
3400476e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
34004770:	6c53      	ldr	r3, [r2, #68]	@ 0x44
34004772:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
34004776:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400477a:	6453      	str	r3, [r2, #68]	@ 0x44
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
3400477c:	6823      	ldr	r3, [r4, #0]
3400477e:	0718      	lsls	r0, r3, #28
34004780:	f100 8189 	bmi.w	34004a96 <HAL_RCC_OscConfig+0x3c6>
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
34004784:	6823      	ldr	r3, [r4, #0]
34004786:	0759      	lsls	r1, r3, #29
34004788:	f100 81b4 	bmi.w	34004af4 <HAL_RCC_OscConfig+0x424>
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL1.PLLState));
3400478c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400478e:	2b03      	cmp	r3, #3
34004790:	d904      	bls.n	3400479c <HAL_RCC_OscConfig+0xcc>
34004792:	f240 21a5 	movw	r1, #677	@ 0x2a5
34004796:	4869      	ldr	r0, [pc, #420]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
34004798:	f7fc ffa6 	bl	340016e8 <assert_failed>
  if (pRCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
3400479c:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
3400479e:	2f00      	cmp	r7, #0
340047a0:	f040 8210 	bne.w	34004bc4 <HAL_RCC_OscConfig+0x4f4>
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL2.PLLState));
340047a4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
340047a6:	2b03      	cmp	r3, #3
340047a8:	d904      	bls.n	340047b4 <HAL_RCC_OscConfig+0xe4>
340047aa:	f240 21d3 	movw	r1, #723	@ 0x2d3
340047ae:	4863      	ldr	r0, [pc, #396]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
340047b0:	f7fc ff9a 	bl	340016e8 <assert_failed>
  if (pRCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
340047b4:	6c67      	ldr	r7, [r4, #68]	@ 0x44
340047b6:	2f00      	cmp	r7, #0
340047b8:	f040 8246 	bne.w	34004c48 <HAL_RCC_OscConfig+0x578>
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL3.PLLState));
340047bc:	6e23      	ldr	r3, [r4, #96]	@ 0x60
340047be:	2b03      	cmp	r3, #3
340047c0:	d904      	bls.n	340047cc <HAL_RCC_OscConfig+0xfc>
340047c2:	f240 3101 	movw	r1, #769	@ 0x301
340047c6:	485d      	ldr	r0, [pc, #372]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
340047c8:	f7fc ff8e 	bl	340016e8 <assert_failed>
  if (pRCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
340047cc:	6e27      	ldr	r7, [r4, #96]	@ 0x60
340047ce:	2f00      	cmp	r7, #0
340047d0:	f040 827a 	bne.w	34004cc8 <HAL_RCC_OscConfig+0x5f8>
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL4.PLLState));
340047d4:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
340047d6:	2b03      	cmp	r3, #3
340047d8:	d904      	bls.n	340047e4 <HAL_RCC_OscConfig+0x114>
340047da:	f240 312e 	movw	r1, #814	@ 0x32e
340047de:	4857      	ldr	r0, [pc, #348]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
340047e0:	f7fc ff82 	bl	340016e8 <assert_failed>
  if (pRCC_OscInitStruct->PLL4.PLLState != RCC_PLL_NONE)
340047e4:	6fe7      	ldr	r7, [r4, #124]	@ 0x7c
340047e6:	2f00      	cmp	r7, #0
340047e8:	f040 82b0 	bne.w	34004d4c <HAL_RCC_OscConfig+0x67c>
  return HAL_OK;
340047ec:	2000      	movs	r0, #0
340047ee:	e774      	b.n	340046da <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));
340047f0:	6863      	ldr	r3, [r4, #4]
340047f2:	2b00      	cmp	r3, #0
340047f4:	f000 8313 	beq.w	34004e1e <HAL_RCC_OscConfig+0x74e>
340047f8:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
340047fc:	2a10      	cmp	r2, #16
340047fe:	f000 8305 	beq.w	34004e0c <HAL_RCC_OscConfig+0x73c>
34004802:	4a50      	ldr	r2, [pc, #320]	@ (34004944 <HAL_RCC_OscConfig+0x274>)
34004804:	4293      	cmp	r3, r2
34004806:	f000 8301 	beq.w	34004e0c <HAL_RCC_OscConfig+0x73c>
3400480a:	f44f 71c0 	mov.w	r1, #384	@ 0x180
3400480e:	484b      	ldr	r0, [pc, #300]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
34004810:	f7fc ff6a 	bl	340016e8 <assert_failed>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34004814:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
34004818:	d103      	bne.n	34004822 <HAL_RCC_OscConfig+0x152>
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
3400481a:	6863      	ldr	r3, [r4, #4]
3400481c:	2b00      	cmp	r3, #0
3400481e:	d183      	bne.n	34004728 <HAL_RCC_OscConfig+0x58>
34004820:	e75a      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34004822:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
34004826:	d0f8      	beq.n	3400481a <HAL_RCC_OscConfig+0x14a>
34004828:	f1bb 5f00 	cmp.w	fp, #536870912	@ 0x20000000
3400482c:	d101      	bne.n	34004832 <HAL_RCC_OscConfig+0x162>
        ((pll1src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
3400482e:	05fa      	lsls	r2, r7, #23
34004830:	d4f3      	bmi.n	3400481a <HAL_RCC_OscConfig+0x14a>
34004832:	f1ba 5f00 	cmp.w	sl, #536870912	@ 0x20000000
34004836:	d101      	bne.n	3400483c <HAL_RCC_OscConfig+0x16c>
        ((pll2src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34004838:	05bb      	lsls	r3, r7, #22
3400483a:	d4ee      	bmi.n	3400481a <HAL_RCC_OscConfig+0x14a>
3400483c:	f1b9 5f00 	cmp.w	r9, #536870912	@ 0x20000000
34004840:	d101      	bne.n	34004846 <HAL_RCC_OscConfig+0x176>
        ((pll3src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34004842:	0578      	lsls	r0, r7, #21
34004844:	d4e9      	bmi.n	3400481a <HAL_RCC_OscConfig+0x14a>
34004846:	f1b8 5f00 	cmp.w	r8, #536870912	@ 0x20000000
3400484a:	d101      	bne.n	34004850 <HAL_RCC_OscConfig+0x180>
        ((pll4src == LL_RCC_PLLSOURCE_HSE) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
3400484c:	0539      	lsls	r1, r7, #20
3400484e:	d4e4      	bmi.n	3400481a <HAL_RCC_OscConfig+0x14a>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
34004850:	6862      	ldr	r2, [r4, #4]
34004852:	4b3b      	ldr	r3, [pc, #236]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
34004854:	2a10      	cmp	r2, #16
34004856:	d114      	bne.n	34004882 <HAL_RCC_OscConfig+0x1b2>
34004858:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
      tickstart = HAL_GetTick();
3400485c:	f7fd ff6a 	bl	34002734 <HAL_GetTick>
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34004860:	6863      	ldr	r3, [r4, #4]
      tickstart = HAL_GetTick();
34004862:	9001      	str	r0, [sp, #4]
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
34004864:	b35b      	cbz	r3, 340048be <HAL_RCC_OscConfig+0x1ee>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) == 0U)
34004866:	4b36      	ldr	r3, [pc, #216]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
34004868:	685a      	ldr	r2, [r3, #4]
3400486a:	06d2      	lsls	r2, r2, #27
3400486c:	f53f af5c 	bmi.w	34004728 <HAL_RCC_OscConfig+0x58>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
34004870:	f7fd ff60 	bl	34002734 <HAL_GetTick>
34004874:	9b01      	ldr	r3, [sp, #4]
34004876:	1ac0      	subs	r0, r0, r3
34004878:	2864      	cmp	r0, #100	@ 0x64
3400487a:	4b31      	ldr	r3, [pc, #196]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
3400487c:	d9f4      	bls.n	34004868 <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
3400487e:	2003      	movs	r0, #3
34004880:	e72b      	b.n	340046da <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
34004882:	b93a      	cbnz	r2, 34004894 <HAL_RCC_OscConfig+0x1c4>
34004884:	2110      	movs	r1, #16
34004886:	4a30      	ldr	r2, [pc, #192]	@ (34004948 <HAL_RCC_OscConfig+0x278>)
34004888:	6011      	str	r1, [r2, #0]
3400488a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
3400488c:	f422 32c0 	bic.w	r2, r2, #98304	@ 0x18000
34004890:	655a      	str	r2, [r3, #84]	@ 0x54
34004892:	e7e3      	b.n	3400485c <HAL_RCC_OscConfig+0x18c>
34004894:	f248 0110 	movw	r1, #32784	@ 0x8010
34004898:	428a      	cmp	r2, r1
3400489a:	d109      	bne.n	340048b0 <HAL_RCC_OscConfig+0x1e0>
3400489c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
3400489e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
340048a2:	655a      	str	r2, [r3, #84]	@ 0x54
340048a4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
340048a6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
340048aa:	655a      	str	r2, [r3, #84]	@ 0x54
340048ac:	2210      	movs	r2, #16
340048ae:	e7d3      	b.n	34004858 <HAL_RCC_OscConfig+0x188>
340048b0:	4924      	ldr	r1, [pc, #144]	@ (34004944 <HAL_RCC_OscConfig+0x274>)
340048b2:	428a      	cmp	r2, r1
340048b4:	d1e6      	bne.n	34004884 <HAL_RCC_OscConfig+0x1b4>
340048b6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
340048b8:	f442 32c0 	orr.w	r2, r2, #98304	@ 0x18000
340048bc:	e7f5      	b.n	340048aa <HAL_RCC_OscConfig+0x1da>
        while (READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0U)
340048be:	4b20      	ldr	r3, [pc, #128]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
340048c0:	685a      	ldr	r2, [r3, #4]
340048c2:	06d3      	lsls	r3, r2, #27
340048c4:	f57f af30 	bpl.w	34004728 <HAL_RCC_OscConfig+0x58>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
340048c8:	f7fd ff34 	bl	34002734 <HAL_GetTick>
340048cc:	9b01      	ldr	r3, [sp, #4]
340048ce:	1ac0      	subs	r0, r0, r3
340048d0:	2864      	cmp	r0, #100	@ 0x64
340048d2:	4b1b      	ldr	r3, [pc, #108]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
340048d4:	d9f4      	bls.n	340048c0 <HAL_RCC_OscConfig+0x1f0>
340048d6:	e7d2      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
340048d8:	68e3      	ldr	r3, [r4, #12]
340048da:	2b00      	cmp	r3, #0
340048dc:	f000 8288 	beq.w	34004df0 <HAL_RCC_OscConfig+0x720>
340048e0:	2b08      	cmp	r3, #8
340048e2:	f000 828c 	beq.w	34004dfe <HAL_RCC_OscConfig+0x72e>
340048e6:	f240 11b5 	movw	r1, #437	@ 0x1b5
340048ea:	4814      	ldr	r0, [pc, #80]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
340048ec:	f7fc fefc 	bl	340016e8 <assert_failed>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
340048f0:	bb66      	cbnz	r6, 3400494c <HAL_RCC_OscConfig+0x27c>
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
340048f2:	68e3      	ldr	r3, [r4, #12]
340048f4:	2b00      	cmp	r3, #0
340048f6:	f43f aeef 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
340048fa:	6923      	ldr	r3, [r4, #16]
340048fc:	f433 73c0 	bics.w	r3, r3, #384	@ 0x180
34004900:	d004      	beq.n	3400490c <HAL_RCC_OscConfig+0x23c>
34004902:	f240 11c7 	movw	r1, #455	@ 0x1c7
34004906:	480d      	ldr	r0, [pc, #52]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
34004908:	f7fc feee 	bl	340016e8 <assert_failed>
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));
3400490c:	6963      	ldr	r3, [r4, #20]
3400490e:	2b7f      	cmp	r3, #127	@ 0x7f
34004910:	d904      	bls.n	3400491c <HAL_RCC_OscConfig+0x24c>
34004912:	f44f 71e4 	mov.w	r1, #456	@ 0x1c8
34004916:	4809      	ldr	r0, [pc, #36]	@ (3400493c <HAL_RCC_OscConfig+0x26c>)
34004918:	f7fc fee6 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSIDIV, Divider);
3400491c:	4a08      	ldr	r2, [pc, #32]	@ (34004940 <HAL_RCC_OscConfig+0x270>)
3400491e:	6921      	ldr	r1, [r4, #16]
34004920:	6c93      	ldr	r3, [r2, #72]	@ 0x48
34004922:	f423 73c0 	bic.w	r3, r3, #384	@ 0x180
34004926:	430b      	orrs	r3, r1
34004928:	6493      	str	r3, [r2, #72]	@ 0x48
  MODIFY_REG(RCC->HSICFGR, RCC_HSICFGR_HSITRIM, Value << RCC_HSICFGR_HSITRIM_Pos);
3400492a:	6c93      	ldr	r3, [r2, #72]	@ 0x48
3400492c:	6961      	ldr	r1, [r4, #20]
3400492e:	f423 03fe 	bic.w	r3, r3, #8323072	@ 0x7f0000
34004932:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34004936:	6493      	str	r3, [r2, #72]	@ 0x48
}
34004938:	e6fa      	b.n	34004730 <HAL_RCC_OscConfig+0x60>
3400493a:	bf00      	nop
3400493c:	340110e9 	.word	0x340110e9
34004940:	56028000 	.word	0x56028000
34004944:	00018010 	.word	0x00018010
34004948:	56029000 	.word	0x56029000
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
3400494c:	2d00      	cmp	r5, #0
3400494e:	d0d0      	beq.n	340048f2 <HAL_RCC_OscConfig+0x222>
34004950:	f1bb 0f00 	cmp.w	fp, #0
34004954:	d101      	bne.n	3400495a <HAL_RCC_OscConfig+0x28a>
        ((pll1src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
34004956:	05f8      	lsls	r0, r7, #23
34004958:	d4cb      	bmi.n	340048f2 <HAL_RCC_OscConfig+0x222>
3400495a:	f1ba 0f00 	cmp.w	sl, #0
3400495e:	d101      	bne.n	34004964 <HAL_RCC_OscConfig+0x294>
        ((pll2src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34004960:	05b9      	lsls	r1, r7, #22
34004962:	d4c6      	bmi.n	340048f2 <HAL_RCC_OscConfig+0x222>
34004964:	f1b9 0f00 	cmp.w	r9, #0
34004968:	d101      	bne.n	3400496e <HAL_RCC_OscConfig+0x29e>
        ((pll3src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
3400496a:	057a      	lsls	r2, r7, #21
3400496c:	d4c1      	bmi.n	340048f2 <HAL_RCC_OscConfig+0x222>
3400496e:	f1b8 0f00 	cmp.w	r8, #0
34004972:	d101      	bne.n	34004978 <HAL_RCC_OscConfig+0x2a8>
        ((pll4src == LL_RCC_PLLSOURCE_HSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34004974:	053b      	lsls	r3, r7, #20
34004976:	d4bc      	bmi.n	340048f2 <HAL_RCC_OscConfig+0x222>
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
34004978:	68e3      	ldr	r3, [r4, #12]
3400497a:	b313      	cbz	r3, 340049c2 <HAL_RCC_OscConfig+0x2f2>
        assert_param(IS_RCC_HSI_DIV(pRCC_OscInitStruct->HSIDiv));
3400497c:	6923      	ldr	r3, [r4, #16]
3400497e:	f433 73c0 	bics.w	r3, r3, #384	@ 0x180
34004982:	d004      	beq.n	3400498e <HAL_RCC_OscConfig+0x2be>
34004984:	f44f 71eb 	mov.w	r1, #470	@ 0x1d6
34004988:	48ab      	ldr	r0, [pc, #684]	@ (34004c38 <HAL_RCC_OscConfig+0x568>)
3400498a:	f7fc fead 	bl	340016e8 <assert_failed>
        assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));
3400498e:	6963      	ldr	r3, [r4, #20]
34004990:	2b7f      	cmp	r3, #127	@ 0x7f
34004992:	d904      	bls.n	3400499e <HAL_RCC_OscConfig+0x2ce>
34004994:	f240 11d7 	movw	r1, #471	@ 0x1d7
34004998:	48a7      	ldr	r0, [pc, #668]	@ (34004c38 <HAL_RCC_OscConfig+0x568>)
3400499a:	f7fc fea5 	bl	340016e8 <assert_failed>
  WRITE_REG(RCC->CSR, RCC_CSR_HSIONS);
3400499e:	2208      	movs	r2, #8
340049a0:	4ba6      	ldr	r3, [pc, #664]	@ (34004c3c <HAL_RCC_OscConfig+0x56c>)
340049a2:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
        tickstart = HAL_GetTick();
340049a6:	f7fd fec5 	bl	34002734 <HAL_GetTick>
340049aa:	9001      	str	r0, [sp, #4]
        while (LL_RCC_HSI_IsReady() == 0U)
340049ac:	f7ff fcaa 	bl	34004304 <LL_RCC_HSI_IsReady>
340049b0:	2800      	cmp	r0, #0
340049b2:	d1b3      	bne.n	3400491c <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
340049b4:	f7fd febe 	bl	34002734 <HAL_GetTick>
340049b8:	9b01      	ldr	r3, [sp, #4]
340049ba:	1ac0      	subs	r0, r0, r3
340049bc:	2801      	cmp	r0, #1
340049be:	d9f5      	bls.n	340049ac <HAL_RCC_OscConfig+0x2dc>
340049c0:	e75d      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
  WRITE_REG(RCC->CCR, RCC_CCR_HSIONC);
340049c2:	2208      	movs	r2, #8
340049c4:	4b9e      	ldr	r3, [pc, #632]	@ (34004c40 <HAL_RCC_OscConfig+0x570>)
340049c6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
340049c8:	f7fd feb4 	bl	34002734 <HAL_GetTick>
340049cc:	9001      	str	r0, [sp, #4]
        while (LL_RCC_HSI_IsReady() != 0U)
340049ce:	f7ff fc99 	bl	34004304 <LL_RCC_HSI_IsReady>
340049d2:	2800      	cmp	r0, #0
340049d4:	f43f aeac 	beq.w	34004730 <HAL_RCC_OscConfig+0x60>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
340049d8:	f7fd feac 	bl	34002734 <HAL_GetTick>
340049dc:	9b01      	ldr	r3, [sp, #4]
340049de:	1ac0      	subs	r0, r0, r3
340049e0:	2801      	cmp	r0, #1
340049e2:	d9f4      	bls.n	340049ce <HAL_RCC_OscConfig+0x2fe>
340049e4:	e74b      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
340049e6:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
340049ea:	f43f aeb4 	beq.w	34004756 <HAL_RCC_OscConfig+0x86>
340049ee:	f1bb 5f80 	cmp.w	fp, #268435456	@ 0x10000000
340049f2:	d102      	bne.n	340049fa <HAL_RCC_OscConfig+0x32a>
        ((pll1src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL1RDY) == RCC_SR_PLL1RDY))) ||
340049f4:	05f9      	lsls	r1, r7, #23
340049f6:	f53f aeae 	bmi.w	34004756 <HAL_RCC_OscConfig+0x86>
340049fa:	f1ba 5f80 	cmp.w	sl, #268435456	@ 0x10000000
340049fe:	d102      	bne.n	34004a06 <HAL_RCC_OscConfig+0x336>
        ((pll2src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL2RDY) == RCC_SR_PLL2RDY))) ||
34004a00:	05ba      	lsls	r2, r7, #22
34004a02:	f53f aea8 	bmi.w	34004756 <HAL_RCC_OscConfig+0x86>
34004a06:	f1b9 5f80 	cmp.w	r9, #268435456	@ 0x10000000
34004a0a:	d102      	bne.n	34004a12 <HAL_RCC_OscConfig+0x342>
        ((pll3src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL3RDY) == RCC_SR_PLL3RDY))) ||
34004a0c:	057b      	lsls	r3, r7, #21
34004a0e:	f53f aea2 	bmi.w	34004756 <HAL_RCC_OscConfig+0x86>
34004a12:	f1b8 5f80 	cmp.w	r8, #268435456	@ 0x10000000
34004a16:	d102      	bne.n	34004a1e <HAL_RCC_OscConfig+0x34e>
        ((pll4src == LL_RCC_PLLSOURCE_MSI) && (((rccsr & RCC_SR_PLL4RDY) == RCC_SR_PLL4RDY))))
34004a18:	053f      	lsls	r7, r7, #20
34004a1a:	f53f ae9c 	bmi.w	34004756 <HAL_RCC_OscConfig+0x86>
      if ((pRCC_OscInitStruct->MSIState) != RCC_MSI_OFF)
34004a1e:	69e3      	ldr	r3, [r4, #28]
34004a20:	b343      	cbz	r3, 34004a74 <HAL_RCC_OscConfig+0x3a4>
        assert_param(IS_RCC_MSI_FREQUENCY(pRCC_OscInitStruct->MSIFrequency));
34004a22:	6a23      	ldr	r3, [r4, #32]
34004a24:	f433 7300 	bics.w	r3, r3, #512	@ 0x200
34004a28:	d004      	beq.n	34004a34 <HAL_RCC_OscConfig+0x364>
34004a2a:	f44f 7109 	mov.w	r1, #548	@ 0x224
34004a2e:	4882      	ldr	r0, [pc, #520]	@ (34004c38 <HAL_RCC_OscConfig+0x568>)
34004a30:	f7fc fe5a 	bl	340016e8 <assert_failed>
        assert_param(IS_RCC_MSI_CALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
34004a34:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34004a36:	2b1f      	cmp	r3, #31
34004a38:	d904      	bls.n	34004a44 <HAL_RCC_OscConfig+0x374>
34004a3a:	f240 2125 	movw	r1, #549	@ 0x225
34004a3e:	487e      	ldr	r0, [pc, #504]	@ (34004c38 <HAL_RCC_OscConfig+0x568>)
34004a40:	f7fc fe52 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL, Value);
34004a44:	4a7d      	ldr	r2, [pc, #500]	@ (34004c3c <HAL_RCC_OscConfig+0x56c>)
34004a46:	6a21      	ldr	r1, [r4, #32]
34004a48:	6c53      	ldr	r3, [r2, #68]	@ 0x44
34004a4a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
34004a4e:	430b      	orrs	r3, r1
34004a50:	6453      	str	r3, [r2, #68]	@ 0x44
  WRITE_REG(RCC->CSR, RCC_CSR_MSIONS);
34004a52:	2304      	movs	r3, #4
34004a54:	f8c2 3800 	str.w	r3, [r2, #2048]	@ 0x800
        tickstart = HAL_GetTick();
34004a58:	f7fd fe6c 	bl	34002734 <HAL_GetTick>
34004a5c:	4607      	mov	r7, r0
        while (LL_RCC_MSI_IsReady() == 0U)
34004a5e:	f7ff fc59 	bl	34004314 <LL_RCC_MSI_IsReady>
34004a62:	2800      	cmp	r0, #0
34004a64:	f47f ae82 	bne.w	3400476c <HAL_RCC_OscConfig+0x9c>
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34004a68:	f7fd fe64 	bl	34002734 <HAL_GetTick>
34004a6c:	1bc0      	subs	r0, r0, r7
34004a6e:	2801      	cmp	r0, #1
34004a70:	d9f5      	bls.n	34004a5e <HAL_RCC_OscConfig+0x38e>
34004a72:	e704      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
  WRITE_REG(RCC->CCR, RCC_CCR_MSIONC);
34004a74:	2204      	movs	r2, #4
34004a76:	4b72      	ldr	r3, [pc, #456]	@ (34004c40 <HAL_RCC_OscConfig+0x570>)
34004a78:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
34004a7a:	f7fd fe5b 	bl	34002734 <HAL_GetTick>
34004a7e:	4607      	mov	r7, r0
        while (LL_RCC_MSI_IsReady() != 0U)
34004a80:	f7ff fc48 	bl	34004314 <LL_RCC_MSI_IsReady>
34004a84:	2800      	cmp	r0, #0
34004a86:	f43f ae79 	beq.w	3400477c <HAL_RCC_OscConfig+0xac>
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
34004a8a:	f7fd fe53 	bl	34002734 <HAL_GetTick>
34004a8e:	1bc0      	subs	r0, r0, r7
34004a90:	2801      	cmp	r0, #1
34004a92:	d9f5      	bls.n	34004a80 <HAL_RCC_OscConfig+0x3b0>
34004a94:	e6f3      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));
34004a96:	69a3      	ldr	r3, [r4, #24]
34004a98:	2b01      	cmp	r3, #1
34004a9a:	d904      	bls.n	34004aa6 <HAL_RCC_OscConfig+0x3d6>
34004a9c:	f240 2155 	movw	r1, #597	@ 0x255
34004aa0:	4865      	ldr	r0, [pc, #404]	@ (34004c38 <HAL_RCC_OscConfig+0x568>)
34004aa2:	f7fc fe21 	bl	340016e8 <assert_failed>
    if ((pRCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
34004aa6:	69a2      	ldr	r2, [r4, #24]
34004aa8:	2301      	movs	r3, #1
34004aaa:	b18a      	cbz	r2, 34004ad0 <HAL_RCC_OscConfig+0x400>
  WRITE_REG(RCC->CSR, RCC_CSR_LSIONS);
34004aac:	f8df 818c 	ldr.w	r8, [pc, #396]	@ 34004c3c <HAL_RCC_OscConfig+0x56c>
34004ab0:	f8c8 3800 	str.w	r3, [r8, #2048]	@ 0x800
      tickstart = HAL_GetTick();
34004ab4:	f7fd fe3e 	bl	34002734 <HAL_GetTick>
34004ab8:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34004aba:	f8d8 3004 	ldr.w	r3, [r8, #4]
      while (LL_RCC_LSI_IsReady() == 0U)
34004abe:	07da      	lsls	r2, r3, #31
34004ac0:	f53f ae60 	bmi.w	34004784 <HAL_RCC_OscConfig+0xb4>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34004ac4:	f7fd fe36 	bl	34002734 <HAL_GetTick>
34004ac8:	1bc0      	subs	r0, r0, r7
34004aca:	2801      	cmp	r0, #1
34004acc:	d9f5      	bls.n	34004aba <HAL_RCC_OscConfig+0x3ea>
34004ace:	e6d6      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34004ad0:	4a5b      	ldr	r2, [pc, #364]	@ (34004c40 <HAL_RCC_OscConfig+0x570>)
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34004ad2:	f8df 8168 	ldr.w	r8, [pc, #360]	@ 34004c3c <HAL_RCC_OscConfig+0x56c>
  WRITE_REG(RCC->CCR, RCC_CCR_LSIONC);
34004ad6:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
34004ad8:	f7fd fe2c 	bl	34002734 <HAL_GetTick>
34004adc:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34004ade:	f8d8 3004 	ldr.w	r3, [r8, #4]
      while (LL_RCC_LSI_IsReady() != 0U)
34004ae2:	07db      	lsls	r3, r3, #31
34004ae4:	f57f ae4e 	bpl.w	34004784 <HAL_RCC_OscConfig+0xb4>
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
34004ae8:	f7fd fe24 	bl	34002734 <HAL_GetTick>
34004aec:	1bc0      	subs	r0, r0, r7
34004aee:	2801      	cmp	r0, #1
34004af0:	d9f5      	bls.n	34004ade <HAL_RCC_OscConfig+0x40e>
34004af2:	e6c4      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));
34004af4:	68a3      	ldr	r3, [r4, #8]
34004af6:	f033 0202 	bics.w	r2, r3, #2
34004afa:	d00a      	beq.n	34004b12 <HAL_RCC_OscConfig+0x442>
34004afc:	f248 0202 	movw	r2, #32770	@ 0x8002
34004b00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34004b04:	4293      	cmp	r3, r2
34004b06:	d004      	beq.n	34004b12 <HAL_RCC_OscConfig+0x442>
34004b08:	f44f 7120 	mov.w	r1, #640	@ 0x280
34004b0c:	484a      	ldr	r0, [pc, #296]	@ (34004c38 <HAL_RCC_OscConfig+0x568>)
34004b0e:	f7fc fdeb 	bl	340016e8 <assert_failed>
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34004b12:	68a3      	ldr	r3, [r4, #8]
34004b14:	4f49      	ldr	r7, [pc, #292]	@ (34004c3c <HAL_RCC_OscConfig+0x56c>)
34004b16:	2b02      	cmp	r3, #2
34004b18:	d113      	bne.n	34004b42 <HAL_RCC_OscConfig+0x472>
34004b1a:	f8c7 3800 	str.w	r3, [r7, #2048]	@ 0x800
      tickstart = HAL_GetTick();
34004b1e:	f7fd fe09 	bl	34002734 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34004b22:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
34004b26:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34004b28:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 34004c3c <HAL_RCC_OscConfig+0x56c>
34004b2c:	f8d9 3004 	ldr.w	r3, [r9, #4]
34004b30:	0798      	lsls	r0, r3, #30
34004b32:	f53f ae2b 	bmi.w	3400478c <HAL_RCC_OscConfig+0xbc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34004b36:	f7fd fdfd 	bl	34002734 <HAL_GetTick>
34004b3a:	1bc3      	subs	r3, r0, r7
34004b3c:	4543      	cmp	r3, r8
34004b3e:	d9f5      	bls.n	34004b2c <HAL_RCC_OscConfig+0x45c>
34004b40:	e69d      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34004b42:	b9d3      	cbnz	r3, 34004b7a <HAL_RCC_OscConfig+0x4aa>
34004b44:	2202      	movs	r2, #2
34004b46:	4b3e      	ldr	r3, [pc, #248]	@ (34004c40 <HAL_RCC_OscConfig+0x570>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34004b48:	f241 3988 	movw	r9, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34004b4c:	601a      	str	r2, [r3, #0]
34004b4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004b50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34004b54:	643b      	str	r3, [r7, #64]	@ 0x40
34004b56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004b58:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34004b5c:	643b      	str	r3, [r7, #64]	@ 0x40
      tickstart = HAL_GetTick();
34004b5e:	f7fd fde9 	bl	34002734 <HAL_GetTick>
34004b62:	4680      	mov	r8, r0
34004b64:	687b      	ldr	r3, [r7, #4]
34004b66:	0799      	lsls	r1, r3, #30
34004b68:	f57f ae10 	bpl.w	3400478c <HAL_RCC_OscConfig+0xbc>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
34004b6c:	f7fd fde2 	bl	34002734 <HAL_GetTick>
34004b70:	eba0 0308 	sub.w	r3, r0, r8
34004b74:	454b      	cmp	r3, r9
34004b76:	d9f5      	bls.n	34004b64 <HAL_RCC_OscConfig+0x494>
34004b78:	e681      	b.n	3400487e <HAL_RCC_OscConfig+0x1ae>
    __HAL_RCC_LSE_CONFIG(pRCC_OscInitStruct->LSEState);
34004b7a:	f248 0202 	movw	r2, #32770	@ 0x8002
34004b7e:	4293      	cmp	r3, r2
34004b80:	d109      	bne.n	34004b96 <HAL_RCC_OscConfig+0x4c6>
34004b82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004b84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34004b88:	643b      	str	r3, [r7, #64]	@ 0x40
34004b8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004b8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34004b90:	643b      	str	r3, [r7, #64]	@ 0x40
34004b92:	2302      	movs	r3, #2
34004b94:	e7c1      	b.n	34004b1a <HAL_RCC_OscConfig+0x44a>
34004b96:	4a2b      	ldr	r2, [pc, #172]	@ (34004c44 <HAL_RCC_OscConfig+0x574>)
34004b98:	4293      	cmp	r3, r2
34004b9a:	d107      	bne.n	34004bac <HAL_RCC_OscConfig+0x4dc>
34004b9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004b9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
34004ba2:	643b      	str	r3, [r7, #64]	@ 0x40
34004ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
34004baa:	e7f1      	b.n	34004b90 <HAL_RCC_OscConfig+0x4c0>
34004bac:	2202      	movs	r2, #2
34004bae:	4b24      	ldr	r3, [pc, #144]	@ (34004c40 <HAL_RCC_OscConfig+0x570>)
34004bb0:	601a      	str	r2, [r3, #0]
34004bb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004bb4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
34004bb8:	643b      	str	r3, [r7, #64]	@ 0x40
34004bba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
34004bbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34004bc0:	643b      	str	r3, [r7, #64]	@ 0x40
    if ((pRCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
34004bc2:	e7ac      	b.n	34004b1e <HAL_RCC_OscConfig+0x44e>
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1));
34004bc4:	2000      	movs	r0, #0
34004bc6:	f104 0128 	add.w	r1, r4, #40	@ 0x28
34004bca:	f7ff fbb3 	bl	34004334 <RCC_PLL_IsNewConfig>
34004bce:	4602      	mov	r2, r0
    uint32_t pll1_ready = LL_RCC_PLL1_IsReady();
34004bd0:	f7ff fba8 	bl	34004324 <LL_RCC_PLL1_IsReady>
    if (new_pll_config == 1U)
34004bd4:	2a01      	cmp	r2, #1
34004bd6:	d125      	bne.n	34004c24 <HAL_RCC_OscConfig+0x554>
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC1_GetSource(void)
{
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004bd8:	4b18      	ldr	r3, [pc, #96]	@ (34004c3c <HAL_RCC_OscConfig+0x56c>)
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL1))
34004bda:	f5b6 1f40 	cmp.w	r6, #3145728	@ 0x300000
34004bde:	f8d3 70c4 	ldr.w	r7, [r3, #196]	@ 0xc4
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC2_GetSource(void)
{
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004be2:	f8d3 00c8 	ldr.w	r0, [r3, #200]	@ 0xc8
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC6_GetSource(void)
{
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004be6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL3
  *         @arg @ref LL_RCC_ICCLKSOURCE_PLL4
  */
__STATIC_INLINE uint32_t LL_RCC_IC11_GetSource(void)
{
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004bea:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34004bee:	d103      	bne.n	34004bf8 <HAL_RCC_OscConfig+0x528>
34004bf0:	f017 5f40 	tst.w	r7, #805306368	@ 0x30000000
34004bf4:	f43f ad70 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL1) ||
34004bf8:	f1b5 5f40 	cmp.w	r5, #805306368	@ 0x30000000
34004bfc:	d10b      	bne.n	34004c16 <HAL_RCC_OscConfig+0x546>
34004bfe:	f010 5f40 	tst.w	r0, #805306368	@ 0x30000000
34004c02:	f43f ad69 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
34004c06:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
34004c0a:	f43f ad65 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL1) ||
34004c0e:	f013 5f40 	tst.w	r3, #805306368	@ 0x30000000
34004c12:	f43f ad61 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(pRCC_OscInitStruct->PLL1)) != HAL_OK)
34004c16:	2000      	movs	r0, #0
34004c18:	f7ff fbe6 	bl	340043e8 <RCC_PLL_Config>
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
34004c1c:	2800      	cmp	r0, #0
34004c1e:	f43f adc1 	beq.w	340047a4 <HAL_RCC_OscConfig+0xd4>
34004c22:	e559      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
    else if ((pRCC_OscInitStruct->PLL1.PLLState == RCC_PLL_ON) && (pll1_ready == 0U))
34004c24:	2f02      	cmp	r7, #2
34004c26:	f47f adbd 	bne.w	340047a4 <HAL_RCC_OscConfig+0xd4>
34004c2a:	2800      	cmp	r0, #0
34004c2c:	f47f adba 	bne.w	340047a4 <HAL_RCC_OscConfig+0xd4>
      if (RCC_PLL_Enable(RCC_PLL1_CONFIG) != HAL_OK)
34004c30:	f7ff fbc2 	bl	340043b8 <RCC_PLL_Enable>
34004c34:	e7f2      	b.n	34004c1c <HAL_RCC_OscConfig+0x54c>
34004c36:	bf00      	nop
34004c38:	340110e9 	.word	0x340110e9
34004c3c:	56028000 	.word	0x56028000
34004c40:	56029000 	.word	0x56029000
34004c44:	00018002 	.word	0x00018002
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2));
34004c48:	2001      	movs	r0, #1
34004c4a:	f104 0144 	add.w	r1, r4, #68	@ 0x44
34004c4e:	f7ff fb71 	bl	34004334 <RCC_PLL_IsNewConfig>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
34004c52:	4b77      	ldr	r3, [pc, #476]	@ (34004e30 <HAL_RCC_OscConfig+0x760>)
    if (new_pll_config == 1U)
34004c54:	2801      	cmp	r0, #1
34004c56:	685a      	ldr	r2, [r3, #4]
34004c58:	d12c      	bne.n	34004cb4 <HAL_RCC_OscConfig+0x5e4>
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL2))
34004c5a:	f5b6 1f40 	cmp.w	r6, #3145728	@ 0x300000
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004c5e:	f8d3 70c4 	ldr.w	r7, [r3, #196]	@ 0xc4
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004c62:	f8d3 00c8 	ldr.w	r0, [r3, #200]	@ 0xc8
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004c66:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004c6a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34004c6e:	d105      	bne.n	34004c7c <HAL_RCC_OscConfig+0x5ac>
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004c70:	f007 5740 	and.w	r7, r7, #805306368	@ 0x30000000
34004c74:	f1b7 5f80 	cmp.w	r7, #268435456	@ 0x10000000
34004c78:	f43f ad2e 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL2) ||
34004c7c:	f1b5 5f40 	cmp.w	r5, #805306368	@ 0x30000000
34004c80:	d111      	bne.n	34004ca6 <HAL_RCC_OscConfig+0x5d6>
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004c82:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
34004c86:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
34004c8a:	f43f ad25 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004c8e:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
34004c92:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
34004c96:	f43f ad1f 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004c9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL2) ||
34004c9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
34004ca2:	f43f ad19 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(pRCC_OscInitStruct->PLL2)) != HAL_OK)
34004ca6:	2001      	movs	r0, #1
34004ca8:	f7ff fb9e 	bl	340043e8 <RCC_PLL_Config>
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34004cac:	2800      	cmp	r0, #0
34004cae:	f43f ad85 	beq.w	340047bc <HAL_RCC_OscConfig+0xec>
34004cb2:	e511      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
    else if ((pRCC_OscInitStruct->PLL2.PLLState == RCC_PLL_ON) && (pll2_ready == 0U))
34004cb4:	2f02      	cmp	r7, #2
34004cb6:	f47f ad81 	bne.w	340047bc <HAL_RCC_OscConfig+0xec>
34004cba:	0592      	lsls	r2, r2, #22
34004cbc:	f53f ad7e 	bmi.w	340047bc <HAL_RCC_OscConfig+0xec>
      if (RCC_PLL_Enable(RCC_PLL2_CONFIG) != HAL_OK)
34004cc0:	2001      	movs	r0, #1
34004cc2:	f7ff fb79 	bl	340043b8 <RCC_PLL_Enable>
34004cc6:	e7f1      	b.n	34004cac <HAL_RCC_OscConfig+0x5dc>
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3));
34004cc8:	2002      	movs	r0, #2
34004cca:	f104 0160 	add.w	r1, r4, #96	@ 0x60
34004cce:	f7ff fb31 	bl	34004334 <RCC_PLL_IsNewConfig>
34004cd2:	4602      	mov	r2, r0
    uint32_t pll3_ready = LL_RCC_PLL1_IsReady();
34004cd4:	f7ff fb26 	bl	34004324 <LL_RCC_PLL1_IsReady>
    if (new_pll_config == 1U)
34004cd8:	2a01      	cmp	r2, #1
34004cda:	d12d      	bne.n	34004d38 <HAL_RCC_OscConfig+0x668>
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004cdc:	4b54      	ldr	r3, [pc, #336]	@ (34004e30 <HAL_RCC_OscConfig+0x760>)
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL3))
34004cde:	f5b6 1f40 	cmp.w	r6, #3145728	@ 0x300000
34004ce2:	f8d3 70c4 	ldr.w	r7, [r3, #196]	@ 0xc4
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004ce6:	f8d3 00c8 	ldr.w	r0, [r3, #200]	@ 0xc8
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004cea:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004cee:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34004cf2:	d105      	bne.n	34004d00 <HAL_RCC_OscConfig+0x630>
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004cf4:	f007 5740 	and.w	r7, r7, #805306368	@ 0x30000000
34004cf8:	f1b7 5f00 	cmp.w	r7, #536870912	@ 0x20000000
34004cfc:	f43f acec 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL3) ||
34004d00:	f1b5 5f40 	cmp.w	r5, #805306368	@ 0x30000000
34004d04:	d111      	bne.n	34004d2a <HAL_RCC_OscConfig+0x65a>
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004d06:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
34004d0a:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
34004d0e:	f43f ace3 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004d12:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
34004d16:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
34004d1a:	f43f acdd 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004d1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL3) ||
34004d22:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34004d26:	f43f acd7 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(pRCC_OscInitStruct->PLL3)) != HAL_OK)
34004d2a:	2002      	movs	r0, #2
34004d2c:	f7ff fb5c 	bl	340043e8 <RCC_PLL_Config>
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
34004d30:	2800      	cmp	r0, #0
34004d32:	f43f ad4f 	beq.w	340047d4 <HAL_RCC_OscConfig+0x104>
34004d36:	e4cf      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
    else if ((pRCC_OscInitStruct->PLL3.PLLState == RCC_PLL_ON) && (pll3_ready == 0U))
34004d38:	2f02      	cmp	r7, #2
34004d3a:	f47f ad4b 	bne.w	340047d4 <HAL_RCC_OscConfig+0x104>
34004d3e:	2800      	cmp	r0, #0
34004d40:	f47f ad48 	bne.w	340047d4 <HAL_RCC_OscConfig+0x104>
      if (RCC_PLL_Enable(RCC_PLL3_CONFIG) != HAL_OK)
34004d44:	4638      	mov	r0, r7
34004d46:	f7ff fb37 	bl	340043b8 <RCC_PLL_Enable>
34004d4a:	e7f1      	b.n	34004d30 <HAL_RCC_OscConfig+0x660>
    uint32_t new_pll_config = RCC_PLL_IsNewConfig(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4));
34004d4c:	2003      	movs	r0, #3
34004d4e:	f104 017c 	add.w	r1, r4, #124	@ 0x7c
34004d52:	f7ff faef 	bl	34004334 <RCC_PLL_IsNewConfig>
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
34004d56:	4b36      	ldr	r3, [pc, #216]	@ (34004e30 <HAL_RCC_OscConfig+0x760>)
    if (new_pll_config == 1U)
34004d58:	2801      	cmp	r0, #1
34004d5a:	685a      	ldr	r2, [r3, #4]
34004d5c:	d12c      	bne.n	34004db8 <HAL_RCC_OscConfig+0x6e8>
      if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_IC1) && (ic1src == LL_RCC_ICCLKSOURCE_PLL4))
34004d5e:	f5b6 1f40 	cmp.w	r6, #3145728	@ 0x300000
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004d62:	f8d3 40c4 	ldr.w	r4, [r3, #196]	@ 0xc4
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004d66:	f8d3 00c8 	ldr.w	r0, [r3, #200]	@ 0xc8
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004d6a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004d6e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
34004d72:	d105      	bne.n	34004d80 <HAL_RCC_OscConfig+0x6b0>
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004d74:	f004 5640 	and.w	r6, r4, #805306368	@ 0x30000000
34004d78:	f1b6 5f40 	cmp.w	r6, #805306368	@ 0x30000000
34004d7c:	f43f acac 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_IC2_IC6_IC11) && ((ic2src == LL_RCC_ICCLKSOURCE_PLL4) ||
34004d80:	f1b5 5f40 	cmp.w	r5, #805306368	@ 0x30000000
34004d84:	d111      	bne.n	34004daa <HAL_RCC_OscConfig+0x6da>
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34004d86:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
34004d8a:	f1b0 5f40 	cmp.w	r0, #805306368	@ 0x30000000
34004d8e:	f43f aca3 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
34004d92:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
34004d96:	f1b2 5f40 	cmp.w	r2, #805306368	@ 0x30000000
34004d9a:	f43f ac9d 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
34004d9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
                                                                  (ic6src == LL_RCC_ICCLKSOURCE_PLL4) ||
34004da2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34004da6:	f43f ac97 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
      if (RCC_PLL_Config(RCC_PLL4_CONFIG, &(pRCC_OscInitStruct->PLL4)) != HAL_OK)
34004daa:	2003      	movs	r0, #3
34004dac:	f7ff fb1c 	bl	340043e8 <RCC_PLL_Config>
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
34004db0:	3800      	subs	r0, #0
34004db2:	bf18      	it	ne
34004db4:	2001      	movne	r0, #1
34004db6:	e490      	b.n	340046da <HAL_RCC_OscConfig+0xa>
    else if ((pRCC_OscInitStruct->PLL4.PLLState == RCC_PLL_ON) && (pll4_ready == 0U))
34004db8:	2f02      	cmp	r7, #2
34004dba:	f47f ad17 	bne.w	340047ec <HAL_RCC_OscConfig+0x11c>
34004dbe:	0513      	lsls	r3, r2, #20
34004dc0:	f53f ad14 	bmi.w	340047ec <HAL_RCC_OscConfig+0x11c>
      if (RCC_PLL_Enable(RCC_PLL4_CONFIG) != HAL_OK)
34004dc4:	2003      	movs	r0, #3
34004dc6:	f7ff faf7 	bl	340043b8 <RCC_PLL_Enable>
34004dca:	e7f1      	b.n	34004db0 <HAL_RCC_OscConfig+0x6e0>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_MSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
34004dcc:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
34004dd0:	f43f ac82 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
34004dd4:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
34004dd8:	f47f ae09 	bne.w	340049ee <HAL_RCC_OscConfig+0x31e>
34004ddc:	e47c      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
34004dde:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
34004de2:	f43f acbb 	beq.w	3400475c <HAL_RCC_OscConfig+0x8c>
34004de6:	f1b5 5f80 	cmp.w	r5, #268435456	@ 0x10000000
34004dea:	f47f ae00 	bne.w	340049ee <HAL_RCC_OscConfig+0x31e>
34004dee:	e4b5      	b.n	3400475c <HAL_RCC_OscConfig+0x8c>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSI) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
34004df0:	2e00      	cmp	r6, #0
34004df2:	f43f ac71 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
34004df6:	2d00      	cmp	r5, #0
34004df8:	f47f adaa 	bne.w	34004950 <HAL_RCC_OscConfig+0x280>
34004dfc:	e46c      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
34004dfe:	2e00      	cmp	r6, #0
34004e00:	f43f ad7b 	beq.w	340048fa <HAL_RCC_OscConfig+0x22a>
34004e04:	2d00      	cmp	r5, #0
34004e06:	f43f ad78 	beq.w	340048fa <HAL_RCC_OscConfig+0x22a>
34004e0a:	e5a1      	b.n	34004950 <HAL_RCC_OscConfig+0x280>
    if ((cpuclksrc == RCC_CPUCLKSOURCE_STATUS_HSE) || (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
34004e0c:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
34004e10:	f43f ac8a 	beq.w	34004728 <HAL_RCC_OscConfig+0x58>
34004e14:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
34004e18:	f47f ad06 	bne.w	34004828 <HAL_RCC_OscConfig+0x158>
34004e1c:	e484      	b.n	34004728 <HAL_RCC_OscConfig+0x58>
34004e1e:	f5b6 1f00 	cmp.w	r6, #2097152	@ 0x200000
34004e22:	f43f ac59 	beq.w	340046d8 <HAL_RCC_OscConfig+0x8>
34004e26:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
34004e2a:	f47f acfd 	bne.w	34004828 <HAL_RCC_OscConfig+0x158>
34004e2e:	e453      	b.n	340046d8 <HAL_RCC_OscConfig+0x8>
34004e30:	56028000 	.word	0x56028000

34004e34 <HAL_RCC_GetCpuClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
34004e34:	4b1f      	ldr	r3, [pc, #124]	@ (34004eb4 <HAL_RCC_GetCpuClockFreq+0x80>)
{
34004e36:	b510      	push	{r4, lr}
34004e38:	6a1a      	ldr	r2, [r3, #32]
34004e3a:	f402 1240 	and.w	r2, r2, #3145728	@ 0x300000
  switch (LL_RCC_GetCpuClkSource())
34004e3e:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
34004e42:	d034      	beq.n	34004eae <HAL_RCC_GetCpuClockFreq+0x7a>
34004e44:	d806      	bhi.n	34004e54 <HAL_RCC_GetCpuClockFreq+0x20>
34004e46:	b952      	cbnz	r2, 34004e5e <HAL_RCC_GetCpuClockFreq+0x2a>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34004e48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34004e4a:	481b      	ldr	r0, [pc, #108]	@ (34004eb8 <HAL_RCC_GetCpuClockFreq+0x84>)
34004e4c:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34004e50:	40d8      	lsrs	r0, r3
}
34004e52:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetCpuClkSource())
34004e54:	f5b2 1f40 	cmp.w	r2, #3145728	@ 0x300000
34004e58:	d009      	beq.n	34004e6e <HAL_RCC_GetCpuClockFreq+0x3a>
      switch (LL_RCC_IC1_GetSource())
34004e5a:	2000      	movs	r0, #0
34004e5c:	e7f9      	b.n	34004e52 <HAL_RCC_GetCpuClockFreq+0x1e>
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34004e5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        frequency = MSI_VALUE;
34004e60:	4816      	ldr	r0, [pc, #88]	@ (34004ebc <HAL_RCC_GetCpuClockFreq+0x88>)
34004e62:	f413 7f00 	tst.w	r3, #512	@ 0x200
34004e66:	4b16      	ldr	r3, [pc, #88]	@ (34004ec0 <HAL_RCC_GetCpuClockFreq+0x8c>)
34004e68:	bf08      	it	eq
34004e6a:	4618      	moveq	r0, r3
34004e6c:	e7f1      	b.n	34004e52 <HAL_RCC_GetCpuClockFreq+0x1e>
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34004e6e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004e72:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34004e76:	f3c0 4007 	ubfx	r0, r0, #16, #8
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
34004e7a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
      switch (LL_RCC_IC1_GetSource())
34004e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
  return ((READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1INT) >> RCC_IC1CFGR_IC1INT_Pos) + 1UL);
34004e82:	f100 0401 	add.w	r4, r0, #1
34004e86:	d00f      	beq.n	34004ea8 <HAL_RCC_GetCpuClockFreq+0x74>
34004e88:	d805      	bhi.n	34004e96 <HAL_RCC_GetCpuClockFreq+0x62>
34004e8a:	b953      	cbnz	r3, 34004ea2 <HAL_RCC_GetCpuClockFreq+0x6e>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
34004e8c:	f003 fbb6 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
          frequency = frequency / ic_divider;
34004e90:	fbb0 f0f4 	udiv	r0, r0, r4
          break;
34004e94:	e7dd      	b.n	34004e52 <HAL_RCC_GetCpuClockFreq+0x1e>
      switch (LL_RCC_IC1_GetSource())
34004e96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34004e9a:	d1de      	bne.n	34004e5a <HAL_RCC_GetCpuClockFreq+0x26>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
34004e9c:	f003 fc6e 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34004ea0:	e7f6      	b.n	34004e90 <HAL_RCC_GetCpuClockFreq+0x5c>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
34004ea2:	f003 fbeb 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34004ea6:	e7f3      	b.n	34004e90 <HAL_RCC_GetCpuClockFreq+0x5c>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
34004ea8:	f003 fc28 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34004eac:	e7f0      	b.n	34004e90 <HAL_RCC_GetCpuClockFreq+0x5c>
  switch (LL_RCC_GetCpuClkSource())
34004eae:	4805      	ldr	r0, [pc, #20]	@ (34004ec4 <HAL_RCC_GetCpuClockFreq+0x90>)
34004eb0:	e7cf      	b.n	34004e52 <HAL_RCC_GetCpuClockFreq+0x1e>
34004eb2:	bf00      	nop
34004eb4:	56028000 	.word	0x56028000
34004eb8:	03d09000 	.word	0x03d09000
34004ebc:	00f42400 	.word	0x00f42400
34004ec0:	003d0900 	.word	0x003d0900
34004ec4:	02dc6c00 	.word	0x02dc6c00

34004ec8 <HAL_RCC_ClockConfig>:
{
34004ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (pRCC_ClkInitStruct == NULL)
34004ecc:	4604      	mov	r4, r0
34004ece:	b910      	cbnz	r0, 34004ed6 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
34004ed0:	2001      	movs	r0, #1
}
34004ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(pRCC_ClkInitStruct->ClockType));
34004ed6:	6803      	ldr	r3, [r0, #0]
34004ed8:	2b7f      	cmp	r3, #127	@ 0x7f
34004eda:	d904      	bls.n	34004ee6 <HAL_RCC_ClockConfig+0x1e>
34004edc:	f240 317e 	movw	r1, #894	@ 0x37e
34004ee0:	4893      	ldr	r0, [pc, #588]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004ee2:	f7fc fc01 	bl	340016e8 <assert_failed>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34004ee6:	6823      	ldr	r3, [r4, #0]
34004ee8:	071f      	lsls	r7, r3, #28
34004eea:	d513      	bpl.n	34004f14 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
34004eec:	6923      	ldr	r3, [r4, #16]
34004eee:	2b07      	cmp	r3, #7
34004ef0:	d904      	bls.n	34004efc <HAL_RCC_ClockConfig+0x34>
34004ef2:	f240 3185 	movw	r1, #901	@ 0x385
34004ef6:	488e      	ldr	r0, [pc, #568]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004ef8:	f7fc fbf6 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
34004efc:	4a8d      	ldr	r2, [pc, #564]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
34004efe:	6921      	ldr	r1, [r4, #16]
34004f00:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34004f02:	f003 0307 	and.w	r3, r3, #7
34004f06:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34004f08:	bf81      	itttt	hi
34004f0a:	6a53      	ldrhi	r3, [r2, #36]	@ 0x24
34004f0c:	f023 0307 	bichi.w	r3, r3, #7
34004f10:	430b      	orrhi	r3, r1
34004f12:	6253      	strhi	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34004f14:	6823      	ldr	r3, [r4, #0]
34004f16:	06de      	lsls	r6, r3, #27
34004f18:	d516      	bpl.n	34004f48 <HAL_RCC_ClockConfig+0x80>
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
34004f1a:	6963      	ldr	r3, [r4, #20]
34004f1c:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
34004f20:	d006      	beq.n	34004f30 <HAL_RCC_ClockConfig+0x68>
34004f22:	2b40      	cmp	r3, #64	@ 0x40
34004f24:	d004      	beq.n	34004f30 <HAL_RCC_ClockConfig+0x68>
34004f26:	f240 318f 	movw	r1, #911	@ 0x38f
34004f2a:	4881      	ldr	r0, [pc, #516]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004f2c:	f7fc fbdc 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE2))
34004f30:	4a80      	ldr	r2, [pc, #512]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
34004f32:	6961      	ldr	r1, [r4, #20]
34004f34:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34004f36:	f003 0370 	and.w	r3, r3, #112	@ 0x70
34004f3a:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
34004f3c:	bf81      	itttt	hi
34004f3e:	6a53      	ldrhi	r3, [r2, #36]	@ 0x24
34004f40:	f023 0370 	bichi.w	r3, r3, #112	@ 0x70
34004f44:	430b      	orrhi	r3, r1
34004f46:	6253      	strhi	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
34004f48:	6823      	ldr	r3, [r4, #0]
34004f4a:	069d      	lsls	r5, r3, #26
34004f4c:	d517      	bpl.n	34004f7e <HAL_RCC_ClockConfig+0xb6>
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
34004f4e:	69a3      	ldr	r3, [r4, #24]
34004f50:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
34004f54:	d007      	beq.n	34004f66 <HAL_RCC_ClockConfig+0x9e>
34004f56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
34004f5a:	d004      	beq.n	34004f66 <HAL_RCC_ClockConfig+0x9e>
34004f5c:	f240 3199 	movw	r1, #921	@ 0x399
34004f60:	4873      	ldr	r0, [pc, #460]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004f62:	f7fc fbc1 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB4CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE4))
34004f66:	4a73      	ldr	r2, [pc, #460]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
34004f68:	69a1      	ldr	r1, [r4, #24]
34004f6a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34004f6c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
34004f70:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
34004f72:	bf81      	itttt	hi
34004f74:	6a53      	ldrhi	r3, [r2, #36]	@ 0x24
34004f76:	f423 43e0 	bichi.w	r3, r3, #28672	@ 0x7000
34004f7a:	430b      	orrhi	r3, r1
34004f7c:	6253      	strhi	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
34004f7e:	6823      	ldr	r3, [r4, #0]
34004f80:	0658      	lsls	r0, r3, #25
34004f82:	d517      	bpl.n	34004fb4 <HAL_RCC_ClockConfig+0xec>
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
34004f84:	69e3      	ldr	r3, [r4, #28]
34004f86:	f433 3340 	bics.w	r3, r3, #196608	@ 0x30000
34004f8a:	d007      	beq.n	34004f9c <HAL_RCC_ClockConfig+0xd4>
34004f8c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34004f90:	d004      	beq.n	34004f9c <HAL_RCC_ClockConfig+0xd4>
34004f92:	f240 31a3 	movw	r1, #931	@ 0x3a3
34004f96:	4866      	ldr	r0, [pc, #408]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004f98:	f7fc fba6 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB5CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE5))
34004f9c:	4a65      	ldr	r2, [pc, #404]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
34004f9e:	69e1      	ldr	r1, [r4, #28]
34004fa0:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34004fa2:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34004fa6:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34004fa8:	bf81      	itttt	hi
34004faa:	6a53      	ldrhi	r3, [r2, #36]	@ 0x24
34004fac:	f423 23e0 	bichi.w	r3, r3, #458752	@ 0x70000
34004fb0:	430b      	orrhi	r3, r1
34004fb2:	6253      	strhi	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
34004fb4:	6823      	ldr	r3, [r4, #0]
34004fb6:	0759      	lsls	r1, r3, #29
34004fb8:	d517      	bpl.n	34004fea <HAL_RCC_ClockConfig+0x122>
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
34004fba:	68e3      	ldr	r3, [r4, #12]
34004fbc:	f433 1340 	bics.w	r3, r3, #3145728	@ 0x300000
34004fc0:	d007      	beq.n	34004fd2 <HAL_RCC_ClockConfig+0x10a>
34004fc2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
34004fc6:	d004      	beq.n	34004fd2 <HAL_RCC_ClockConfig+0x10a>
34004fc8:	f240 31ad 	movw	r1, #941	@ 0x3ad
34004fcc:	4858      	ldr	r0, [pc, #352]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004fce:	f7fc fb8b 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
34004fd2:	4a58      	ldr	r2, [pc, #352]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
34004fd4:	68e1      	ldr	r1, [r4, #12]
34004fd6:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34004fd8:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34004fdc:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34004fde:	bf81      	itttt	hi
34004fe0:	6a53      	ldrhi	r3, [r2, #36]	@ 0x24
34004fe2:	f423 03e0 	bichi.w	r3, r3, #7340032	@ 0x700000
34004fe6:	430b      	orrhi	r3, r1
34004fe8:	6253      	strhi	r3, [r2, #36]	@ 0x24
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_CPUCLK) == RCC_CLOCKTYPE_CPUCLK)
34004fea:	6823      	ldr	r3, [r4, #0]
34004fec:	07da      	lsls	r2, r3, #31
34004fee:	d52a      	bpl.n	34005046 <HAL_RCC_ClockConfig+0x17e>
    assert_param(IS_RCC_CPUCLKSOURCE(pRCC_ClkInitStruct->CPUCLKSource));
34004ff0:	6863      	ldr	r3, [r4, #4]
34004ff2:	f433 3340 	bics.w	r3, r3, #196608	@ 0x30000
34004ff6:	d004      	beq.n	34005002 <HAL_RCC_ClockConfig+0x13a>
34004ff8:	f44f 716e 	mov.w	r1, #952	@ 0x3b8
34004ffc:	484c      	ldr	r0, [pc, #304]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34004ffe:	f7fc fb73 	bl	340016e8 <assert_failed>
    if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_HSE)
34005002:	6863      	ldr	r3, [r4, #4]
34005004:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34005008:	f040 809a 	bne.w	34005140 <HAL_RCC_ClockConfig+0x278>
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
3400500c:	4b49      	ldr	r3, [pc, #292]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
3400500e:	685b      	ldr	r3, [r3, #4]
34005010:	06db      	lsls	r3, r3, #27
34005012:	f57f af5d 	bpl.w	34004ed0 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
34005016:	4d47      	ldr	r5, [pc, #284]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
34005018:	6862      	ldr	r2, [r4, #4]
3400501a:	6a2b      	ldr	r3, [r5, #32]
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
3400501c:	f241 3788 	movw	r7, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_CPUSW, pRCC_ClkInitStruct->CPUCLKSource);
34005020:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
34005024:	4313      	orrs	r3, r2
34005026:	622b      	str	r3, [r5, #32]
    tickstart = HAL_GetTick();
34005028:	f7fd fb84 	bl	34002734 <HAL_GetTick>
3400502c:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_CPUSWS));
3400502e:	6a2b      	ldr	r3, [r5, #32]
    while (__HAL_RCC_GET_CPUCLK_SOURCE() != (pRCC_ClkInitStruct->CPUCLKSource << 4U))
34005030:	6862      	ldr	r2, [r4, #4]
34005032:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
34005036:	ebb3 1f02 	cmp.w	r3, r2, lsl #4
3400503a:	f040 80b7 	bne.w	340051ac <HAL_RCC_ClockConfig+0x2e4>
    SystemCoreClock = HAL_RCC_GetCpuClockFreq();
3400503e:	f7ff fef9 	bl	34004e34 <HAL_RCC_GetCpuClockFreq>
34005042:	4b3d      	ldr	r3, [pc, #244]	@ (34005138 <HAL_RCC_ClockConfig+0x270>)
34005044:	6018      	str	r0, [r3, #0]
  if ((pRCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
34005046:	6823      	ldr	r3, [r4, #0]
34005048:	079f      	lsls	r7, r3, #30
3400504a:	f100 80b7 	bmi.w	340051bc <HAL_RCC_ClockConfig+0x2f4>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
3400504e:	6823      	ldr	r3, [r4, #0]
34005050:	075e      	lsls	r6, r3, #29
34005052:	f100 815c 	bmi.w	3400530e <HAL_RCC_ClockConfig+0x446>
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
34005056:	6823      	ldr	r3, [r4, #0]
34005058:	0718      	lsls	r0, r3, #28
3400505a:	d513      	bpl.n	34005084 <HAL_RCC_ClockConfig+0x1bc>
    assert_param(IS_RCC_PCLK1(pRCC_ClkInitStruct->APB1CLKDivider));
3400505c:	6923      	ldr	r3, [r4, #16]
3400505e:	2b07      	cmp	r3, #7
34005060:	d904      	bls.n	3400506c <HAL_RCC_ClockConfig+0x1a4>
34005062:	f240 4163 	movw	r1, #1123	@ 0x463
34005066:	4832      	ldr	r0, [pc, #200]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34005068:	f7fc fb3e 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
3400506c:	4a31      	ldr	r2, [pc, #196]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
3400506e:	6921      	ldr	r1, [r4, #16]
34005070:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34005072:	f003 0307 	and.w	r3, r3, #7
34005076:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, (pRCC_ClkInitStruct->APB1CLKDivider));
34005078:	bf3f      	itttt	cc
3400507a:	6a53      	ldrcc	r3, [r2, #36]	@ 0x24
3400507c:	f023 0307 	biccc.w	r3, r3, #7
34005080:	430b      	orrcc	r3, r1
34005082:	6253      	strcc	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
34005084:	6823      	ldr	r3, [r4, #0]
34005086:	06d9      	lsls	r1, r3, #27
34005088:	d516      	bpl.n	340050b8 <HAL_RCC_ClockConfig+0x1f0>
    assert_param(IS_RCC_PCLK2(pRCC_ClkInitStruct->APB2CLKDivider));
3400508a:	6963      	ldr	r3, [r4, #20]
3400508c:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
34005090:	d006      	beq.n	340050a0 <HAL_RCC_ClockConfig+0x1d8>
34005092:	2b40      	cmp	r3, #64	@ 0x40
34005094:	d004      	beq.n	340050a0 <HAL_RCC_ClockConfig+0x1d8>
34005096:	f240 416d 	movw	r1, #1133	@ 0x46d
3400509a:	4825      	ldr	r0, [pc, #148]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
3400509c:	f7fc fb24 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE2))
340050a0:	4a24      	ldr	r2, [pc, #144]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
340050a2:	6961      	ldr	r1, [r4, #20]
340050a4:	6a53      	ldr	r3, [r2, #36]	@ 0x24
340050a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
340050aa:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, (pRCC_ClkInitStruct->APB2CLKDivider));
340050ac:	bf3f      	itttt	cc
340050ae:	6a53      	ldrcc	r3, [r2, #36]	@ 0x24
340050b0:	f023 0370 	biccc.w	r3, r3, #112	@ 0x70
340050b4:	430b      	orrcc	r3, r1
340050b6:	6253      	strcc	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
340050b8:	6823      	ldr	r3, [r4, #0]
340050ba:	069a      	lsls	r2, r3, #26
340050bc:	d517      	bpl.n	340050ee <HAL_RCC_ClockConfig+0x226>
    assert_param(IS_RCC_PCLK4(pRCC_ClkInitStruct->APB4CLKDivider));
340050be:	69a3      	ldr	r3, [r4, #24]
340050c0:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
340050c4:	d007      	beq.n	340050d6 <HAL_RCC_ClockConfig+0x20e>
340050c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
340050ca:	d004      	beq.n	340050d6 <HAL_RCC_ClockConfig+0x20e>
340050cc:	f240 4177 	movw	r1, #1143	@ 0x477
340050d0:	4817      	ldr	r0, [pc, #92]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
340050d2:	f7fc fb09 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB4CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE4))
340050d6:	4a17      	ldr	r2, [pc, #92]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
340050d8:	69a1      	ldr	r1, [r4, #24]
340050da:	6a53      	ldr	r3, [r2, #36]	@ 0x24
340050dc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
340050e0:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE4, (pRCC_ClkInitStruct->APB4CLKDivider));
340050e2:	bf3f      	itttt	cc
340050e4:	6a53      	ldrcc	r3, [r2, #36]	@ 0x24
340050e6:	f423 43e0 	biccc.w	r3, r3, #28672	@ 0x7000
340050ea:	430b      	orrcc	r3, r1
340050ec:	6253      	strcc	r3, [r2, #36]	@ 0x24
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
340050ee:	6823      	ldr	r3, [r4, #0]
340050f0:	065b      	lsls	r3, r3, #25
340050f2:	d517      	bpl.n	34005124 <HAL_RCC_ClockConfig+0x25c>
    assert_param(IS_RCC_PCLK5(pRCC_ClkInitStruct->APB5CLKDivider));
340050f4:	69e3      	ldr	r3, [r4, #28]
340050f6:	f433 3340 	bics.w	r3, r3, #196608	@ 0x30000
340050fa:	d007      	beq.n	3400510c <HAL_RCC_ClockConfig+0x244>
340050fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34005100:	d004      	beq.n	3400510c <HAL_RCC_ClockConfig+0x244>
34005102:	f240 4181 	movw	r1, #1153	@ 0x481
34005106:	480a      	ldr	r0, [pc, #40]	@ (34005130 <HAL_RCC_ClockConfig+0x268>)
34005108:	f7fc faee 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->APB5CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE5))
3400510c:	4a09      	ldr	r2, [pc, #36]	@ (34005134 <HAL_RCC_ClockConfig+0x26c>)
3400510e:	69e1      	ldr	r1, [r4, #28]
34005110:	6a53      	ldr	r3, [r2, #36]	@ 0x24
34005112:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
34005116:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE5, (pRCC_ClkInitStruct->APB5CLKDivider));
34005118:	bf3f      	itttt	cc
3400511a:	6a53      	ldrcc	r3, [r2, #36]	@ 0x24
3400511c:	f423 23e0 	biccc.w	r3, r3, #458752	@ 0x70000
34005120:	430b      	orrcc	r3, r1
34005122:	6253      	strcc	r3, [r2, #36]	@ 0x24
  return HAL_InitTick(uwTickPrio);
34005124:	4b05      	ldr	r3, [pc, #20]	@ (3400513c <HAL_RCC_ClockConfig+0x274>)
}
34005126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return HAL_InitTick(uwTickPrio);
3400512a:	6818      	ldr	r0, [r3, #0]
3400512c:	f7fd babe 	b.w	340026ac <HAL_InitTick>
34005130:	340110e9 	.word	0x340110e9
34005134:	56028000 	.word	0x56028000
34005138:	34012c10 	.word	0x34012c10
3400513c:	34012c18 	.word	0x34012c18
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_IC1)
34005140:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34005144:	d126      	bne.n	34005194 <HAL_RCC_ClockConfig+0x2cc>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC1Selection.ClockSelection));
34005146:	6a23      	ldr	r3, [r4, #32]
34005148:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400514c:	d004      	beq.n	34005158 <HAL_RCC_ClockConfig+0x290>
3400514e:	f240 31c7 	movw	r1, #967	@ 0x3c7
34005152:	487b      	ldr	r0, [pc, #492]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
34005154:	f7fc fac8 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC1Selection.ClockDivider));
34005158:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400515a:	3b01      	subs	r3, #1
3400515c:	2bff      	cmp	r3, #255	@ 0xff
3400515e:	d904      	bls.n	3400516a <HAL_RCC_ClockConfig+0x2a2>
34005160:	f44f 7172 	mov.w	r1, #968	@ 0x3c8
34005164:	4876      	ldr	r0, [pc, #472]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
34005166:	f7fc fabf 	bl	340016e8 <assert_failed>
  return (uint32_t)(READ_BIT(RCC->IC1CFGR, RCC_IC1CFGR_IC1SEL));
3400516a:	4e76      	ldr	r6, [pc, #472]	@ (34005344 <HAL_RCC_ClockConfig+0x47c>)
      if (RCC_IC_CheckPLLSources(LL_RCC_IC1_GetSource(), pRCC_ClkInitStruct->IC1Selection.ClockSelection) != 1U)
3400516c:	6a25      	ldr	r5, [r4, #32]
3400516e:	f8d6 00c4 	ldr.w	r0, [r6, #196]	@ 0xc4
34005172:	4629      	mov	r1, r5
34005174:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
34005178:	f7ff fa52 	bl	34004620 <RCC_IC_CheckPLLSources>
3400517c:	2801      	cmp	r0, #1
3400517e:	f47f aea7 	bne.w	34004ed0 <HAL_RCC_ClockConfig+0x8>
      WRITE_REG(RCC->IC1CFGR, pRCC_ClkInitStruct->IC1Selection.ClockSelection | \
34005182:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34005184:	3b01      	subs	r3, #1
34005186:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
3400518a:	f8c6 50c4 	str.w	r5, [r6, #196]	@ 0xc4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC1ENS);
3400518e:	f8c6 0a40 	str.w	r0, [r6, #2624]	@ 0xa40
}
34005192:	e740      	b.n	34005016 <HAL_RCC_ClockConfig+0x14e>
    else if (pRCC_ClkInitStruct->CPUCLKSource == RCC_CPUCLKSOURCE_MSI)
34005194:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
34005198:	d105      	bne.n	340051a6 <HAL_RCC_ClockConfig+0x2de>
      if (LL_RCC_MSI_IsReady() == 0U)
3400519a:	f7ff f8bb 	bl	34004314 <LL_RCC_MSI_IsReady>
      if (LL_RCC_HSI_IsReady() == 0U)
3400519e:	2800      	cmp	r0, #0
340051a0:	f47f af39 	bne.w	34005016 <HAL_RCC_ClockConfig+0x14e>
340051a4:	e694      	b.n	34004ed0 <HAL_RCC_ClockConfig+0x8>
340051a6:	f7ff f8ad 	bl	34004304 <LL_RCC_HSI_IsReady>
340051aa:	e7f8      	b.n	3400519e <HAL_RCC_ClockConfig+0x2d6>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
340051ac:	f7fd fac2 	bl	34002734 <HAL_GetTick>
340051b0:	1b80      	subs	r0, r0, r6
340051b2:	42b8      	cmp	r0, r7
340051b4:	f67f af3b 	bls.w	3400502e <HAL_RCC_ClockConfig+0x166>
        return HAL_TIMEOUT;
340051b8:	2003      	movs	r0, #3
340051ba:	e68a      	b.n	34004ed2 <HAL_RCC_ClockConfig+0xa>
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
340051bc:	68a3      	ldr	r3, [r4, #8]
340051be:	f033 7340 	bics.w	r3, r3, #50331648	@ 0x3000000
340051c2:	d004      	beq.n	340051ce <HAL_RCC_ClockConfig+0x306>
340051c4:	f240 4101 	movw	r1, #1025	@ 0x401
340051c8:	485d      	ldr	r0, [pc, #372]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
340051ca:	f7fc fa8d 	bl	340016e8 <assert_failed>
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
340051ce:	68a3      	ldr	r3, [r4, #8]
340051d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
340051d4:	d11e      	bne.n	34005214 <HAL_RCC_ClockConfig+0x34c>
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
340051d6:	4b5b      	ldr	r3, [pc, #364]	@ (34005344 <HAL_RCC_ClockConfig+0x47c>)
340051d8:	685b      	ldr	r3, [r3, #4]
340051da:	06dd      	lsls	r5, r3, #27
340051dc:	f57f ae78 	bpl.w	34004ed0 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
340051e0:	4d58      	ldr	r5, [pc, #352]	@ (34005344 <HAL_RCC_ClockConfig+0x47c>)
340051e2:	68a2      	ldr	r2, [r4, #8]
340051e4:	6a2b      	ldr	r3, [r5, #32]
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
340051e6:	f241 3788 	movw	r7, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SYSSW, pRCC_ClkInitStruct->SYSCLKSource);
340051ea:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
340051ee:	4313      	orrs	r3, r2
340051f0:	622b      	str	r3, [r5, #32]
    tickstart = HAL_GetTick();
340051f2:	f7fd fa9f 	bl	34002734 <HAL_GetTick>
340051f6:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
340051f8:	6a2b      	ldr	r3, [r5, #32]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (pRCC_ClkInitStruct->SYSCLKSource << 4U))
340051fa:	68a2      	ldr	r2, [r4, #8]
340051fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
34005200:	ebb3 1f02 	cmp.w	r3, r2, lsl #4
34005204:	f43f af23 	beq.w	3400504e <HAL_RCC_ClockConfig+0x186>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
34005208:	f7fd fa94 	bl	34002734 <HAL_GetTick>
3400520c:	1b80      	subs	r0, r0, r6
3400520e:	42b8      	cmp	r0, r7
34005210:	d9f2      	bls.n	340051f8 <HAL_RCC_ClockConfig+0x330>
34005212:	e7d1      	b.n	340051b8 <HAL_RCC_ClockConfig+0x2f0>
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_IC2_IC6_IC11)
34005214:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
34005218:	d16f      	bne.n	340052fa <HAL_RCC_ClockConfig+0x432>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC2Selection.ClockSelection));
3400521a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400521c:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005220:	d004      	beq.n	3400522c <HAL_RCC_ClockConfig+0x364>
34005222:	f44f 6182 	mov.w	r1, #1040	@ 0x410
34005226:	4846      	ldr	r0, [pc, #280]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
34005228:	f7fc fa5e 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC2Selection.ClockDivider));
3400522c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400522e:	3b01      	subs	r3, #1
34005230:	2bff      	cmp	r3, #255	@ 0xff
34005232:	d904      	bls.n	3400523e <HAL_RCC_ClockConfig+0x376>
34005234:	f240 4111 	movw	r1, #1041	@ 0x411
34005238:	4841      	ldr	r0, [pc, #260]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
3400523a:	f7fc fa55 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC6Selection.ClockSelection));
3400523e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
34005240:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005244:	d004      	beq.n	34005250 <HAL_RCC_ClockConfig+0x388>
34005246:	f240 4112 	movw	r1, #1042	@ 0x412
3400524a:	483d      	ldr	r0, [pc, #244]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
3400524c:	f7fc fa4c 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC6Selection.ClockDivider));
34005250:	6b63      	ldr	r3, [r4, #52]	@ 0x34
34005252:	3b01      	subs	r3, #1
34005254:	2bff      	cmp	r3, #255	@ 0xff
34005256:	d904      	bls.n	34005262 <HAL_RCC_ClockConfig+0x39a>
34005258:	f240 4113 	movw	r1, #1043	@ 0x413
3400525c:	4838      	ldr	r0, [pc, #224]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
3400525e:	f7fc fa43 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKSOURCE(pRCC_ClkInitStruct->IC11Selection.ClockSelection));
34005262:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
34005264:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005268:	d004      	beq.n	34005274 <HAL_RCC_ClockConfig+0x3ac>
3400526a:	f240 4114 	movw	r1, #1044	@ 0x414
3400526e:	4834      	ldr	r0, [pc, #208]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
34005270:	f7fc fa3a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(pRCC_ClkInitStruct->IC11Selection.ClockDivider));
34005274:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
34005276:	3b01      	subs	r3, #1
34005278:	2bff      	cmp	r3, #255	@ 0xff
3400527a:	d904      	bls.n	34005286 <HAL_RCC_ClockConfig+0x3be>
3400527c:	f240 4115 	movw	r1, #1045	@ 0x415
34005280:	482f      	ldr	r0, [pc, #188]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
34005282:	f7fc fa31 	bl	340016e8 <assert_failed>
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34005286:	4d2f      	ldr	r5, [pc, #188]	@ (34005344 <HAL_RCC_ClockConfig+0x47c>)
      if (RCC_IC_CheckPLLSources(LL_RCC_IC2_GetSource(), pRCC_ClkInitStruct->IC2Selection.ClockSelection) != 1U)
34005288:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
3400528c:	f8d5 00c8 	ldr.w	r0, [r5, #200]	@ 0xc8
34005290:	4641      	mov	r1, r8
34005292:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
34005296:	f7ff f9c3 	bl	34004620 <RCC_IC_CheckPLLSources>
3400529a:	2801      	cmp	r0, #1
3400529c:	f47f ae18 	bne.w	34004ed0 <HAL_RCC_ClockConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC6CFGR, RCC_IC6CFGR_IC6SEL));
340052a0:	f8d5 00d8 	ldr.w	r0, [r5, #216]	@ 0xd8
      if (RCC_IC_CheckPLLSources(LL_RCC_IC6_GetSource(), pRCC_ClkInitStruct->IC6Selection.ClockSelection) != 1U)
340052a4:	6b27      	ldr	r7, [r4, #48]	@ 0x30
340052a6:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
340052aa:	4639      	mov	r1, r7
340052ac:	f7ff f9b8 	bl	34004620 <RCC_IC_CheckPLLSources>
340052b0:	2801      	cmp	r0, #1
340052b2:	f47f ae0d 	bne.w	34004ed0 <HAL_RCC_ClockConfig+0x8>
  return (uint32_t)(READ_BIT(RCC->IC11CFGR, RCC_IC11CFGR_IC11SEL));
340052b6:	f8d5 00ec 	ldr.w	r0, [r5, #236]	@ 0xec
      if (RCC_IC_CheckPLLSources(LL_RCC_IC11_GetSource(), pRCC_ClkInitStruct->IC11Selection.ClockSelection) != 1U)
340052ba:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
340052bc:	f000 5040 	and.w	r0, r0, #805306368	@ 0x30000000
340052c0:	4631      	mov	r1, r6
340052c2:	f7ff f9ad 	bl	34004620 <RCC_IC_CheckPLLSources>
340052c6:	2801      	cmp	r0, #1
340052c8:	f47f ae02 	bne.w	34004ed0 <HAL_RCC_ClockConfig+0x8>
      WRITE_REG(RCC->IC2CFGR, pRCC_ClkInitStruct->IC2Selection.ClockSelection | \
340052cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
340052ce:	3b01      	subs	r3, #1
340052d0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
340052d4:	f8c5 30c8 	str.w	r3, [r5, #200]	@ 0xc8
      WRITE_REG(RCC->IC6CFGR, pRCC_ClkInitStruct->IC6Selection.ClockSelection | \
340052d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
340052da:	3b01      	subs	r3, #1
340052dc:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
340052e0:	f8c5 70d8 	str.w	r7, [r5, #216]	@ 0xd8
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
340052e4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
340052e6:	3b01      	subs	r3, #1
340052e8:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
340052ec:	f240 4322 	movw	r3, #1058	@ 0x422
      WRITE_REG(RCC->IC11CFGR, pRCC_ClkInitStruct->IC11Selection.ClockSelection | \
340052f0:	f8c5 60ec 	str.w	r6, [r5, #236]	@ 0xec
      WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC2ENS | RCC_DIVENSR_IC6ENS | RCC_DIVENSR_IC11ENS);
340052f4:	f8c5 3a40 	str.w	r3, [r5, #2624]	@ 0xa40
340052f8:	e772      	b.n	340051e0 <HAL_RCC_ClockConfig+0x318>
    else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
340052fa:	b92b      	cbnz	r3, 34005308 <HAL_RCC_ClockConfig+0x440>
      if (LL_RCC_HSI_IsReady() == 0U)
340052fc:	f7ff f802 	bl	34004304 <LL_RCC_HSI_IsReady>
      if (LL_RCC_MSI_IsReady() == 0U)
34005300:	2800      	cmp	r0, #0
34005302:	f47f af6d 	bne.w	340051e0 <HAL_RCC_ClockConfig+0x318>
34005306:	e5e3      	b.n	34004ed0 <HAL_RCC_ClockConfig+0x8>
34005308:	f7ff f804 	bl	34004314 <LL_RCC_MSI_IsReady>
3400530c:	e7f8      	b.n	34005300 <HAL_RCC_ClockConfig+0x438>
    assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
3400530e:	68e3      	ldr	r3, [r4, #12]
34005310:	f433 1340 	bics.w	r3, r3, #3145728	@ 0x300000
34005314:	d007      	beq.n	34005326 <HAL_RCC_ClockConfig+0x45e>
34005316:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3400531a:	d004      	beq.n	34005326 <HAL_RCC_ClockConfig+0x45e>
3400531c:	f44f 618b 	mov.w	r1, #1112	@ 0x458
34005320:	4807      	ldr	r0, [pc, #28]	@ (34005340 <HAL_RCC_ClockConfig+0x478>)
34005322:	f7fc f9e1 	bl	340016e8 <assert_failed>
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
34005326:	4a07      	ldr	r2, [pc, #28]	@ (34005344 <HAL_RCC_ClockConfig+0x47c>)
34005328:	68e1      	ldr	r1, [r4, #12]
3400532a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
3400532c:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
34005330:	4299      	cmp	r1, r3
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
34005332:	bf3f      	itttt	cc
34005334:	6a53      	ldrcc	r3, [r2, #36]	@ 0x24
34005336:	f423 03e0 	biccc.w	r3, r3, #7340032	@ 0x700000
3400533a:	430b      	orrcc	r3, r1
3400533c:	6253      	strcc	r3, [r2, #36]	@ 0x24
3400533e:	e68a      	b.n	34005056 <HAL_RCC_ClockConfig+0x18e>
34005340:	340110e9 	.word	0x340110e9
34005344:	56028000 	.word	0x56028000

34005348 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR1, RCC_CFGR1_SYSSWS));
34005348:	4b1f      	ldr	r3, [pc, #124]	@ (340053c8 <HAL_RCC_GetSysClockFreq+0x80>)
{
3400534a:	b510      	push	{r4, lr}
3400534c:	6a1a      	ldr	r2, [r3, #32]
3400534e:	f002 5240 	and.w	r2, r2, #805306368	@ 0x30000000
  switch (LL_RCC_GetSysClkSource())
34005352:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
34005356:	d034      	beq.n	340053c2 <HAL_RCC_GetSysClockFreq+0x7a>
34005358:	d806      	bhi.n	34005368 <HAL_RCC_GetSysClockFreq+0x20>
3400535a:	b952      	cbnz	r2, 34005372 <HAL_RCC_GetSysClockFreq+0x2a>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400535c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3400535e:	481b      	ldr	r0, [pc, #108]	@ (340053cc <HAL_RCC_GetSysClockFreq+0x84>)
34005360:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34005364:	40d8      	lsrs	r0, r3
}
34005366:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetSysClkSource())
34005368:	f1b2 5f40 	cmp.w	r2, #805306368	@ 0x30000000
3400536c:	d009      	beq.n	34005382 <HAL_RCC_GetSysClockFreq+0x3a>
      switch (LL_RCC_IC2_GetSource())
3400536e:	2000      	movs	r0, #0
34005370:	e7f9      	b.n	34005366 <HAL_RCC_GetSysClockFreq+0x1e>
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
34005372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
        frequency = MSI_VALUE;
34005374:	4816      	ldr	r0, [pc, #88]	@ (340053d0 <HAL_RCC_GetSysClockFreq+0x88>)
34005376:	f413 7f00 	tst.w	r3, #512	@ 0x200
3400537a:	4b16      	ldr	r3, [pc, #88]	@ (340053d4 <HAL_RCC_GetSysClockFreq+0x8c>)
3400537c:	bf08      	it	eq
3400537e:	4618      	moveq	r0, r3
34005380:	e7f1      	b.n	34005366 <HAL_RCC_GetSysClockFreq+0x1e>
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34005382:	f8d3 00c8 	ldr.w	r0, [r3, #200]	@ 0xc8
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
34005386:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
3400538a:	f3c0 4007 	ubfx	r0, r0, #16, #8
  return (uint32_t)(READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2SEL));
3400538e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
      switch (LL_RCC_IC2_GetSource())
34005392:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
  return ((READ_BIT(RCC->IC2CFGR, RCC_IC2CFGR_IC2INT) >> RCC_IC2CFGR_IC2INT_Pos) + 1UL);
34005396:	f100 0401 	add.w	r4, r0, #1
3400539a:	d00f      	beq.n	340053bc <HAL_RCC_GetSysClockFreq+0x74>
3400539c:	d805      	bhi.n	340053aa <HAL_RCC_GetSysClockFreq+0x62>
3400539e:	b953      	cbnz	r3, 340053b6 <HAL_RCC_GetSysClockFreq+0x6e>
          frequency = HAL_RCCEx_GetPLL1CLKFreq();
340053a0:	f003 f92c 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
          frequency = frequency / ic_divider;
340053a4:	fbb0 f0f4 	udiv	r0, r0, r4
          break;
340053a8:	e7dd      	b.n	34005366 <HAL_RCC_GetSysClockFreq+0x1e>
      switch (LL_RCC_IC2_GetSource())
340053aa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340053ae:	d1de      	bne.n	3400536e <HAL_RCC_GetSysClockFreq+0x26>
          frequency = HAL_RCCEx_GetPLL4CLKFreq();
340053b0:	f003 f9e4 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
340053b4:	e7f6      	b.n	340053a4 <HAL_RCC_GetSysClockFreq+0x5c>
          frequency = HAL_RCCEx_GetPLL2CLKFreq();
340053b6:	f003 f961 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
340053ba:	e7f3      	b.n	340053a4 <HAL_RCC_GetSysClockFreq+0x5c>
          frequency = HAL_RCCEx_GetPLL3CLKFreq();
340053bc:	f003 f99e 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
340053c0:	e7f0      	b.n	340053a4 <HAL_RCC_GetSysClockFreq+0x5c>
  switch (LL_RCC_GetSysClkSource())
340053c2:	4805      	ldr	r0, [pc, #20]	@ (340053d8 <HAL_RCC_GetSysClockFreq+0x90>)
340053c4:	e7cf      	b.n	34005366 <HAL_RCC_GetSysClockFreq+0x1e>
340053c6:	bf00      	nop
340053c8:	56028000 	.word	0x56028000
340053cc:	03d09000 	.word	0x03d09000
340053d0:	00f42400 	.word	0x00f42400
340053d4:	003d0900 	.word	0x003d0900
340053d8:	02dc6c00 	.word	0x02dc6c00

340053dc <HAL_RCC_GetHCLKFreq>:
{
340053dc:	b508      	push	{r3, lr}
  return LL_RCC_CALC_HCLK_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler());
340053de:	f7ff ffb3 	bl	34005348 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
340053e2:	4b03      	ldr	r3, [pc, #12]	@ (340053f0 <HAL_RCC_GetHCLKFreq+0x14>)
340053e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340053e6:	f3c3 5302 	ubfx	r3, r3, #20, #3
}
340053ea:	40d8      	lsrs	r0, r3
340053ec:	bd08      	pop	{r3, pc}
340053ee:	bf00      	nop
340053f0:	56028000 	.word	0x56028000

340053f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>:
  CLEAR_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
340053f4:	4a02      	ldr	r2, [pc, #8]	@ (34005400 <LL_RCC_HSE_SelectHSEAsDiv2Clock+0xc>)
340053f6:	6d53      	ldr	r3, [r2, #84]	@ 0x54
340053f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
340053fc:	6553      	str	r3, [r2, #84]	@ 0x54
}
340053fe:	4770      	bx	lr
34005400:	56028000 	.word	0x56028000

34005404 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>:
  SET_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL);
34005404:	4a02      	ldr	r2, [pc, #8]	@ (34005410 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock+0xc>)
34005406:	6d53      	ldr	r3, [r2, #84]	@ 0x54
34005408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3400540c:	6553      	str	r3, [r2, #84]	@ 0x54
}
3400540e:	4770      	bx	lr
34005410:	56028000 	.word	0x56028000

34005414 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>:
  return ((READ_BIT(RCC->HSECFGR, RCC_HSECFGR_HSEDIV2SEL) == RCC_HSECFGR_HSEDIV2SEL) ? 1UL : 0UL);
34005414:	4b02      	ldr	r3, [pc, #8]	@ (34005420 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock+0xc>)
34005416:	6d58      	ldr	r0, [r3, #84]	@ 0x54
}
34005418:	f3c0 1080 	ubfx	r0, r0, #6, #1
3400541c:	4770      	bx	lr
3400541e:	bf00      	nop
34005420:	56028000 	.word	0x56028000

34005424 <LL_RCC_HSE_IsReady>:
  return ((READ_BIT(RCC->SR, RCC_SR_HSERDY) != 0UL) ? 1UL : 0UL);
34005424:	4b02      	ldr	r3, [pc, #8]	@ (34005430 <LL_RCC_HSE_IsReady+0xc>)
34005426:	6858      	ldr	r0, [r3, #4]
}
34005428:	f3c0 1000 	ubfx	r0, r0, #4, #1
3400542c:	4770      	bx	lr
3400542e:	bf00      	nop
34005430:	56028000 	.word	0x56028000

34005434 <LL_RCC_HSI_IsReady>:
  return ((READ_BIT(RCC->SR, RCC_SR_HSIRDY) != 0UL) ? 1UL : 0UL);
34005434:	4b02      	ldr	r3, [pc, #8]	@ (34005440 <LL_RCC_HSI_IsReady+0xc>)
34005436:	6858      	ldr	r0, [r3, #4]
}
34005438:	f3c0 00c0 	ubfx	r0, r0, #3, #1
3400543c:	4770      	bx	lr
3400543e:	bf00      	nop
34005440:	56028000 	.word	0x56028000

34005444 <LL_RCC_MSI_IsReady>:
  return ((READ_BIT(RCC->SR, RCC_SR_MSIRDY) != 0UL) ? 1UL : 0UL);
34005444:	4b02      	ldr	r3, [pc, #8]	@ (34005450 <LL_RCC_MSI_IsReady+0xc>)
34005446:	6858      	ldr	r0, [r3, #4]
}
34005448:	f3c0 0080 	ubfx	r0, r0, #2, #1
3400544c:	4770      	bx	lr
3400544e:	bf00      	nop
34005450:	56028000 	.word	0x56028000

34005454 <LL_RCC_LSE_IsReady>:
  return ((READ_BIT(RCC->SR, RCC_SR_LSERDY) != 0UL) ? 1UL : 0UL);
34005454:	4b02      	ldr	r3, [pc, #8]	@ (34005460 <LL_RCC_LSE_IsReady+0xc>)
34005456:	6858      	ldr	r0, [r3, #4]
}
34005458:	f3c0 0040 	ubfx	r0, r0, #1, #1
3400545c:	4770      	bx	lr
3400545e:	bf00      	nop
34005460:	56028000 	.word	0x56028000

34005464 <LL_RCC_SetClockSource>:
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
34005464:	4907      	ldr	r1, [pc, #28]	@ (34005484 <LL_RCC_SetClockSource+0x20>)
{
34005466:	b530      	push	{r4, r5, lr}
  volatile uint32_t *pReg = (uint32_t *)((uint32_t)&RCC->CCIPR1 + LL_CLKSOURCE_REG(ClkSource));
34005468:	b2c4      	uxtb	r4, r0
  MODIFY_REG(*pReg, LL_CLKSOURCE_MASK(ClkSource), LL_CLKSOURCE_CONFIG(ClkSource));
3400546a:	f3c0 2504 	ubfx	r5, r0, #8, #5
3400546e:	5863      	ldr	r3, [r4, r1]
34005470:	0e02      	lsrs	r2, r0, #24
34005472:	40aa      	lsls	r2, r5
34005474:	f3c0 4007 	ubfx	r0, r0, #16, #8
34005478:	ea23 0302 	bic.w	r3, r3, r2
3400547c:	40a8      	lsls	r0, r5
3400547e:	4303      	orrs	r3, r0
34005480:	5063      	str	r3, [r4, r1]
}
34005482:	bd30      	pop	{r4, r5, pc}
34005484:	56028144 	.word	0x56028144

34005488 <LL_RCC_GetClockSource>:
  const volatile uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CCIPR1) + LL_CLKSOURCE_REG(Periph)));
34005488:	4b05      	ldr	r3, [pc, #20]	@ (340054a0 <LL_RCC_GetClockSource+0x18>)
3400548a:	b2c2      	uxtb	r2, r0
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
3400548c:	58d1      	ldr	r1, [r2, r3]
3400548e:	f3c0 2204 	ubfx	r2, r0, #8, #5
34005492:	0e03      	lsrs	r3, r0, #24
34005494:	4093      	lsls	r3, r2
34005496:	400b      	ands	r3, r1
34005498:	40d3      	lsrs	r3, r2
}
3400549a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
3400549e:	4770      	bx	lr
340054a0:	56028144 	.word	0x56028144

340054a4 <LL_RCC_IC7_IsEnabled>:
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC7EN) == RCC_DIVENR_IC7EN) ? 1UL : 0UL);
340054a4:	4b02      	ldr	r3, [pc, #8]	@ (340054b0 <LL_RCC_IC7_IsEnabled+0xc>)
340054a6:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
}
340054aa:	f3c0 1080 	ubfx	r0, r0, #6, #1
340054ae:	4770      	bx	lr
340054b0:	56028000 	.word	0x56028000

340054b4 <LL_RCC_IC7_GetDivider>:
  return ((READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7INT) >> RCC_IC7CFGR_IC7INT_Pos) + 1UL);
340054b4:	4b03      	ldr	r3, [pc, #12]	@ (340054c4 <LL_RCC_IC7_GetDivider+0x10>)
340054b6:	f8d3 00dc 	ldr.w	r0, [r3, #220]	@ 0xdc
340054ba:	f3c0 4007 	ubfx	r0, r0, #16, #8
}
340054be:	3001      	adds	r0, #1
340054c0:	4770      	bx	lr
340054c2:	bf00      	nop
340054c4:	56028000 	.word	0x56028000

340054c8 <LL_RCC_IC8_IsEnabled>:
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC8EN) == RCC_DIVENR_IC8EN) ? 1UL : 0UL);
340054c8:	4b02      	ldr	r3, [pc, #8]	@ (340054d4 <LL_RCC_IC8_IsEnabled+0xc>)
340054ca:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
}
340054ce:	f3c0 10c0 	ubfx	r0, r0, #7, #1
340054d2:	4770      	bx	lr
340054d4:	56028000 	.word	0x56028000

340054d8 <LL_RCC_IC8_GetDivider>:
  return ((READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8INT) >> RCC_IC8CFGR_IC8INT_Pos) + 1UL);
340054d8:	4b03      	ldr	r3, [pc, #12]	@ (340054e8 <LL_RCC_IC8_GetDivider+0x10>)
340054da:	f8d3 00e0 	ldr.w	r0, [r3, #224]	@ 0xe0
340054de:	f3c0 4007 	ubfx	r0, r0, #16, #8
}
340054e2:	3001      	adds	r0, #1
340054e4:	4770      	bx	lr
340054e6:	bf00      	nop
340054e8:	56028000 	.word	0x56028000

340054ec <LL_RCC_IC9_IsEnabled>:
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC9EN) == RCC_DIVENR_IC9EN) ? 1UL : 0UL);
340054ec:	4b02      	ldr	r3, [pc, #8]	@ (340054f8 <LL_RCC_IC9_IsEnabled+0xc>)
340054ee:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
}
340054f2:	f3c0 2000 	ubfx	r0, r0, #8, #1
340054f6:	4770      	bx	lr
340054f8:	56028000 	.word	0x56028000

340054fc <LL_RCC_IC9_GetDivider>:
  return ((READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9INT) >> RCC_IC9CFGR_IC9INT_Pos) + 1UL);
340054fc:	4b03      	ldr	r3, [pc, #12]	@ (3400550c <LL_RCC_IC9_GetDivider+0x10>)
340054fe:	f8d3 00e4 	ldr.w	r0, [r3, #228]	@ 0xe4
34005502:	f3c0 4007 	ubfx	r0, r0, #16, #8
}
34005506:	3001      	adds	r0, #1
34005508:	4770      	bx	lr
3400550a:	bf00      	nop
3400550c:	56028000 	.word	0x56028000

34005510 <LL_RCC_IC14_IsEnabled>:
  * @rmtoll DIVENR       IC14EN         LL_RCC_IC14_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_IsEnabled(void)
{
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC14EN) == RCC_DIVENR_IC14EN) ? 1UL : 0UL);
34005510:	4b02      	ldr	r3, [pc, #8]	@ (3400551c <LL_RCC_IC14_IsEnabled+0xc>)
34005512:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
}
34005516:	f3c0 3040 	ubfx	r0, r0, #13, #1
3400551a:	4770      	bx	lr
3400551c:	56028000 	.word	0x56028000

34005520 <LL_RCC_IC14_GetDivider>:
  * @rmtoll IC14CFGR      IC14INT        LL_RCC_IC14_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC14_GetDivider(void)
{
  return ((READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14INT) >> RCC_IC14CFGR_IC14INT_Pos) + 1UL);
34005520:	4b03      	ldr	r3, [pc, #12]	@ (34005530 <LL_RCC_IC14_GetDivider+0x10>)
34005522:	f8d3 00f8 	ldr.w	r0, [r3, #248]	@ 0xf8
34005526:	f3c0 4007 	ubfx	r0, r0, #16, #8
}
3400552a:	3001      	adds	r0, #1
3400552c:	4770      	bx	lr
3400552e:	bf00      	nop
34005530:	56028000 	.word	0x56028000

34005534 <LL_RCC_IC15_IsEnabled>:
  * @rmtoll DIVENR       IC15EN         LL_RCC_IC15_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_IsEnabled(void)
{
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC15EN) == RCC_DIVENR_IC15EN) ? 1UL : 0UL);
34005534:	4b02      	ldr	r3, [pc, #8]	@ (34005540 <LL_RCC_IC15_IsEnabled+0xc>)
34005536:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
}
3400553a:	f3c0 3080 	ubfx	r0, r0, #14, #1
3400553e:	4770      	bx	lr
34005540:	56028000 	.word	0x56028000

34005544 <LL_RCC_IC15_GetDivider>:
  * @rmtoll IC15CFGR      IC15INT        LL_RCC_IC15_GetDivider
  * @retval can be a value between 1 and 256.
  */
__STATIC_INLINE uint32_t LL_RCC_IC15_GetDivider(void)
{
  return ((READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15INT) >> RCC_IC15CFGR_IC15INT_Pos) + 1UL);
34005544:	4b03      	ldr	r3, [pc, #12]	@ (34005554 <LL_RCC_IC15_GetDivider+0x10>)
34005546:	f8d3 00fc 	ldr.w	r0, [r3, #252]	@ 0xfc
3400554a:	f3c0 4007 	ubfx	r0, r0, #16, #8
}
3400554e:	3001      	adds	r0, #1
34005550:	4770      	bx	lr
34005552:	bf00      	nop
34005554:	56028000 	.word	0x56028000

34005558 <RCCEx_GetHCLKFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_HPRE));
34005558:	4b02      	ldr	r3, [pc, #8]	@ (34005564 <RCCEx_GetHCLKFreq+0xc>)
3400555a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCCEx_GetHCLKFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
3400555c:	f3c3 5302 	ubfx	r3, r3, #20, #3
}
34005560:	40d8      	lsrs	r0, r3
34005562:	4770      	bx	lr
34005564:	56028000 	.word	0x56028000

34005568 <RCCEx_GetPLLSourceFreq>:
  */
static uint32_t RCCEx_GetPLLSourceFreq(uint32_t PLLsource)
{
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;

  switch (PLLsource)
34005568:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
3400556c:	b508      	push	{r3, lr}
  switch (PLLsource)
3400556e:	d01d      	beq.n	340055ac <RCCEx_GetPLLSourceFreq+0x44>
34005570:	d80a      	bhi.n	34005588 <RCCEx_GetPLLSourceFreq+0x20>
34005572:	b970      	cbnz	r0, 34005592 <RCCEx_GetPLLSourceFreq+0x2a>
  {
    case LL_RCC_PLLSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
34005574:	f7ff ff5e 	bl	34005434 <LL_RCC_HSI_IsReady>
34005578:	b148      	cbz	r0, 3400558e <RCCEx_GetPLLSourceFreq+0x26>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400557a:	4b10      	ldr	r3, [pc, #64]	@ (340055bc <RCCEx_GetPLLSourceFreq+0x54>)
      {
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3400557c:	4810      	ldr	r0, [pc, #64]	@ (340055c0 <RCCEx_GetPLLSourceFreq+0x58>)
3400557e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34005580:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34005584:	40d8      	lsrs	r0, r3
34005586:	e003      	b.n	34005590 <RCCEx_GetPLLSourceFreq+0x28>
  switch (PLLsource)
34005588:	f1b0 5f40 	cmp.w	r0, #805306368	@ 0x30000000
3400558c:	d014      	beq.n	340055b8 <RCCEx_GetPLLSourceFreq+0x50>
  uint32_t pllinputfreq = RCC_PERIPH_FREQUENCY_NO;
3400558e:	2000      	movs	r0, #0
      /* unexpected case */
      break;
  }

  return pllinputfreq;
}
34005590:	bd08      	pop	{r3, pc}
      if (LL_RCC_MSI_IsReady() != 0U)
34005592:	f7ff ff57 	bl	34005444 <LL_RCC_MSI_IsReady>
34005596:	2800      	cmp	r0, #0
34005598:	d0f9      	beq.n	3400558e <RCCEx_GetPLLSourceFreq+0x26>
  return (READ_BIT(RCC->MSICFGR, RCC_MSICFGR_MSIFREQSEL));
3400559a:	4b08      	ldr	r3, [pc, #32]	@ (340055bc <RCCEx_GetPLLSourceFreq+0x54>)
          pllinputfreq = MSI_VALUE;
3400559c:	4809      	ldr	r0, [pc, #36]	@ (340055c4 <RCCEx_GetPLLSourceFreq+0x5c>)
3400559e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
340055a0:	f413 7f00 	tst.w	r3, #512	@ 0x200
340055a4:	4b08      	ldr	r3, [pc, #32]	@ (340055c8 <RCCEx_GetPLLSourceFreq+0x60>)
340055a6:	bf08      	it	eq
340055a8:	4618      	moveq	r0, r3
340055aa:	e7f1      	b.n	34005590 <RCCEx_GetPLLSourceFreq+0x28>
      if (LL_RCC_HSE_IsReady() != 0U)
340055ac:	f7ff ff3a 	bl	34005424 <LL_RCC_HSE_IsReady>
340055b0:	2800      	cmp	r0, #0
340055b2:	d0ec      	beq.n	3400558e <RCCEx_GetPLLSourceFreq+0x26>
        pllinputfreq = HSE_VALUE;
340055b4:	4805      	ldr	r0, [pc, #20]	@ (340055cc <RCCEx_GetPLLSourceFreq+0x64>)
340055b6:	e7eb      	b.n	34005590 <RCCEx_GetPLLSourceFreq+0x28>
      pllinputfreq = EXTERNAL_CLOCK_VALUE;
340055b8:	4805      	ldr	r0, [pc, #20]	@ (340055d0 <RCCEx_GetPLLSourceFreq+0x68>)
340055ba:	e7e9      	b.n	34005590 <RCCEx_GetPLLSourceFreq+0x28>
340055bc:	56028000 	.word	0x56028000
340055c0:	03d09000 	.word	0x03d09000
340055c4:	00f42400 	.word	0x00f42400
340055c8:	003d0900 	.word	0x003d0900
340055cc:	02dc6c00 	.word	0x02dc6c00
340055d0:	00bb8000 	.word	0x00bb8000

340055d4 <RCCEx_CalcPLLFreq>:
  * @param  P2     VCO output divider P2 between 1 and 7
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCCEx_CalcPLLFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t P1,
                                  uint32_t P2)
{
340055d4:	ee07 2a10 	vmov	s14, r2
340055d8:	ee06 3a10 	vmov	s12, r3
340055dc:	ee07 0a90 	vmov	s15, r0
  float_t freq;

  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
340055e0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
340055e4:	eddf 5a10 	vldr	s11, [pc, #64]	@ 34005628 <RCCEx_CalcPLLFreq+0x54>
340055e8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
{
340055ec:	ee06 1a90 	vmov	s13, r1
  freq = ((float_t)PLLInputFreq * ((float_t)N + ((float_t)FRACN / (float_t)0x1000000))) / (float_t)M;
340055f0:	eea6 7a25 	vfma.f32	s14, s12, s11
340055f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
340055f8:	ee67 7a87 	vmul.f32	s15, s15, s14
340055fc:	eeb8 7a66 	vcvt.f32.u32	s14, s13
34005600:	ee87 6a87 	vdiv.f32	s12, s15, s14

  freq = freq / (float_t)P1;
34005604:	eddd 7a00 	vldr	s15, [sp]
34005608:	eef8 7a67 	vcvt.f32.u32	s15, s15
3400560c:	eec6 6a27 	vdiv.f32	s13, s12, s15
  freq = freq / (float_t)P2;
34005610:	eddd 7a01 	vldr	s15, [sp, #4]
34005614:	eef8 7a67 	vcvt.f32.u32	s15, s15
34005618:	ee86 7aa7 	vdiv.f32	s14, s13, s15

  return (uint32_t)freq;
}
3400561c:	eefc 7ac7 	vcvt.u32.f32	s15, s14
34005620:	ee17 0a90 	vmov	r0, s15
34005624:	4770      	bx	lr
34005626:	bf00      	nop
34005628:	33800000 	.word	0x33800000

3400562c <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
3400562c:	e9d0 2300 	ldrd	r2, r3, [r0]
34005630:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
34005634:	431a      	orrs	r2, r3
{
34005636:	b570      	push	{r4, r5, r6, lr}
34005638:	4604      	mov	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
3400563a:	d103      	bne.n	34005644 <HAL_RCCEx_PeriphCLKConfig+0x18>
3400563c:	2188      	movs	r1, #136	@ 0x88
3400563e:	4861      	ldr	r0, [pc, #388]	@ (340057c4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
34005640:	f7fc f852 	bl	340016e8 <assert_failed>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
34005644:	6823      	ldr	r3, [r4, #0]
34005646:	011a      	lsls	r2, r3, #4
34005648:	f140 808e 	bpl.w	34005768 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
3400564c:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
34005650:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
34005654:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
34005658:	d05a      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
3400565a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400565e:	d057      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
34005660:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
34005664:	f5b2 5f98 	cmp.w	r2, #4864	@ 0x1300
34005668:	d052      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
3400566a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
3400566e:	f5b2 5f0c 	cmp.w	r2, #8960	@ 0x2300
34005672:	d04d      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
34005674:	f423 4210 	bic.w	r2, r3, #36864	@ 0x9000
34005678:	f5b2 4f86 	cmp.w	r2, #17152	@ 0x4300
3400567c:	d048      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
3400567e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
34005682:	f5b2 4fe6 	cmp.w	r2, #29440	@ 0x7300
34005686:	d043      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
34005688:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
3400568c:	f5b2 4f03 	cmp.w	r2, #33536	@ 0x8300
34005690:	d03e      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
34005692:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34005696:	f5b1 4f63 	cmp.w	r1, #58112	@ 0xe300
3400569a:	d039      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
3400569c:	494a      	ldr	r1, [pc, #296]	@ (340057c8 <HAL_RCCEx_PeriphCLKConfig+0x19c>)
3400569e:	428a      	cmp	r2, r1
340056a0:	d036      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056a2:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056a6:	428a      	cmp	r2, r1
340056a8:	d032      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056aa:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056ae:	428a      	cmp	r2, r1
340056b0:	d02e      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056b2:	f423 3004 	bic.w	r0, r3, #135168	@ 0x21000
340056b6:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056ba:	4288      	cmp	r0, r1
340056bc:	d028      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056be:	f423 3000 	bic.w	r0, r3, #131072	@ 0x20000
340056c2:	f501 5140 	add.w	r1, r1, #12288	@ 0x3000
340056c6:	4288      	cmp	r0, r1
340056c8:	d022      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056ca:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
340056ce:	428a      	cmp	r2, r1
340056d0:	d01e      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056d2:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056d6:	428a      	cmp	r2, r1
340056d8:	d01a      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056da:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056de:	428a      	cmp	r2, r1
340056e0:	d016      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056e2:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056e6:	428a      	cmp	r2, r1
340056e8:	d012      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056ea:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056ee:	428a      	cmp	r2, r1
340056f0:	d00e      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056f2:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056f6:	428a      	cmp	r2, r1
340056f8:	d00a      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
340056fa:	f501 4180 	add.w	r1, r1, #16384	@ 0x4000
340056fe:	428a      	cmp	r2, r1
34005700:	d006      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
34005702:	4a32      	ldr	r2, [pc, #200]	@ (340057cc <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
34005704:	4293      	cmp	r3, r2
34005706:	d003      	beq.n	34005710 <HAL_RCCEx_PeriphCLKConfig+0xe4>
34005708:	218e      	movs	r1, #142	@ 0x8e
3400570a:	482e      	ldr	r0, [pc, #184]	@ (340057c4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
3400570c:	f7fb ffec 	bl	340016e8 <assert_failed>
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
34005710:	4b2f      	ldr	r3, [pc, #188]	@ (340057d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
34005712:	f8d4 1188 	ldr.w	r1, [r4, #392]	@ 0x188
34005716:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
3400571a:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
3400571e:	d13b      	bne.n	34005798 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
34005720:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
34005724:	d108      	bne.n	34005738 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        tickstart = HAL_GetTick();
34005726:	f7fd f805 	bl	34002734 <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
3400572a:	f241 3688 	movw	r6, #5000	@ 0x1388
        tickstart = HAL_GetTick();
3400572e:	4605      	mov	r5, r0
        while (LL_RCC_LSE_IsReady() == 0U)
34005730:	f7ff fe90 	bl	34005454 <LL_RCC_LSE_IsReady>
34005734:	2800      	cmp	r0, #0
34005736:	d03d      	beq.n	340057b4 <HAL_RCCEx_PeriphCLKConfig+0x188>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
34005738:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
3400573c:	4a24      	ldr	r2, [pc, #144]	@ (340057d0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
3400573e:	f403 7040 	and.w	r0, r3, #768	@ 0x300
34005742:	f5b0 7f40 	cmp.w	r0, #768	@ 0x300
34005746:	d108      	bne.n	3400575a <HAL_RCCEx_PeriphCLKConfig+0x12e>
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCPRE, Prescaler);
34005748:	f8d2 115c 	ldr.w	r1, [r2, #348]	@ 0x15c
3400574c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
34005750:	f421 317c 	bic.w	r1, r1, #258048	@ 0x3f000
34005754:	430b      	orrs	r3, r1
34005756:	f8c2 315c 	str.w	r3, [r2, #348]	@ 0x15c
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_RTCSEL, Source);
3400575a:	f8d2 315c 	ldr.w	r3, [r2, #348]	@ 0x15c
3400575e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
34005762:	4303      	orrs	r3, r0
34005764:	f8c2 315c 	str.w	r3, [r2, #348]	@ 0x15c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
34005768:	2500      	movs	r5, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
3400576a:	6823      	ldr	r3, [r4, #0]
3400576c:	075e      	lsls	r6, r3, #29
3400576e:	d55f      	bpl.n	34005830 <HAL_RCCEx_PeriphCLKConfig+0x204>
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));
34005770:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
34005774:	2b07      	cmp	r3, #7
34005776:	d903      	bls.n	34005780 <HAL_RCCEx_PeriphCLKConfig+0x154>
34005778:	21d4      	movs	r1, #212	@ 0xd4
3400577a:	4812      	ldr	r0, [pc, #72]	@ (340057c4 <HAL_RCCEx_PeriphCLKConfig+0x198>)
3400577c:	f7fb ffb4 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->CkperClockSelection == RCC_CLKPCLKSOURCE_IC5)
34005780:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
34005784:	3b03      	subs	r3, #3
34005786:	2b04      	cmp	r3, #4
34005788:	d848      	bhi.n	3400581c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
3400578a:	e8df f013 	tbh	[pc, r3, lsl #1]
3400578e:	0f27      	.short	0x0f27
34005790:	0ee10025 	.word	0x0ee10025
34005794:	0f500f04 	.word	0x0f500f04
    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_CCIPR7_RTCSEL)))
34005798:	f401 7240 	and.w	r2, r1, #768	@ 0x300
3400579c:	429a      	cmp	r2, r3
3400579e:	d0bf      	beq.n	34005720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
340057a0:	4b0c      	ldr	r3, [pc, #48]	@ (340057d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
340057a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
340057a4:	f042 0201 	orr.w	r2, r2, #1
340057a8:	62da      	str	r2, [r3, #44]	@ 0x2c
      if (READ_BIT(PWR->DBPCR, PWR_DBPCR_DBP) == 0U)
340057aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
340057ac:	07db      	lsls	r3, r3, #31
340057ae:	d4b7      	bmi.n	34005720 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      status = ret;
340057b0:	2501      	movs	r5, #1
340057b2:	e7da      	b.n	3400576a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
340057b4:	f7fc ffbe 	bl	34002734 <HAL_GetTick>
340057b8:	1b40      	subs	r0, r0, r5
340057ba:	42b0      	cmp	r0, r6
340057bc:	d9b8      	bls.n	34005730 <HAL_RCCEx_PeriphCLKConfig+0x104>
        status = ret;
340057be:	2503      	movs	r5, #3
340057c0:	e7d3      	b.n	3400576a <HAL_RCCEx_PeriphCLKConfig+0x13e>
340057c2:	bf00      	nop
340057c4:	34011191 	.word	0x34011191
340057c8:	00010300 	.word	0x00010300
340057cc:	0003e300 	.word	0x0003e300
340057d0:	56028000 	.word	0x56028000
340057d4:	56024800 	.word	0x56024800
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
340057d8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
340057da:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340057de:	d003      	beq.n	340057e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
340057e0:	21d9      	movs	r1, #217	@ 0xd9
340057e2:	48bd      	ldr	r0, [pc, #756]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340057e4:	f7fb ff80 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
340057e8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
340057ea:	3b01      	subs	r3, #1
340057ec:	2bff      	cmp	r3, #255	@ 0xff
340057ee:	d903      	bls.n	340057f8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
340057f0:	21da      	movs	r1, #218	@ 0xda
340057f2:	48b9      	ldr	r0, [pc, #740]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340057f4:	f7fb ff78 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
340057f8:	4ab8      	ldr	r2, [pc, #736]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
340057fa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
340057fc:	f8d2 30d4 	ldr.w	r3, [r2, #212]	@ 0xd4
34005800:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
34005802:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005806:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400580a:	3901      	subs	r1, #1
3400580c:	4303      	orrs	r3, r0
3400580e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005812:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34005816:	2310      	movs	r3, #16
  * @rmtoll DIVENSR       IC20ENS        LL_RCC_IC20_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_IC20_Enable(void)
{
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
34005818:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PERSEL, ClkSource);
3400581c:	4aaf      	ldr	r2, [pc, #700]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
3400581e:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
34005822:	f8d2 315c 	ldr.w	r3, [r2, #348]	@ 0x15c
34005826:	f023 0307 	bic.w	r3, r3, #7
3400582a:	430b      	orrs	r3, r1
3400582c:	f8c2 315c 	str.w	r3, [r2, #348]	@ 0x15c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
34005830:	6863      	ldr	r3, [r4, #4]
34005832:	0258      	lsls	r0, r3, #9
34005834:	d539      	bpl.n	340058aa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));
34005836:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
3400583a:	4aa9      	ldr	r2, [pc, #676]	@ (34005ae0 <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
3400583c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
34005840:	4293      	cmp	r3, r2
34005842:	d004      	beq.n	3400584e <HAL_RCCEx_PeriphCLKConfig+0x222>
34005844:	f44f 7192 	mov.w	r1, #292	@ 0x124
34005848:	48a3      	ldr	r0, [pc, #652]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
3400584a:	f7fb ff4d 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC3)
3400584e:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
34005852:	4aa4      	ldr	r2, [pc, #656]	@ (34005ae4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>)
34005854:	4293      	cmp	r3, r2
34005856:	f041 8713 	bne.w	34007680 <HAL_RCCEx_PeriphCLKConfig+0x2054>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400585a:	69a3      	ldr	r3, [r4, #24]
3400585c:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005860:	d004      	beq.n	3400586c <HAL_RCCEx_PeriphCLKConfig+0x240>
34005862:	f240 1129 	movw	r1, #297	@ 0x129
34005866:	489c      	ldr	r0, [pc, #624]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
34005868:	f7fb ff3e 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
3400586c:	69e3      	ldr	r3, [r4, #28]
3400586e:	3b01      	subs	r3, #1
34005870:	2bff      	cmp	r3, #255	@ 0xff
34005872:	d904      	bls.n	3400587e <HAL_RCCEx_PeriphCLKConfig+0x252>
34005874:	f44f 7195 	mov.w	r1, #298	@ 0x12a
34005878:	4897      	ldr	r0, [pc, #604]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
3400587a:	f7fb ff35 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
3400587e:	4a97      	ldr	r2, [pc, #604]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
34005880:	69e1      	ldr	r1, [r4, #28]
34005882:	f8d2 30cc 	ldr.w	r3, [r2, #204]	@ 0xcc
34005886:	69a0      	ldr	r0, [r4, #24]
34005888:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400588c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005890:	3901      	subs	r1, #1
34005892:	4303      	orrs	r3, r0
34005894:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005898:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
3400589c:	2304      	movs	r3, #4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
3400589e:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340058a2:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
340058a6:	f7ff fddd 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
340058aa:	6863      	ldr	r3, [r4, #4]
340058ac:	0219      	lsls	r1, r3, #8
340058ae:	d539      	bpl.n	34005924 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));
340058b0:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
340058b4:	4a8c      	ldr	r2, [pc, #560]	@ (34005ae8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
340058b6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
340058ba:	4293      	cmp	r3, r2
340058bc:	d004      	beq.n	340058c8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
340058be:	f240 1151 	movw	r1, #337	@ 0x151
340058c2:	4885      	ldr	r0, [pc, #532]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340058c4:	f7fb ff10 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC3)
340058c8:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
340058cc:	4a87      	ldr	r2, [pc, #540]	@ (34005aec <HAL_RCCEx_PeriphCLKConfig+0x4c0>)
340058ce:	4293      	cmp	r3, r2
340058d0:	f041 8706 	bne.w	340076e0 <HAL_RCCEx_PeriphCLKConfig+0x20b4>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
340058d4:	69a3      	ldr	r3, [r4, #24]
340058d6:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340058da:	d004      	beq.n	340058e6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
340058dc:	f44f 71ab 	mov.w	r1, #342	@ 0x156
340058e0:	487d      	ldr	r0, [pc, #500]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340058e2:	f7fb ff01 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
340058e6:	69e3      	ldr	r3, [r4, #28]
340058e8:	3b01      	subs	r3, #1
340058ea:	2bff      	cmp	r3, #255	@ 0xff
340058ec:	d904      	bls.n	340058f8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
340058ee:	f240 1157 	movw	r1, #343	@ 0x157
340058f2:	4879      	ldr	r0, [pc, #484]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340058f4:	f7fb fef8 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
340058f8:	4a78      	ldr	r2, [pc, #480]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
340058fa:	69e1      	ldr	r1, [r4, #28]
340058fc:	f8d2 30cc 	ldr.w	r3, [r2, #204]	@ 0xcc
34005900:	69a0      	ldr	r0, [r4, #24]
34005902:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005906:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400590a:	3901      	subs	r1, #1
3400590c:	4303      	orrs	r3, r0
3400590e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005912:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
34005916:	2304      	movs	r3, #4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34005918:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400591c:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
34005920:	f7ff fda0 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI3) == RCC_PERIPHCLK_XSPI3)
34005924:	6863      	ldr	r3, [r4, #4]
34005926:	01da      	lsls	r2, r3, #7
34005928:	d539      	bpl.n	3400599e <HAL_RCCEx_PeriphCLKConfig+0x372>
    assert_param(IS_RCC_XSPI3CLKSOURCE(PeriphClkInit->Xspi3ClockSelection));
3400592a:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
3400592e:	4a70      	ldr	r2, [pc, #448]	@ (34005af0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>)
34005930:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
34005934:	4293      	cmp	r3, r2
34005936:	d004      	beq.n	34005942 <HAL_RCCEx_PeriphCLKConfig+0x316>
34005938:	f44f 71bf 	mov.w	r1, #382	@ 0x17e
3400593c:	4866      	ldr	r0, [pc, #408]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
3400593e:	f7fb fed3 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC3)
34005942:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
34005946:	4a6b      	ldr	r2, [pc, #428]	@ (34005af4 <HAL_RCCEx_PeriphCLKConfig+0x4c8>)
34005948:	4293      	cmp	r3, r2
3400594a:	f041 86f9 	bne.w	34007740 <HAL_RCCEx_PeriphCLKConfig+0x2114>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
3400594e:	69a3      	ldr	r3, [r4, #24]
34005950:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005954:	d004      	beq.n	34005960 <HAL_RCCEx_PeriphCLKConfig+0x334>
34005956:	f240 1183 	movw	r1, #387	@ 0x183
3400595a:	485f      	ldr	r0, [pc, #380]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
3400595c:	f7fb fec4 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
34005960:	69e3      	ldr	r3, [r4, #28]
34005962:	3b01      	subs	r3, #1
34005964:	2bff      	cmp	r3, #255	@ 0xff
34005966:	d904      	bls.n	34005972 <HAL_RCCEx_PeriphCLKConfig+0x346>
34005968:	f44f 71c2 	mov.w	r1, #388	@ 0x184
3400596c:	485a      	ldr	r0, [pc, #360]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
3400596e:	f7fb febb 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
34005972:	4a5a      	ldr	r2, [pc, #360]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
34005974:	69e1      	ldr	r1, [r4, #28]
34005976:	f8d2 30cc 	ldr.w	r3, [r2, #204]	@ 0xcc
3400597a:	69a0      	ldr	r0, [r4, #24]
3400597c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005980:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005984:	3901      	subs	r1, #1
34005986:	4303      	orrs	r3, r0
34005988:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400598c:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
34005990:	2304      	movs	r3, #4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34005992:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34005996:	f8d4 00b4 	ldr.w	r0, [r4, #180]	@ 0xb4
3400599a:	f7ff fd63 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
3400599e:	6823      	ldr	r3, [r4, #0]
340059a0:	051b      	lsls	r3, r3, #20
340059a2:	d53c      	bpl.n	34005a1e <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));
340059a4:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
340059a8:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
340059ac:	d004      	beq.n	340059b8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
340059ae:	f240 11ab 	movw	r1, #427	@ 0x1ab
340059b2:	4849      	ldr	r0, [pc, #292]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340059b4:	f7fb fe98 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC3)
340059b8:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
340059bc:	2b20      	cmp	r3, #32
340059be:	f041 86ff 	bne.w	340077c0 <HAL_RCCEx_PeriphCLKConfig+0x2194>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC3].ClockSelection));
340059c2:	69a3      	ldr	r3, [r4, #24]
340059c4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340059c8:	d004      	beq.n	340059d4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
340059ca:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
340059ce:	4842      	ldr	r0, [pc, #264]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340059d0:	f7fb fe8a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC3].ClockDivider));
340059d4:	69e3      	ldr	r3, [r4, #28]
340059d6:	3b01      	subs	r3, #1
340059d8:	2bff      	cmp	r3, #255	@ 0xff
340059da:	d904      	bls.n	340059e6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
340059dc:	f240 11b1 	movw	r1, #433	@ 0x1b1
340059e0:	483d      	ldr	r0, [pc, #244]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
340059e2:	f7fb fe81 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL | RCC_IC3CFGR_IC3INT,
340059e6:	4a3d      	ldr	r2, [pc, #244]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
340059e8:	69e1      	ldr	r1, [r4, #28]
340059ea:	f8d2 30cc 	ldr.w	r3, [r2, #204]	@ 0xcc
340059ee:	69a0      	ldr	r0, [r4, #24]
340059f0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340059f4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340059f8:	3901      	subs	r1, #1
340059fa:	4303      	orrs	r3, r0
340059fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005a00:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC3ENS);
34005a04:	2304      	movs	r3, #4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34005a06:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FMCSEL, ClkSource);
34005a0a:	4a34      	ldr	r2, [pc, #208]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
34005a0c:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
34005a10:	f8d2 314c 	ldr.w	r3, [r2, #332]	@ 0x14c
34005a14:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
34005a18:	430b      	orrs	r3, r1
34005a1a:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
34005a1e:	6823      	ldr	r3, [r4, #0]
34005a20:	005e      	lsls	r6, r3, #1
34005a22:	d539      	bpl.n	34005a98 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
34005a24:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
34005a28:	4a33      	ldr	r2, [pc, #204]	@ (34005af8 <HAL_RCCEx_PeriphCLKConfig+0x4cc>)
34005a2a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
34005a2e:	4293      	cmp	r3, r2
34005a30:	d004      	beq.n	34005a3c <HAL_RCCEx_PeriphCLKConfig+0x410>
34005a32:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
34005a36:	4828      	ldr	r0, [pc, #160]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
34005a38:	f7fb fe56 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC4)
34005a3c:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
34005a40:	4a2e      	ldr	r2, [pc, #184]	@ (34005afc <HAL_RCCEx_PeriphCLKConfig+0x4d0>)
34005a42:	4293      	cmp	r3, r2
34005a44:	f041 86ea 	bne.w	3400781c <HAL_RCCEx_PeriphCLKConfig+0x21f0>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
34005a48:	6a23      	ldr	r3, [r4, #32]
34005a4a:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005a4e:	d004      	beq.n	34005a5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
34005a50:	f240 11dd 	movw	r1, #477	@ 0x1dd
34005a54:	4820      	ldr	r0, [pc, #128]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
34005a56:	f7fb fe47 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
34005a5a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34005a5c:	3b01      	subs	r3, #1
34005a5e:	2bff      	cmp	r3, #255	@ 0xff
34005a60:	d904      	bls.n	34005a6c <HAL_RCCEx_PeriphCLKConfig+0x440>
34005a62:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
34005a66:	481c      	ldr	r0, [pc, #112]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
34005a68:	f7fb fe3e 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34005a6c:	4a1b      	ldr	r2, [pc, #108]	@ (34005adc <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
34005a6e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
34005a70:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
34005a74:	6a20      	ldr	r0, [r4, #32]
34005a76:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005a7a:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005a7e:	3901      	subs	r1, #1
34005a80:	4303      	orrs	r3, r0
34005a82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005a86:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34005a8a:	2308      	movs	r3, #8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34005a8c:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34005a90:	f8d4 012c 	ldr.w	r0, [r4, #300]	@ 0x12c
34005a94:	f7ff fce6 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
34005a98:	6823      	ldr	r3, [r4, #0]
34005a9a:	2b00      	cmp	r3, #0
34005a9c:	da53      	bge.n	34005b46 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
34005a9e:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
34005aa2:	4a17      	ldr	r2, [pc, #92]	@ (34005b00 <HAL_RCCEx_PeriphCLKConfig+0x4d4>)
34005aa4:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
34005aa8:	4293      	cmp	r3, r2
34005aaa:	d004      	beq.n	34005ab6 <HAL_RCCEx_PeriphCLKConfig+0x48a>
34005aac:	f240 2105 	movw	r1, #517	@ 0x205
34005ab0:	4809      	ldr	r0, [pc, #36]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
34005ab2:	f7fb fe19 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC4)
34005ab6:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
34005aba:	4a12      	ldr	r2, [pc, #72]	@ (34005b04 <HAL_RCCEx_PeriphCLKConfig+0x4d8>)
34005abc:	4293      	cmp	r3, r2
34005abe:	f041 86dd 	bne.w	3400787c <HAL_RCCEx_PeriphCLKConfig+0x2250>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
34005ac2:	6a23      	ldr	r3, [r4, #32]
34005ac4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005ac8:	d01e      	beq.n	34005b08 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
34005aca:	f240 210a 	movw	r1, #522	@ 0x20a
34005ace:	4802      	ldr	r0, [pc, #8]	@ (34005ad8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
34005ad0:	f7fb fe0a 	bl	340016e8 <assert_failed>
34005ad4:	e018      	b.n	34005b08 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
34005ad6:	bf00      	nop
34005ad8:	34011191 	.word	0x34011191
34005adc:	56028000 	.word	0x56028000
34005ae0:	03000014 	.word	0x03000014
34005ae4:	03020014 	.word	0x03020014
34005ae8:	03000414 	.word	0x03000414
34005aec:	03020414 	.word	0x03020414
34005af0:	03000814 	.word	0x03000814
34005af4:	03020814 	.word	0x03020814
34005af8:	0300001c 	.word	0x0300001c
34005afc:	0302001c 	.word	0x0302001c
34005b00:	0300041c 	.word	0x0300041c
34005b04:	0302041c 	.word	0x0302041c
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
34005b08:	6a63      	ldr	r3, [r4, #36]	@ 0x24
34005b0a:	3b01      	subs	r3, #1
34005b0c:	2bff      	cmp	r3, #255	@ 0xff
34005b0e:	d904      	bls.n	34005b1a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
34005b10:	f240 210b 	movw	r1, #523	@ 0x20b
34005b14:	48c4      	ldr	r0, [pc, #784]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005b16:	f7fb fde7 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
34005b1a:	4ac4      	ldr	r2, [pc, #784]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005b1c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
34005b1e:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
34005b22:	6a20      	ldr	r0, [r4, #32]
34005b24:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005b28:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005b2c:	3901      	subs	r1, #1
34005b2e:	4303      	orrs	r3, r0
34005b30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005b34:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34005b38:	2308      	movs	r3, #8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34005b3a:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34005b3e:	f8d4 0130 	ldr.w	r0, [r4, #304]	@ 0x130
34005b42:	f7ff fc8f 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
34005b46:	6823      	ldr	r3, [r4, #0]
34005b48:	07d8      	lsls	r0, r3, #31
34005b4a:	d54f      	bpl.n	34005bec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
34005b4c:	f8d4 30bc 	ldr.w	r3, [r4, #188]	@ 0xbc
34005b50:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
34005b54:	d006      	beq.n	34005b64 <HAL_RCCEx_PeriphCLKConfig+0x538>
34005b56:	2b40      	cmp	r3, #64	@ 0x40
34005b58:	d004      	beq.n	34005b64 <HAL_RCCEx_PeriphCLKConfig+0x538>
34005b5a:	f240 2132 	movw	r1, #562	@ 0x232
34005b5e:	48b2      	ldr	r0, [pc, #712]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005b60:	f7fb fdc2 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_ADCDIVIDER(PeriphClkInit->AdcDivider));
34005b64:	f8d4 30c0 	ldr.w	r3, [r4, #192]	@ 0xc0
34005b68:	3b01      	subs	r3, #1
34005b6a:	2bff      	cmp	r3, #255	@ 0xff
34005b6c:	d904      	bls.n	34005b78 <HAL_RCCEx_PeriphCLKConfig+0x54c>
34005b6e:	f240 2133 	movw	r1, #563	@ 0x233
34005b72:	48ad      	ldr	r0, [pc, #692]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005b74:	f7fb fdb8 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC7)
34005b78:	f8d4 30bc 	ldr.w	r3, [r4, #188]	@ 0xbc
34005b7c:	2b20      	cmp	r3, #32
34005b7e:	f041 86ad 	bne.w	340078dc <HAL_RCCEx_PeriphCLKConfig+0x22b0>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
34005b82:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
34005b84:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005b88:	d004      	beq.n	34005b94 <HAL_RCCEx_PeriphCLKConfig+0x568>
34005b8a:	f44f 710e 	mov.w	r1, #568	@ 0x238
34005b8e:	48a6      	ldr	r0, [pc, #664]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005b90:	f7fb fdaa 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
34005b94:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
34005b96:	3b01      	subs	r3, #1
34005b98:	2bff      	cmp	r3, #255	@ 0xff
34005b9a:	d904      	bls.n	34005ba6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
34005b9c:	f240 2139 	movw	r1, #569	@ 0x239
34005ba0:	48a1      	ldr	r0, [pc, #644]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005ba2:	f7fb fda1 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34005ba6:	4aa1      	ldr	r2, [pc, #644]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005ba8:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
34005baa:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
34005bae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
34005bb0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005bb4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005bb8:	3901      	subs	r1, #1
34005bba:	4303      	orrs	r3, r0
34005bbc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005bc0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
34005bc4:	2340      	movs	r3, #64	@ 0x40
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34005bc6:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
    MODIFY_REG(RCC->CCIPR1, (RCC_CCIPR1_ADCPRE | RCC_CCIPR1_ADC12SEL), \
34005bca:	4998      	ldr	r1, [pc, #608]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005bcc:	f8d4 20c0 	ldr.w	r2, [r4, #192]	@ 0xc0
34005bd0:	f8d1 3144 	ldr.w	r3, [r1, #324]	@ 0x144
34005bd4:	f8d4 00bc 	ldr.w	r0, [r4, #188]	@ 0xbc
34005bd8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
34005bdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
34005be0:	3a01      	subs	r2, #1
34005be2:	4303      	orrs	r3, r0
34005be4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
34005be8:	f8c1 3144 	str.w	r3, [r1, #324]	@ 0x144
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
34005bec:	6823      	ldr	r3, [r4, #0]
34005bee:	0799      	lsls	r1, r3, #30
34005bf0:	d53b      	bpl.n	34005c6a <HAL_RCCEx_PeriphCLKConfig+0x63e>
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));
34005bf2:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
34005bf6:	2b07      	cmp	r3, #7
34005bf8:	d904      	bls.n	34005c04 <HAL_RCCEx_PeriphCLKConfig+0x5d8>
34005bfa:	f240 2161 	movw	r1, #609	@ 0x261
34005bfe:	488a      	ldr	r0, [pc, #552]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005c00:	f7fb fd72 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC7)
34005c04:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
34005c08:	2b02      	cmp	r3, #2
34005c0a:	f041 8695 	bne.w	34007938 <HAL_RCCEx_PeriphCLKConfig+0x230c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
34005c0e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
34005c10:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005c14:	d004      	beq.n	34005c20 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
34005c16:	f240 2166 	movw	r1, #614	@ 0x266
34005c1a:	4883      	ldr	r0, [pc, #524]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005c1c:	f7fb fd64 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
34005c20:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
34005c22:	3b01      	subs	r3, #1
34005c24:	2bff      	cmp	r3, #255	@ 0xff
34005c26:	d904      	bls.n	34005c32 <HAL_RCCEx_PeriphCLKConfig+0x606>
34005c28:	f240 2167 	movw	r1, #615	@ 0x267
34005c2c:	487e      	ldr	r0, [pc, #504]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005c2e:	f7fb fd5b 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34005c32:	4a7e      	ldr	r2, [pc, #504]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005c34:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
34005c36:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
34005c3a:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
34005c3c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005c40:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005c44:	3901      	subs	r1, #1
34005c46:	4303      	orrs	r3, r0
34005c48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005c4c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
34005c50:	2340      	movs	r3, #64	@ 0x40
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34005c52:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL, ClkSource);
34005c56:	4a75      	ldr	r2, [pc, #468]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005c58:	f8d4 10c4 	ldr.w	r1, [r4, #196]	@ 0xc4
34005c5c:	f8d2 3144 	ldr.w	r3, [r2, #324]	@ 0x144
34005c60:	f023 0307 	bic.w	r3, r3, #7
34005c64:	430b      	orrs	r3, r1
34005c66:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CSI) == RCC_PERIPHCLK_CSI)
34005c6a:	6823      	ldr	r3, [r4, #0]
34005c6c:	071a      	lsls	r2, r3, #28
34005c6e:	d528      	bpl.n	34005cc2 <HAL_RCCEx_PeriphCLKConfig+0x696>
    assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC18].ClockSelection));
34005c70:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
34005c74:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005c78:	d004      	beq.n	34005c84 <HAL_RCCEx_PeriphCLKConfig+0x658>
34005c7a:	f240 218e 	movw	r1, #654	@ 0x28e
34005c7e:	486a      	ldr	r0, [pc, #424]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005c80:	f7fb fd32 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC18].ClockDivider));
34005c84:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
34005c88:	3b01      	subs	r3, #1
34005c8a:	2bff      	cmp	r3, #255	@ 0xff
34005c8c:	d904      	bls.n	34005c98 <HAL_RCCEx_PeriphCLKConfig+0x66c>
34005c8e:	f240 218f 	movw	r1, #655	@ 0x28f
34005c92:	4865      	ldr	r0, [pc, #404]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005c94:	f7fb fd28 	bl	340016e8 <assert_failed>
    MODIFY_REG(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL | RCC_IC18CFGR_IC18INT,
34005c98:	4a64      	ldr	r2, [pc, #400]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005c9a:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
34005c9e:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
34005ca2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
34005ca6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005caa:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005cae:	3901      	subs	r1, #1
34005cb0:	4303      	orrs	r3, r0
34005cb2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005cb6:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC18ENS);
34005cba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
34005cbe:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_DCMIPP) == RCC_PERIPHCLK_DCMIPP)
34005cc2:	6823      	ldr	r3, [r4, #0]
34005cc4:	06db      	lsls	r3, r3, #27
34005cc6:	d542      	bpl.n	34005d4e <HAL_RCCEx_PeriphCLKConfig+0x722>
    assert_param(IS_RCC_DCMIPPCLKSOURCE(PeriphClkInit->DcmippClockSelection));
34005cc8:	f8d4 30c8 	ldr.w	r3, [r4, #200]	@ 0xc8
34005ccc:	f433 1340 	bics.w	r3, r3, #3145728	@ 0x300000
34005cd0:	d004      	beq.n	34005cdc <HAL_RCCEx_PeriphCLKConfig+0x6b0>
34005cd2:	f240 219d 	movw	r1, #669	@ 0x29d
34005cd6:	4854      	ldr	r0, [pc, #336]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005cd8:	f7fb fd06 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_IC17)
34005cdc:	f8d4 30c8 	ldr.w	r3, [r4, #200]	@ 0xc8
34005ce0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34005ce4:	f041 8656 	bne.w	34007994 <HAL_RCCEx_PeriphCLKConfig+0x2368>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC17].ClockSelection));
34005ce8:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
34005cec:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005cf0:	d004      	beq.n	34005cfc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
34005cf2:	f240 21a2 	movw	r1, #674	@ 0x2a2
34005cf6:	484c      	ldr	r0, [pc, #304]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005cf8:	f7fb fcf6 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC17].ClockDivider));
34005cfc:	f8d4 308c 	ldr.w	r3, [r4, #140]	@ 0x8c
34005d00:	3b01      	subs	r3, #1
34005d02:	2bff      	cmp	r3, #255	@ 0xff
34005d04:	d904      	bls.n	34005d10 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
34005d06:	f240 21a3 	movw	r1, #675	@ 0x2a3
34005d0a:	4847      	ldr	r0, [pc, #284]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005d0c:	f7fb fcec 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL | RCC_IC17CFGR_IC17INT,
34005d10:	4a46      	ldr	r2, [pc, #280]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005d12:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
34005d16:	f8d2 3104 	ldr.w	r3, [r2, #260]	@ 0x104
34005d1a:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
34005d1e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005d22:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005d26:	3901      	subs	r1, #1
34005d28:	4303      	orrs	r3, r0
34005d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005d2e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC17ENS);
34005d32:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
34005d36:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL, ClkSource);
34005d3a:	4a3c      	ldr	r2, [pc, #240]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005d3c:	f8d4 10c8 	ldr.w	r1, [r4, #200]	@ 0xc8
34005d40:	f8d2 3144 	ldr.w	r3, [r2, #324]	@ 0x144
34005d44:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
34005d48:	430b      	orrs	r3, r1
34005d4a:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1) == RCC_PERIPHCLK_ETH1)
34005d4e:	6823      	ldr	r3, [r4, #0]
34005d50:	069e      	lsls	r6, r3, #26
34005d52:	d53e      	bpl.n	34005dd2 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
    assert_param(IS_RCC_ETH1CLKSOURCE(PeriphClkInit->Eth1ClockSelection));
34005d54:	f8d4 30cc 	ldr.w	r3, [r4, #204]	@ 0xcc
34005d58:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
34005d5c:	d004      	beq.n	34005d68 <HAL_RCCEx_PeriphCLKConfig+0x73c>
34005d5e:	f240 21bd 	movw	r1, #701	@ 0x2bd
34005d62:	4831      	ldr	r0, [pc, #196]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005d64:	f7fb fcc0 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_IC12)
34005d68:	f8d4 30cc 	ldr.w	r3, [r4, #204]	@ 0xcc
34005d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34005d70:	f041 8619 	bne.w	340079a6 <HAL_RCCEx_PeriphCLKConfig+0x237a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC12].ClockSelection));
34005d74:	6e23      	ldr	r3, [r4, #96]	@ 0x60
34005d76:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005d7a:	d004      	beq.n	34005d86 <HAL_RCCEx_PeriphCLKConfig+0x75a>
34005d7c:	f240 21c2 	movw	r1, #706	@ 0x2c2
34005d80:	4829      	ldr	r0, [pc, #164]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005d82:	f7fb fcb1 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC12].ClockDivider));
34005d86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
34005d88:	3b01      	subs	r3, #1
34005d8a:	2bff      	cmp	r3, #255	@ 0xff
34005d8c:	d904      	bls.n	34005d98 <HAL_RCCEx_PeriphCLKConfig+0x76c>
34005d8e:	f240 21c3 	movw	r1, #707	@ 0x2c3
34005d92:	4825      	ldr	r0, [pc, #148]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005d94:	f7fb fca8 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL | RCC_IC12CFGR_IC12INT,
34005d98:	4a24      	ldr	r2, [pc, #144]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005d9a:	6e61      	ldr	r1, [r4, #100]	@ 0x64
34005d9c:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
34005da0:	6e20      	ldr	r0, [r4, #96]	@ 0x60
34005da2:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005da6:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005daa:	3901      	subs	r1, #1
34005dac:	4303      	orrs	r3, r0
34005dae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005db2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC12ENS);
34005db6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
34005dba:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL, ClkSource);
34005dbe:	4a1b      	ldr	r2, [pc, #108]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005dc0:	f8d4 10cc 	ldr.w	r1, [r4, #204]	@ 0xcc
34005dc4:	f8d2 3148 	ldr.w	r3, [r2, #328]	@ 0x148
34005dc8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
34005dcc:	430b      	orrs	r3, r1
34005dce:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
34005dd2:	6823      	ldr	r3, [r4, #0]
34005dd4:	0658      	lsls	r0, r3, #25
34005dd6:	d516      	bpl.n	34005e06 <HAL_RCCEx_PeriphCLKConfig+0x7da>
    assert_param(IS_RCC_ETH1PHYIF(PeriphClkInit->Eth1PhyInterfaceSelection));
34005dd8:	f8d4 30d0 	ldr.w	r3, [r4, #208]	@ 0xd0
34005ddc:	f433 3280 	bics.w	r2, r3, #65536	@ 0x10000
34005de0:	d007      	beq.n	34005df2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
34005de2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34005de6:	d004      	beq.n	34005df2 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
34005de8:	f240 21dd 	movw	r1, #733	@ 0x2dd
34005dec:	480e      	ldr	r0, [pc, #56]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005dee:	f7fb fc7b 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1SEL, Interface);
34005df2:	4a0e      	ldr	r2, [pc, #56]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005df4:	f8d4 10d0 	ldr.w	r1, [r4, #208]	@ 0xd0
34005df8:	f8d2 3148 	ldr.w	r3, [r2, #328]	@ 0x148
34005dfc:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
34005e00:	430b      	orrs	r3, r1
34005e02:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1RX) == RCC_PERIPHCLK_ETH1RX)
34005e06:	6823      	ldr	r3, [r4, #0]
34005e08:	0619      	lsls	r1, r3, #24
34005e0a:	d518      	bpl.n	34005e3e <HAL_RCCEx_PeriphCLKConfig+0x812>
    assert_param(IS_RCC_ETH1RXCLKSOURCE(PeriphClkInit->Eth1RxClockSelection));
34005e0c:	f8d4 30d4 	ldr.w	r3, [r4, #212]	@ 0xd4
34005e10:	f433 1380 	bics.w	r3, r3, #1048576	@ 0x100000
34005e14:	d004      	beq.n	34005e20 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
34005e16:	f240 21e7 	movw	r1, #743	@ 0x2e7
34005e1a:	4803      	ldr	r0, [pc, #12]	@ (34005e28 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
34005e1c:	f7fb fc64 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1REFCLKSEL, ClkSource);
34005e20:	4a02      	ldr	r2, [pc, #8]	@ (34005e2c <HAL_RCCEx_PeriphCLKConfig+0x800>)
34005e22:	f8d4 10d4 	ldr.w	r1, [r4, #212]	@ 0xd4
34005e26:	e003      	b.n	34005e30 <HAL_RCCEx_PeriphCLKConfig+0x804>
34005e28:	34011191 	.word	0x34011191
34005e2c:	56028000 	.word	0x56028000
34005e30:	f8d2 3148 	ldr.w	r3, [r2, #328]	@ 0x148
34005e34:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
34005e38:	430b      	orrs	r3, r1
34005e3a:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1TX) == RCC_PERIPHCLK_ETH1TX)
34005e3e:	6823      	ldr	r3, [r4, #0]
34005e40:	05da      	lsls	r2, r3, #23
34005e42:	d513      	bpl.n	34005e6c <HAL_RCCEx_PeriphCLKConfig+0x840>
    assert_param(IS_RCC_ETH1TXCLKSOURCE(PeriphClkInit->Eth1TxClockSelection));
34005e44:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
34005e48:	f033 7380 	bics.w	r3, r3, #16777216	@ 0x1000000
34005e4c:	d004      	beq.n	34005e58 <HAL_RCCEx_PeriphCLKConfig+0x82c>
34005e4e:	f240 21f1 	movw	r1, #753	@ 0x2f1
34005e52:	48c1      	ldr	r0, [pc, #772]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005e54:	f7fb fc48 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->CCIPR2, RCC_CCIPR2_ETH1GTXCLKSEL, ClkSource);
34005e58:	4ac0      	ldr	r2, [pc, #768]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34005e5a:	f8d4 10d8 	ldr.w	r1, [r4, #216]	@ 0xd8
34005e5e:	f8d2 3148 	ldr.w	r3, [r2, #328]	@ 0x148
34005e62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
34005e66:	430b      	orrs	r3, r1
34005e68:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PTP) == RCC_PERIPHCLK_ETH1PTP)
34005e6c:	6823      	ldr	r3, [r4, #0]
34005e6e:	059b      	lsls	r3, r3, #22
34005e70:	d54b      	bpl.n	34005f0a <HAL_RCCEx_PeriphCLKConfig+0x8de>
    assert_param(IS_RCC_ETH1PTPCLKSOURCE(PeriphClkInit->Eth1PtpClockSelection));
34005e72:	f8d4 30dc 	ldr.w	r3, [r4, #220]	@ 0xdc
34005e76:	2b03      	cmp	r3, #3
34005e78:	d904      	bls.n	34005e84 <HAL_RCCEx_PeriphCLKConfig+0x858>
34005e7a:	f240 21fb 	movw	r1, #763	@ 0x2fb
34005e7e:	48b6      	ldr	r0, [pc, #728]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005e80:	f7fb fc32 	bl	340016e8 <assert_failed>
    assert_param(IS_RCC_ETH1PTPDIVIDER(PeriphClkInit->Eth1PtpDivider));
34005e84:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
34005e88:	3b01      	subs	r3, #1
34005e8a:	2b0f      	cmp	r3, #15
34005e8c:	d904      	bls.n	34005e98 <HAL_RCCEx_PeriphCLKConfig+0x86c>
34005e8e:	f44f 713f 	mov.w	r1, #764	@ 0x2fc
34005e92:	48b1      	ldr	r0, [pc, #708]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005e94:	f7fb fc28 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_IC13)
34005e98:	f8d4 30dc 	ldr.w	r3, [r4, #220]	@ 0xdc
34005e9c:	2b02      	cmp	r3, #2
34005e9e:	f041 858b 	bne.w	340079b8 <HAL_RCCEx_PeriphCLKConfig+0x238c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC13].ClockSelection));
34005ea2:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
34005ea4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005ea8:	d004      	beq.n	34005eb4 <HAL_RCCEx_PeriphCLKConfig+0x888>
34005eaa:	f240 3101 	movw	r1, #769	@ 0x301
34005eae:	48aa      	ldr	r0, [pc, #680]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005eb0:	f7fb fc1a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC13].ClockDivider));
34005eb4:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
34005eb6:	3b01      	subs	r3, #1
34005eb8:	2bff      	cmp	r3, #255	@ 0xff
34005eba:	d904      	bls.n	34005ec6 <HAL_RCCEx_PeriphCLKConfig+0x89a>
34005ebc:	f240 3102 	movw	r1, #770	@ 0x302
34005ec0:	48a5      	ldr	r0, [pc, #660]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005ec2:	f7fb fc11 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL | RCC_IC13CFGR_IC13INT,
34005ec6:	4aa5      	ldr	r2, [pc, #660]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34005ec8:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
34005eca:	f8d2 30f4 	ldr.w	r3, [r2, #244]	@ 0xf4
34005ece:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
34005ed0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005ed4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005ed8:	3901      	subs	r1, #1
34005eda:	4303      	orrs	r3, r0
34005edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005ee0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC13ENS);
34005ee4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
34005ee8:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
    MODIFY_REG(RCC->CCIPR2, (RCC_CCIPR2_ETH1PTPDIV | RCC_CCIPR2_ETH1PTPSEL), \
34005eec:	499b      	ldr	r1, [pc, #620]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34005eee:	f8d4 20e0 	ldr.w	r2, [r4, #224]	@ 0xe0
34005ef2:	f8d1 3148 	ldr.w	r3, [r1, #328]	@ 0x148
34005ef6:	f8d4 00dc 	ldr.w	r0, [r4, #220]	@ 0xdc
34005efa:	f023 03f3 	bic.w	r3, r3, #243	@ 0xf3
34005efe:	3a01      	subs	r2, #1
34005f00:	4303      	orrs	r3, r0
34005f02:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
34005f06:	f8c1 3148 	str.w	r3, [r1, #328]	@ 0x148
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
34005f0a:	6823      	ldr	r3, [r4, #0]
34005f0c:	055e      	lsls	r6, r3, #21
34005f0e:	d540      	bpl.n	34005f92 <HAL_RCCEx_PeriphCLKConfig+0x966>
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));
34005f10:	f8d4 30e4 	ldr.w	r3, [r4, #228]	@ 0xe4
34005f14:	2b03      	cmp	r3, #3
34005f16:	d904      	bls.n	34005f22 <HAL_RCCEx_PeriphCLKConfig+0x8f6>
34005f18:	f240 311d 	movw	r1, #797	@ 0x31d
34005f1c:	488e      	ldr	r0, [pc, #568]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005f1e:	f7fb fbe3 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_IC19)
34005f22:	f8d4 30e4 	ldr.w	r3, [r4, #228]	@ 0xe4
34005f26:	2b02      	cmp	r3, #2
34005f28:	f041 854e 	bne.w	340079c8 <HAL_RCCEx_PeriphCLKConfig+0x239c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
34005f2c:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
34005f30:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005f34:	d004      	beq.n	34005f40 <HAL_RCCEx_PeriphCLKConfig+0x914>
34005f36:	f240 3122 	movw	r1, #802	@ 0x322
34005f3a:	4887      	ldr	r0, [pc, #540]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005f3c:	f7fb fbd4 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));
34005f40:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
34005f44:	3b01      	subs	r3, #1
34005f46:	2bff      	cmp	r3, #255	@ 0xff
34005f48:	d904      	bls.n	34005f54 <HAL_RCCEx_PeriphCLKConfig+0x928>
34005f4a:	f240 3123 	movw	r1, #803	@ 0x323
34005f4e:	4882      	ldr	r0, [pc, #520]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005f50:	f7fb fbca 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34005f54:	4a81      	ldr	r2, [pc, #516]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34005f56:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
34005f5a:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
34005f5e:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
34005f62:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005f66:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005f6a:	3901      	subs	r1, #1
34005f6c:	4303      	orrs	r3, r0
34005f6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34005f72:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34005f76:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
34005f7a:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL, ClkSource);
34005f7e:	4a77      	ldr	r2, [pc, #476]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34005f80:	f8d4 10e4 	ldr.w	r1, [r4, #228]	@ 0xe4
34005f84:	f8d2 314c 	ldr.w	r3, [r2, #332]	@ 0x14c
34005f88:	f023 0303 	bic.w	r3, r3, #3
34005f8c:	430b      	orrs	r3, r1
34005f8e:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
34005f92:	6823      	ldr	r3, [r4, #0]
34005f94:	04d8      	lsls	r0, r3, #19
34005f96:	d540      	bpl.n	3400601a <HAL_RCCEx_PeriphCLKConfig+0x9ee>
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
34005f98:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
34005f9c:	4a70      	ldr	r2, [pc, #448]	@ (34006160 <HAL_RCCEx_PeriphCLKConfig+0xb34>)
34005f9e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34005fa2:	4291      	cmp	r1, r2
34005fa4:	d00a      	beq.n	34005fbc <HAL_RCCEx_PeriphCLKConfig+0x990>
34005fa6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34005faa:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34005fae:	4293      	cmp	r3, r2
34005fb0:	d004      	beq.n	34005fbc <HAL_RCCEx_PeriphCLKConfig+0x990>
34005fb2:	f240 313d 	movw	r1, #829	@ 0x33d
34005fb6:	4868      	ldr	r0, [pc, #416]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005fb8:	f7fb fb96 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC10)
34005fbc:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
34005fc0:	4a68      	ldr	r2, [pc, #416]	@ (34006164 <HAL_RCCEx_PeriphCLKConfig+0xb38>)
34005fc2:	4293      	cmp	r3, r2
34005fc4:	f041 8508 	bne.w	340079d8 <HAL_RCCEx_PeriphCLKConfig+0x23ac>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
34005fc8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
34005fca:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34005fce:	d004      	beq.n	34005fda <HAL_RCCEx_PeriphCLKConfig+0x9ae>
34005fd0:	f240 3142 	movw	r1, #834	@ 0x342
34005fd4:	4860      	ldr	r0, [pc, #384]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005fd6:	f7fb fb87 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
34005fda:	6d63      	ldr	r3, [r4, #84]	@ 0x54
34005fdc:	3b01      	subs	r3, #1
34005fde:	2bff      	cmp	r3, #255	@ 0xff
34005fe0:	d904      	bls.n	34005fec <HAL_RCCEx_PeriphCLKConfig+0x9c0>
34005fe2:	f240 3143 	movw	r1, #835	@ 0x343
34005fe6:	485c      	ldr	r0, [pc, #368]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34005fe8:	f7fb fb7e 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34005fec:	4a5b      	ldr	r2, [pc, #364]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34005fee:	6d61      	ldr	r1, [r4, #84]	@ 0x54
34005ff0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
34005ff4:	6d20      	ldr	r0, [r4, #80]	@ 0x50
34005ff6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34005ffa:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34005ffe:	3901      	subs	r1, #1
34006000:	4303      	orrs	r3, r0
34006002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006006:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3400600a:	f44f 7300 	mov.w	r3, #512	@ 0x200
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
3400600e:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006012:	f8d4 00e8 	ldr.w	r0, [r4, #232]	@ 0xe8
34006016:	f7ff fa25 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
3400601a:	6823      	ldr	r3, [r4, #0]
3400601c:	0499      	lsls	r1, r3, #18
3400601e:	d540      	bpl.n	340060a2 <HAL_RCCEx_PeriphCLKConfig+0xa76>
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
34006020:	f8d4 30ec 	ldr.w	r3, [r4, #236]	@ 0xec
34006024:	4a50      	ldr	r2, [pc, #320]	@ (34006168 <HAL_RCCEx_PeriphCLKConfig+0xb3c>)
34006026:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
3400602a:	4291      	cmp	r1, r2
3400602c:	d00a      	beq.n	34006044 <HAL_RCCEx_PeriphCLKConfig+0xa18>
3400602e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006032:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006036:	4293      	cmp	r3, r2
34006038:	d004      	beq.n	34006044 <HAL_RCCEx_PeriphCLKConfig+0xa18>
3400603a:	f240 316a 	movw	r1, #874	@ 0x36a
3400603e:	4846      	ldr	r0, [pc, #280]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34006040:	f7fb fb52 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC10)
34006044:	f8d4 30ec 	ldr.w	r3, [r4, #236]	@ 0xec
34006048:	4a48      	ldr	r2, [pc, #288]	@ (3400616c <HAL_RCCEx_PeriphCLKConfig+0xb40>)
3400604a:	4293      	cmp	r3, r2
3400604c:	f041 84f5 	bne.w	34007a3a <HAL_RCCEx_PeriphCLKConfig+0x240e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
34006050:	6d23      	ldr	r3, [r4, #80]	@ 0x50
34006052:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006056:	d004      	beq.n	34006062 <HAL_RCCEx_PeriphCLKConfig+0xa36>
34006058:	f240 316f 	movw	r1, #879	@ 0x36f
3400605c:	483e      	ldr	r0, [pc, #248]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
3400605e:	f7fb fb43 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
34006062:	6d63      	ldr	r3, [r4, #84]	@ 0x54
34006064:	3b01      	subs	r3, #1
34006066:	2bff      	cmp	r3, #255	@ 0xff
34006068:	d904      	bls.n	34006074 <HAL_RCCEx_PeriphCLKConfig+0xa48>
3400606a:	f44f 715c 	mov.w	r1, #880	@ 0x370
3400606e:	483a      	ldr	r0, [pc, #232]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34006070:	f7fb fb3a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34006074:	4a39      	ldr	r2, [pc, #228]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
34006076:	6d61      	ldr	r1, [r4, #84]	@ 0x54
34006078:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
3400607c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
3400607e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006082:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006086:	3901      	subs	r1, #1
34006088:	4303      	orrs	r3, r0
3400608a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400608e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
34006092:	f44f 7300 	mov.w	r3, #512	@ 0x200
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34006096:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400609a:	f8d4 00ec 	ldr.w	r0, [r4, #236]	@ 0xec
3400609e:	f7ff f9e1 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
340060a2:	6823      	ldr	r3, [r4, #0]
340060a4:	045a      	lsls	r2, r3, #17
340060a6:	d540      	bpl.n	3400612a <HAL_RCCEx_PeriphCLKConfig+0xafe>
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
340060a8:	f8d4 30f0 	ldr.w	r3, [r4, #240]	@ 0xf0
340060ac:	4a30      	ldr	r2, [pc, #192]	@ (34006170 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
340060ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340060b2:	4291      	cmp	r1, r2
340060b4:	d00a      	beq.n	340060cc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
340060b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
340060ba:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340060be:	4293      	cmp	r3, r2
340060c0:	d004      	beq.n	340060cc <HAL_RCCEx_PeriphCLKConfig+0xaa0>
340060c2:	f240 3197 	movw	r1, #919	@ 0x397
340060c6:	4824      	ldr	r0, [pc, #144]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
340060c8:	f7fb fb0e 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC10)
340060cc:	f8d4 30f0 	ldr.w	r3, [r4, #240]	@ 0xf0
340060d0:	4a28      	ldr	r2, [pc, #160]	@ (34006174 <HAL_RCCEx_PeriphCLKConfig+0xb48>)
340060d2:	4293      	cmp	r3, r2
340060d4:	f041 84f6 	bne.w	34007ac4 <HAL_RCCEx_PeriphCLKConfig+0x2498>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
340060d8:	6d23      	ldr	r3, [r4, #80]	@ 0x50
340060da:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340060de:	d004      	beq.n	340060ea <HAL_RCCEx_PeriphCLKConfig+0xabe>
340060e0:	f44f 7167 	mov.w	r1, #924	@ 0x39c
340060e4:	481c      	ldr	r0, [pc, #112]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
340060e6:	f7fb faff 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
340060ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
340060ec:	3b01      	subs	r3, #1
340060ee:	2bff      	cmp	r3, #255	@ 0xff
340060f0:	d904      	bls.n	340060fc <HAL_RCCEx_PeriphCLKConfig+0xad0>
340060f2:	f240 319d 	movw	r1, #925	@ 0x39d
340060f6:	4818      	ldr	r0, [pc, #96]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
340060f8:	f7fb faf6 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
340060fc:	4a17      	ldr	r2, [pc, #92]	@ (3400615c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
340060fe:	6d61      	ldr	r1, [r4, #84]	@ 0x54
34006100:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
34006104:	6d20      	ldr	r0, [r4, #80]	@ 0x50
34006106:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400610a:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400610e:	3901      	subs	r1, #1
34006110:	4303      	orrs	r3, r0
34006112:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006116:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3400611a:	f44f 7300 	mov.w	r3, #512	@ 0x200
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
3400611e:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006122:	f8d4 00f0 	ldr.w	r0, [r4, #240]	@ 0xf0
34006126:	f7ff f99d 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
3400612a:	6823      	ldr	r3, [r4, #0]
3400612c:	041b      	lsls	r3, r3, #16
3400612e:	d554      	bpl.n	340061da <HAL_RCCEx_PeriphCLKConfig+0xbae>
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
34006130:	f8d4 30f4 	ldr.w	r3, [r4, #244]	@ 0xf4
34006134:	4a10      	ldr	r2, [pc, #64]	@ (34006178 <HAL_RCCEx_PeriphCLKConfig+0xb4c>)
34006136:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
3400613a:	4291      	cmp	r1, r2
3400613c:	d01e      	beq.n	3400617c <HAL_RCCEx_PeriphCLKConfig+0xb50>
3400613e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006142:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006146:	4293      	cmp	r3, r2
34006148:	d018      	beq.n	3400617c <HAL_RCCEx_PeriphCLKConfig+0xb50>
3400614a:	f44f 7171 	mov.w	r1, #964	@ 0x3c4
3400614e:	4802      	ldr	r0, [pc, #8]	@ (34006158 <HAL_RCCEx_PeriphCLKConfig+0xb2c>)
34006150:	f7fb faca 	bl	340016e8 <assert_failed>
34006154:	e012      	b.n	3400617c <HAL_RCCEx_PeriphCLKConfig+0xb50>
34006156:	bf00      	nop
34006158:	34011191 	.word	0x34011191
3400615c:	56028000 	.word	0x56028000
34006160:	0700000c 	.word	0x0700000c
34006164:	0702000c 	.word	0x0702000c
34006168:	0700040c 	.word	0x0700040c
3400616c:	0702040c 	.word	0x0702040c
34006170:	0700080c 	.word	0x0700080c
34006174:	0702080c 	.word	0x0702080c
34006178:	07000c0c 	.word	0x07000c0c
    if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC10)
3400617c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	@ 0xf4
34006180:	4abd      	ldr	r2, [pc, #756]	@ (34006478 <HAL_RCCEx_PeriphCLKConfig+0xe4c>)
34006182:	4293      	cmp	r3, r2
34006184:	f041 84cf 	bne.w	34007b26 <HAL_RCCEx_PeriphCLKConfig+0x24fa>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
34006188:	6d23      	ldr	r3, [r4, #80]	@ 0x50
3400618a:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400618e:	d004      	beq.n	3400619a <HAL_RCCEx_PeriphCLKConfig+0xb6e>
34006190:	f240 31c9 	movw	r1, #969	@ 0x3c9
34006194:	48b9      	ldr	r0, [pc, #740]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006196:	f7fb faa7 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
3400619a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
3400619c:	3b01      	subs	r3, #1
3400619e:	2bff      	cmp	r3, #255	@ 0xff
340061a0:	d904      	bls.n	340061ac <HAL_RCCEx_PeriphCLKConfig+0xb80>
340061a2:	f240 31ca 	movw	r1, #970	@ 0x3ca
340061a6:	48b5      	ldr	r0, [pc, #724]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
340061a8:	f7fb fa9e 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
340061ac:	4ab4      	ldr	r2, [pc, #720]	@ (34006480 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
340061ae:	6d61      	ldr	r1, [r4, #84]	@ 0x54
340061b0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
340061b4:	6d20      	ldr	r0, [r4, #80]	@ 0x50
340061b6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340061ba:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340061be:	3901      	subs	r1, #1
340061c0:	4303      	orrs	r3, r0
340061c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340061c6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
340061ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
340061ce:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340061d2:	f8d4 00f4 	ldr.w	r0, [r4, #244]	@ 0xf4
340061d6:	f7ff f945 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
340061da:	6823      	ldr	r3, [r4, #0]
340061dc:	03de      	lsls	r6, r3, #15
340061de:	d540      	bpl.n	34006262 <HAL_RCCEx_PeriphCLKConfig+0xc36>
    assert_param(IS_RCC_I3C1CLKSOURCE(PeriphClkInit->I3c1ClockSelection));
340061e0:	f8d4 30f8 	ldr.w	r3, [r4, #248]	@ 0xf8
340061e4:	4aa7      	ldr	r2, [pc, #668]	@ (34006484 <HAL_RCCEx_PeriphCLKConfig+0xe58>)
340061e6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340061ea:	4291      	cmp	r1, r2
340061ec:	d00a      	beq.n	34006204 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
340061ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
340061f2:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340061f6:	4293      	cmp	r3, r2
340061f8:	d004      	beq.n	34006204 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
340061fa:	f240 31f1 	movw	r1, #1009	@ 0x3f1
340061fe:	489f      	ldr	r0, [pc, #636]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006200:	f7fb fa72 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC10)
34006204:	f8d4 30f8 	ldr.w	r3, [r4, #248]	@ 0xf8
34006208:	4a9f      	ldr	r2, [pc, #636]	@ (34006488 <HAL_RCCEx_PeriphCLKConfig+0xe5c>)
3400620a:	4293      	cmp	r3, r2
3400620c:	f041 84bc 	bne.w	34007b88 <HAL_RCCEx_PeriphCLKConfig+0x255c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
34006210:	6d23      	ldr	r3, [r4, #80]	@ 0x50
34006212:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006216:	d004      	beq.n	34006222 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
34006218:	f240 31f6 	movw	r1, #1014	@ 0x3f6
3400621c:	4897      	ldr	r0, [pc, #604]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
3400621e:	f7fb fa63 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
34006222:	6d63      	ldr	r3, [r4, #84]	@ 0x54
34006224:	3b01      	subs	r3, #1
34006226:	2bff      	cmp	r3, #255	@ 0xff
34006228:	d904      	bls.n	34006234 <HAL_RCCEx_PeriphCLKConfig+0xc08>
3400622a:	f240 31f7 	movw	r1, #1015	@ 0x3f7
3400622e:	4893      	ldr	r0, [pc, #588]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006230:	f7fb fa5a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34006234:	4a92      	ldr	r2, [pc, #584]	@ (34006480 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
34006236:	6d61      	ldr	r1, [r4, #84]	@ 0x54
34006238:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
3400623c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
3400623e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006242:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006246:	3901      	subs	r1, #1
34006248:	4303      	orrs	r3, r0
3400624a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400624e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
34006252:	f44f 7300 	mov.w	r3, #512	@ 0x200
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34006256:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400625a:	f8d4 00f8 	ldr.w	r0, [r4, #248]	@ 0xf8
3400625e:	f7ff f901 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
34006262:	6823      	ldr	r3, [r4, #0]
34006264:	0398      	lsls	r0, r3, #14
34006266:	d540      	bpl.n	340062ea <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    assert_param(IS_RCC_I3C2CLKSOURCE(PeriphClkInit->I3c2ClockSelection));
34006268:	f8d4 30fc 	ldr.w	r3, [r4, #252]	@ 0xfc
3400626c:	4a87      	ldr	r2, [pc, #540]	@ (3400648c <HAL_RCCEx_PeriphCLKConfig+0xe60>)
3400626e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006272:	4291      	cmp	r1, r2
34006274:	d00a      	beq.n	3400628c <HAL_RCCEx_PeriphCLKConfig+0xc60>
34006276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3400627a:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
3400627e:	4293      	cmp	r3, r2
34006280:	d004      	beq.n	3400628c <HAL_RCCEx_PeriphCLKConfig+0xc60>
34006282:	f240 411e 	movw	r1, #1054	@ 0x41e
34006286:	487d      	ldr	r0, [pc, #500]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006288:	f7fb fa2e 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC10)
3400628c:	f8d4 30fc 	ldr.w	r3, [r4, #252]	@ 0xfc
34006290:	4a7f      	ldr	r2, [pc, #508]	@ (34006490 <HAL_RCCEx_PeriphCLKConfig+0xe64>)
34006292:	4293      	cmp	r3, r2
34006294:	f041 84a9 	bne.w	34007bea <HAL_RCCEx_PeriphCLKConfig+0x25be>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
34006298:	6d23      	ldr	r3, [r4, #80]	@ 0x50
3400629a:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400629e:	d004      	beq.n	340062aa <HAL_RCCEx_PeriphCLKConfig+0xc7e>
340062a0:	f240 4123 	movw	r1, #1059	@ 0x423
340062a4:	4875      	ldr	r0, [pc, #468]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
340062a6:	f7fb fa1f 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
340062aa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
340062ac:	3b01      	subs	r3, #1
340062ae:	2bff      	cmp	r3, #255	@ 0xff
340062b0:	d904      	bls.n	340062bc <HAL_RCCEx_PeriphCLKConfig+0xc90>
340062b2:	f240 4124 	movw	r1, #1060	@ 0x424
340062b6:	4871      	ldr	r0, [pc, #452]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
340062b8:	f7fb fa16 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
340062bc:	4a70      	ldr	r2, [pc, #448]	@ (34006480 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
340062be:	6d61      	ldr	r1, [r4, #84]	@ 0x54
340062c0:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
340062c4:	6d20      	ldr	r0, [r4, #80]	@ 0x50
340062c6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340062ca:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340062ce:	3901      	subs	r1, #1
340062d0:	4303      	orrs	r3, r0
340062d2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340062d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
340062da:	f44f 7300 	mov.w	r3, #512	@ 0x200
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
340062de:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340062e2:	f8d4 00fc 	ldr.w	r0, [r4, #252]	@ 0xfc
340062e6:	f7ff f8bd 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
340062ea:	6823      	ldr	r3, [r4, #0]
340062ec:	0359      	lsls	r1, r3, #13
340062ee:	d540      	bpl.n	34006372 <HAL_RCCEx_PeriphCLKConfig+0xd46>
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
340062f0:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
340062f4:	4a67      	ldr	r2, [pc, #412]	@ (34006494 <HAL_RCCEx_PeriphCLKConfig+0xe68>)
340062f6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340062fa:	4291      	cmp	r1, r2
340062fc:	d00a      	beq.n	34006314 <HAL_RCCEx_PeriphCLKConfig+0xce8>
340062fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006302:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006306:	4293      	cmp	r3, r2
34006308:	d004      	beq.n	34006314 <HAL_RCCEx_PeriphCLKConfig+0xce8>
3400630a:	f240 414b 	movw	r1, #1099	@ 0x44b
3400630e:	485b      	ldr	r0, [pc, #364]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006310:	f7fb f9ea 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_IC15)
34006314:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
34006318:	4a5f      	ldr	r2, [pc, #380]	@ (34006498 <HAL_RCCEx_PeriphCLKConfig+0xe6c>)
3400631a:	4293      	cmp	r3, r2
3400631c:	f041 8496 	bne.w	34007c4c <HAL_RCCEx_PeriphCLKConfig+0x2620>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34006320:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34006322:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006326:	d004      	beq.n	34006332 <HAL_RCCEx_PeriphCLKConfig+0xd06>
34006328:	f44f 618a 	mov.w	r1, #1104	@ 0x450
3400632c:	4853      	ldr	r0, [pc, #332]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
3400632e:	f7fb f9db 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34006332:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34006334:	3b01      	subs	r3, #1
34006336:	2bff      	cmp	r3, #255	@ 0xff
34006338:	d904      	bls.n	34006344 <HAL_RCCEx_PeriphCLKConfig+0xd18>
3400633a:	f240 4151 	movw	r1, #1105	@ 0x451
3400633e:	484f      	ldr	r0, [pc, #316]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006340:	f7fb f9d2 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34006344:	4a4e      	ldr	r2, [pc, #312]	@ (34006480 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
34006346:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34006348:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
3400634c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
3400634e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006352:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006356:	3901      	subs	r1, #1
34006358:	4303      	orrs	r3, r0
3400635a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400635e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34006362:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34006366:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400636a:	f8d4 0100 	ldr.w	r0, [r4, #256]	@ 0x100
3400636e:	f7ff f879 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
34006372:	6823      	ldr	r3, [r4, #0]
34006374:	031a      	lsls	r2, r3, #12
34006376:	d540      	bpl.n	340063fa <HAL_RCCEx_PeriphCLKConfig+0xdce>
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
34006378:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
3400637c:	4a47      	ldr	r2, [pc, #284]	@ (3400649c <HAL_RCCEx_PeriphCLKConfig+0xe70>)
3400637e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006382:	4291      	cmp	r1, r2
34006384:	d00a      	beq.n	3400639c <HAL_RCCEx_PeriphCLKConfig+0xd70>
34006386:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3400638a:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
3400638e:	4293      	cmp	r3, r2
34006390:	d004      	beq.n	3400639c <HAL_RCCEx_PeriphCLKConfig+0xd70>
34006392:	f240 416b 	movw	r1, #1131	@ 0x46b
34006396:	4839      	ldr	r0, [pc, #228]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006398:	f7fb f9a6 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_IC15)
3400639c:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
340063a0:	4a3f      	ldr	r2, [pc, #252]	@ (340064a0 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
340063a2:	4293      	cmp	r3, r2
340063a4:	f041 845b 	bne.w	34007c5e <HAL_RCCEx_PeriphCLKConfig+0x2632>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
340063a8:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
340063aa:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340063ae:	d004      	beq.n	340063ba <HAL_RCCEx_PeriphCLKConfig+0xd8e>
340063b0:	f44f 618e 	mov.w	r1, #1136	@ 0x470
340063b4:	4831      	ldr	r0, [pc, #196]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
340063b6:	f7fb f997 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340063ba:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
340063bc:	3b01      	subs	r3, #1
340063be:	2bff      	cmp	r3, #255	@ 0xff
340063c0:	d904      	bls.n	340063cc <HAL_RCCEx_PeriphCLKConfig+0xda0>
340063c2:	f240 4171 	movw	r1, #1137	@ 0x471
340063c6:	482d      	ldr	r0, [pc, #180]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
340063c8:	f7fb f98e 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
340063cc:	4a2c      	ldr	r2, [pc, #176]	@ (34006480 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
340063ce:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
340063d0:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
340063d4:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
340063d6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340063da:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340063de:	3901      	subs	r1, #1
340063e0:	4303      	orrs	r3, r0
340063e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340063e6:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
340063ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
340063ee:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340063f2:	f8d4 0104 	ldr.w	r0, [r4, #260]	@ 0x104
340063f6:	f7ff f835 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
340063fa:	6823      	ldr	r3, [r4, #0]
340063fc:	02db      	lsls	r3, r3, #11
340063fe:	d55b      	bpl.n	340064b8 <HAL_RCCEx_PeriphCLKConfig+0xe8c>
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
34006400:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
34006404:	4a27      	ldr	r2, [pc, #156]	@ (340064a4 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
34006406:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
3400640a:	4291      	cmp	r1, r2
3400640c:	d00a      	beq.n	34006424 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
3400640e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006412:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006416:	4293      	cmp	r3, r2
34006418:	d004      	beq.n	34006424 <HAL_RCCEx_PeriphCLKConfig+0xdf8>
3400641a:	f240 418b 	movw	r1, #1163	@ 0x48b
3400641e:	4817      	ldr	r0, [pc, #92]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006420:	f7fb f962 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_IC15)
34006424:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
34006428:	4a1f      	ldr	r2, [pc, #124]	@ (340064a8 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
3400642a:	4293      	cmp	r3, r2
3400642c:	f041 8420 	bne.w	34007c70 <HAL_RCCEx_PeriphCLKConfig+0x2644>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34006430:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34006432:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006436:	d004      	beq.n	34006442 <HAL_RCCEx_PeriphCLKConfig+0xe16>
34006438:	f44f 6192 	mov.w	r1, #1168	@ 0x490
3400643c:	480f      	ldr	r0, [pc, #60]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
3400643e:	f7fb f953 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34006442:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34006444:	3b01      	subs	r3, #1
34006446:	2bff      	cmp	r3, #255	@ 0xff
34006448:	d904      	bls.n	34006454 <HAL_RCCEx_PeriphCLKConfig+0xe28>
3400644a:	f240 4191 	movw	r1, #1169	@ 0x491
3400644e:	480b      	ldr	r0, [pc, #44]	@ (3400647c <HAL_RCCEx_PeriphCLKConfig+0xe50>)
34006450:	f7fb f94a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34006454:	4a0a      	ldr	r2, [pc, #40]	@ (34006480 <HAL_RCCEx_PeriphCLKConfig+0xe54>)
34006456:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34006458:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
3400645c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
3400645e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006462:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006466:	3901      	subs	r1, #1
34006468:	4303      	orrs	r3, r0
3400646a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400646e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34006472:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34006476:	e019      	b.n	340064ac <HAL_RCCEx_PeriphCLKConfig+0xe80>
34006478:	07020c0c 	.word	0x07020c0c
3400647c:	34011191 	.word	0x34011191
34006480:	56028000 	.word	0x56028000
34006484:	0700100c 	.word	0x0700100c
34006488:	0702100c 	.word	0x0702100c
3400648c:	0700140c 	.word	0x0700140c
34006490:	0702140c 	.word	0x0702140c
34006494:	0700082c 	.word	0x0700082c
34006498:	0702082c 	.word	0x0702082c
3400649c:	07000c2c 	.word	0x07000c2c
340064a0:	07020c2c 	.word	0x07020c2c
340064a4:	0700102c 	.word	0x0700102c
340064a8:	0702102c 	.word	0x0702102c
340064ac:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340064b0:	f8d4 0108 	ldr.w	r0, [r4, #264]	@ 0x108
340064b4:	f7fe ffd6 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
340064b8:	6823      	ldr	r3, [r4, #0]
340064ba:	029e      	lsls	r6, r3, #10
340064bc:	d540      	bpl.n	34006540 <HAL_RCCEx_PeriphCLKConfig+0xf14>
    assert_param(IS_RCC_LPTIM4CLKSOURCE(PeriphClkInit->Lptim4ClockSelection));
340064be:	f8d4 310c 	ldr.w	r3, [r4, #268]	@ 0x10c
340064c2:	4ac2      	ldr	r2, [pc, #776]	@ (340067cc <HAL_RCCEx_PeriphCLKConfig+0x11a0>)
340064c4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340064c8:	4291      	cmp	r1, r2
340064ca:	d00a      	beq.n	340064e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
340064cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
340064d0:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340064d4:	4293      	cmp	r3, r2
340064d6:	d004      	beq.n	340064e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
340064d8:	f240 41ab 	movw	r1, #1195	@ 0x4ab
340064dc:	48bc      	ldr	r0, [pc, #752]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
340064de:	f7fb f903 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_IC15)
340064e2:	f8d4 310c 	ldr.w	r3, [r4, #268]	@ 0x10c
340064e6:	4abb      	ldr	r2, [pc, #748]	@ (340067d4 <HAL_RCCEx_PeriphCLKConfig+0x11a8>)
340064e8:	4293      	cmp	r3, r2
340064ea:	f041 83ca 	bne.w	34007c82 <HAL_RCCEx_PeriphCLKConfig+0x2656>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
340064ee:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
340064f0:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340064f4:	d004      	beq.n	34006500 <HAL_RCCEx_PeriphCLKConfig+0xed4>
340064f6:	f44f 6196 	mov.w	r1, #1200	@ 0x4b0
340064fa:	48b5      	ldr	r0, [pc, #724]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
340064fc:	f7fb f8f4 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34006500:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34006502:	3b01      	subs	r3, #1
34006504:	2bff      	cmp	r3, #255	@ 0xff
34006506:	d904      	bls.n	34006512 <HAL_RCCEx_PeriphCLKConfig+0xee6>
34006508:	f240 41b1 	movw	r1, #1201	@ 0x4b1
3400650c:	48b0      	ldr	r0, [pc, #704]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
3400650e:	f7fb f8eb 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34006512:	4ab1      	ldr	r2, [pc, #708]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
34006514:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34006516:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
3400651a:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
3400651c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006520:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006524:	3901      	subs	r1, #1
34006526:	4303      	orrs	r3, r0
34006528:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400652c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34006530:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34006534:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006538:	f8d4 010c 	ldr.w	r0, [r4, #268]	@ 0x10c
3400653c:	f7fe ff92 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
34006540:	6823      	ldr	r3, [r4, #0]
34006542:	0258      	lsls	r0, r3, #9
34006544:	d540      	bpl.n	340065c8 <HAL_RCCEx_PeriphCLKConfig+0xf9c>
    assert_param(IS_RCC_LPTIM5CLKSOURCE(PeriphClkInit->Lptim5ClockSelection));
34006546:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
3400654a:	4aa4      	ldr	r2, [pc, #656]	@ (340067dc <HAL_RCCEx_PeriphCLKConfig+0x11b0>)
3400654c:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006550:	4291      	cmp	r1, r2
34006552:	d00a      	beq.n	3400656a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
34006554:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
34006558:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
3400655c:	4293      	cmp	r3, r2
3400655e:	d004      	beq.n	3400656a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
34006560:	f240 41cb 	movw	r1, #1227	@ 0x4cb
34006564:	489a      	ldr	r0, [pc, #616]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006566:	f7fb f8bf 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_IC15)
3400656a:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
3400656e:	4a9c      	ldr	r2, [pc, #624]	@ (340067e0 <HAL_RCCEx_PeriphCLKConfig+0x11b4>)
34006570:	4293      	cmp	r3, r2
34006572:	f041 838f 	bne.w	34007c94 <HAL_RCCEx_PeriphCLKConfig+0x2668>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34006576:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34006578:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400657c:	d004      	beq.n	34006588 <HAL_RCCEx_PeriphCLKConfig+0xf5c>
3400657e:	f44f 619a 	mov.w	r1, #1232	@ 0x4d0
34006582:	4893      	ldr	r0, [pc, #588]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006584:	f7fb f8b0 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34006588:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
3400658a:	3b01      	subs	r3, #1
3400658c:	2bff      	cmp	r3, #255	@ 0xff
3400658e:	d904      	bls.n	3400659a <HAL_RCCEx_PeriphCLKConfig+0xf6e>
34006590:	f240 41d1 	movw	r1, #1233	@ 0x4d1
34006594:	488e      	ldr	r0, [pc, #568]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006596:	f7fb f8a7 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400659a:	4a8f      	ldr	r2, [pc, #572]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
3400659c:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
3400659e:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
340065a2:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
340065a4:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340065a8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340065ac:	3901      	subs	r1, #1
340065ae:	4303      	orrs	r3, r0
340065b0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340065b4:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
340065b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
340065bc:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340065c0:	f8d4 0110 	ldr.w	r0, [r4, #272]	@ 0x110
340065c4:	f7fe ff4e 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
340065c8:	6823      	ldr	r3, [r4, #0]
340065ca:	0219      	lsls	r1, r3, #8
340065cc:	d546      	bpl.n	3400665c <HAL_RCCEx_PeriphCLKConfig+0x1030>
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
340065ce:	f8d4 3114 	ldr.w	r3, [r4, #276]	@ 0x114
340065d2:	f433 7240 	bics.w	r2, r3, #768	@ 0x300
340065d6:	d00c      	beq.n	340065f2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
340065d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
340065dc:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
340065e0:	d007      	beq.n	340065f2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
340065e2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
340065e6:	d004      	beq.n	340065f2 <HAL_RCCEx_PeriphCLKConfig+0xfc6>
340065e8:	f240 41eb 	movw	r1, #1259	@ 0x4eb
340065ec:	4878      	ldr	r0, [pc, #480]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
340065ee:	f7fb f87b 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC9)
340065f2:	f8d4 3114 	ldr.w	r3, [r4, #276]	@ 0x114
340065f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
340065fa:	f041 8354 	bne.w	34007ca6 <HAL_RCCEx_PeriphCLKConfig+0x267a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
340065fe:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006600:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006604:	d004      	beq.n	34006610 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
34006606:	f44f 619e 	mov.w	r1, #1264	@ 0x4f0
3400660a:	4871      	ldr	r0, [pc, #452]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
3400660c:	f7fb f86c 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006610:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006612:	3b01      	subs	r3, #1
34006614:	2bff      	cmp	r3, #255	@ 0xff
34006616:	d904      	bls.n	34006622 <HAL_RCCEx_PeriphCLKConfig+0xff6>
34006618:	f240 41f1 	movw	r1, #1265	@ 0x4f1
3400661c:	486c      	ldr	r0, [pc, #432]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
3400661e:	f7fb f863 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006622:	4a6d      	ldr	r2, [pc, #436]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
34006624:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006626:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
3400662a:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
3400662c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006630:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006634:	3901      	subs	r1, #1
34006636:	4303      	orrs	r3, r0
34006638:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400663c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006640:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006644:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL, ClkSource);
34006648:	4a63      	ldr	r2, [pc, #396]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
3400664a:	f8d4 1114 	ldr.w	r1, [r4, #276]	@ 0x114
3400664e:	f8d2 3178 	ldr.w	r3, [r2, #376]	@ 0x178
34006652:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
34006656:	430b      	orrs	r3, r1
34006658:	f8c2 3178 	str.w	r3, [r2, #376]	@ 0x178
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
3400665c:	6823      	ldr	r3, [r4, #0]
3400665e:	01da      	lsls	r2, r3, #7
34006660:	d542      	bpl.n	340066e8 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
34006662:	f8d4 3118 	ldr.w	r3, [r4, #280]	@ 0x118
34006666:	f033 7340 	bics.w	r3, r3, #50331648	@ 0x3000000
3400666a:	d004      	beq.n	34006676 <HAL_RCCEx_PeriphCLKConfig+0x104a>
3400666c:	f44f 61a3 	mov.w	r1, #1304	@ 0x518
34006670:	4857      	ldr	r0, [pc, #348]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006672:	f7fb f839 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_IC16)
34006676:	f8d4 3118 	ldr.w	r3, [r4, #280]	@ 0x118
3400667a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400667e:	f041 8343 	bne.w	34007d08 <HAL_RCCEx_PeriphCLKConfig+0x26dc>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC16].ClockSelection));
34006682:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
34006686:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400668a:	d004      	beq.n	34006696 <HAL_RCCEx_PeriphCLKConfig+0x106a>
3400668c:	f240 511d 	movw	r1, #1309	@ 0x51d
34006690:	484f      	ldr	r0, [pc, #316]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006692:	f7fb f829 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC16].ClockDivider));
34006696:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
3400669a:	3b01      	subs	r3, #1
3400669c:	2bff      	cmp	r3, #255	@ 0xff
3400669e:	d904      	bls.n	340066aa <HAL_RCCEx_PeriphCLKConfig+0x107e>
340066a0:	f240 511e 	movw	r1, #1310	@ 0x51e
340066a4:	484a      	ldr	r0, [pc, #296]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
340066a6:	f7fb f81f 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL | RCC_IC16CFGR_IC16INT,
340066aa:	4a4b      	ldr	r2, [pc, #300]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
340066ac:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
340066b0:	f8d2 3100 	ldr.w	r3, [r2, #256]	@ 0x100
340066b4:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
340066b8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340066bc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340066c0:	3901      	subs	r1, #1
340066c2:	4303      	orrs	r3, r0
340066c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340066c8:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC16ENS);
340066cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
340066d0:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL, ClkSource);
340066d4:	4a40      	ldr	r2, [pc, #256]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
340066d6:	f8d4 1118 	ldr.w	r1, [r4, #280]	@ 0x118
340066da:	f8d2 3150 	ldr.w	r3, [r2, #336]	@ 0x150
340066de:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
340066e2:	430b      	orrs	r3, r1
340066e4:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
340066e8:	6823      	ldr	r3, [r4, #0]
340066ea:	019b      	lsls	r3, r3, #6
340066ec:	d540      	bpl.n	34006770 <HAL_RCCEx_PeriphCLKConfig+0x1144>
    assert_param(IS_RCC_MDF1CLKSOURCE(PeriphClkInit->Mdf1ClockSelection));
340066ee:	f8d4 311c 	ldr.w	r3, [r4, #284]	@ 0x11c
340066f2:	f433 3340 	bics.w	r3, r3, #196608	@ 0x30000
340066f6:	d007      	beq.n	34006708 <HAL_RCCEx_PeriphCLKConfig+0x10dc>
340066f8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
340066fc:	d004      	beq.n	34006708 <HAL_RCCEx_PeriphCLKConfig+0x10dc>
340066fe:	f44f 61a7 	mov.w	r1, #1336	@ 0x538
34006702:	4833      	ldr	r0, [pc, #204]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006704:	f7fa fff0 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC7)
34006708:	f8d4 311c 	ldr.w	r3, [r4, #284]	@ 0x11c
3400670c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34006710:	f041 8303 	bne.w	34007d1a <HAL_RCCEx_PeriphCLKConfig+0x26ee>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
34006714:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
34006716:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400671a:	d004      	beq.n	34006726 <HAL_RCCEx_PeriphCLKConfig+0x10fa>
3400671c:	f240 513d 	movw	r1, #1341	@ 0x53d
34006720:	482b      	ldr	r0, [pc, #172]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006722:	f7fa ffe1 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
34006726:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
34006728:	3b01      	subs	r3, #1
3400672a:	2bff      	cmp	r3, #255	@ 0xff
3400672c:	d904      	bls.n	34006738 <HAL_RCCEx_PeriphCLKConfig+0x110c>
3400672e:	f240 513e 	movw	r1, #1342	@ 0x53e
34006732:	4827      	ldr	r0, [pc, #156]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006734:	f7fa ffd8 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
34006738:	4a27      	ldr	r2, [pc, #156]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
3400673a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
3400673c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
34006740:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
34006742:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006746:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400674a:	3901      	subs	r1, #1
3400674c:	4303      	orrs	r3, r0
3400674e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006752:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
34006756:	2340      	movs	r3, #64	@ 0x40
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34006758:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL, ClkSource);
3400675c:	4a1e      	ldr	r2, [pc, #120]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
3400675e:	f8d4 111c 	ldr.w	r1, [r4, #284]	@ 0x11c
34006762:	f8d2 3154 	ldr.w	r3, [r2, #340]	@ 0x154
34006766:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
3400676a:	430b      	orrs	r3, r1
3400676c:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
34006770:	6823      	ldr	r3, [r4, #0]
34006772:	015e      	lsls	r6, r3, #5
34006774:	d54e      	bpl.n	34006814 <HAL_RCCEx_PeriphCLKConfig+0x11e8>
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));
34006776:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
3400677a:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
3400677e:	d004      	beq.n	3400678a <HAL_RCCEx_PeriphCLKConfig+0x115e>
34006780:	f240 5165 	movw	r1, #1381	@ 0x565
34006784:	4812      	ldr	r0, [pc, #72]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
34006786:	f7fa ffaf 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_IC20)
3400678a:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
3400678e:	2b20      	cmp	r3, #32
34006790:	f041 82f3 	bne.w	34007d7a <HAL_RCCEx_PeriphCLKConfig+0x274e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
34006794:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
34006798:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400679c:	d004      	beq.n	340067a8 <HAL_RCCEx_PeriphCLKConfig+0x117c>
3400679e:	f240 516a 	movw	r1, #1386	@ 0x56a
340067a2:	480b      	ldr	r0, [pc, #44]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
340067a4:	f7fa ffa0 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));
340067a8:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
340067ac:	3b01      	subs	r3, #1
340067ae:	2bff      	cmp	r3, #255	@ 0xff
340067b0:	d904      	bls.n	340067bc <HAL_RCCEx_PeriphCLKConfig+0x1190>
340067b2:	f240 516b 	movw	r1, #1387	@ 0x56b
340067b6:	4806      	ldr	r0, [pc, #24]	@ (340067d0 <HAL_RCCEx_PeriphCLKConfig+0x11a4>)
340067b8:	f7fa ff96 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
340067bc:	4a06      	ldr	r2, [pc, #24]	@ (340067d8 <HAL_RCCEx_PeriphCLKConfig+0x11ac>)
340067be:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
340067c2:	f8d2 3110 	ldr.w	r3, [r2, #272]	@ 0x110
340067c6:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
340067ca:	e00b      	b.n	340067e4 <HAL_RCCEx_PeriphCLKConfig+0x11b8>
340067cc:	0700142c 	.word	0x0700142c
340067d0:	34011191 	.word	0x34011191
340067d4:	0702142c 	.word	0x0702142c
340067d8:	56028000 	.word	0x56028000
340067dc:	0700182c 	.word	0x0700182c
340067e0:	0702182c 	.word	0x0702182c
340067e4:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340067e8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340067ec:	3901      	subs	r1, #1
340067ee:	4303      	orrs	r3, r0
340067f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340067f4:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
340067f8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
340067fc:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR7, RCC_CCIPR7_PSSISEL, ClkSource);
34006800:	4abc      	ldr	r2, [pc, #752]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
34006802:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
34006806:	f8d2 315c 	ldr.w	r3, [r2, #348]	@ 0x15c
3400680a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
3400680e:	430b      	orrs	r3, r1
34006810:	f8c2 315c 	str.w	r3, [r2, #348]	@ 0x15c
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
34006814:	6823      	ldr	r3, [r4, #0]
34006816:	00d8      	lsls	r0, r3, #3
34006818:	d53d      	bpl.n	34006896 <HAL_RCCEx_PeriphCLKConfig+0x126a>
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
3400681a:	f8d4 3124 	ldr.w	r3, [r4, #292]	@ 0x124
3400681e:	4ab6      	ldr	r2, [pc, #728]	@ (34006af8 <HAL_RCCEx_PeriphCLKConfig+0x14cc>)
34006820:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
34006824:	4293      	cmp	r3, r2
34006826:	d008      	beq.n	3400683a <HAL_RCCEx_PeriphCLKConfig+0x120e>
34006828:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
3400682c:	4293      	cmp	r3, r2
3400682e:	d004      	beq.n	3400683a <HAL_RCCEx_PeriphCLKConfig+0x120e>
34006830:	f240 5185 	movw	r1, #1413	@ 0x585
34006834:	48b1      	ldr	r0, [pc, #708]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006836:	f7fa ff57 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC7)
3400683a:	f8d4 3124 	ldr.w	r3, [r4, #292]	@ 0x124
3400683e:	4ab0      	ldr	r2, [pc, #704]	@ (34006b00 <HAL_RCCEx_PeriphCLKConfig+0x14d4>)
34006840:	4293      	cmp	r3, r2
34006842:	f041 82c1 	bne.w	34007dc8 <HAL_RCCEx_PeriphCLKConfig+0x279c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
34006846:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
34006848:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400684c:	d004      	beq.n	34006858 <HAL_RCCEx_PeriphCLKConfig+0x122c>
3400684e:	f240 518a 	movw	r1, #1418	@ 0x58a
34006852:	48aa      	ldr	r0, [pc, #680]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006854:	f7fa ff48 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
34006858:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
3400685a:	3b01      	subs	r3, #1
3400685c:	2bff      	cmp	r3, #255	@ 0xff
3400685e:	d904      	bls.n	3400686a <HAL_RCCEx_PeriphCLKConfig+0x123e>
34006860:	f240 518b 	movw	r1, #1419	@ 0x58b
34006864:	48a5      	ldr	r0, [pc, #660]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006866:	f7fa ff3f 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400686a:	4aa2      	ldr	r2, [pc, #648]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
3400686c:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
3400686e:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
34006872:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
34006874:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006878:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400687c:	3901      	subs	r1, #1
3400687e:	4303      	orrs	r3, r0
34006880:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006884:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
34006888:	2340      	movs	r3, #64	@ 0x40
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3400688a:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400688e:	f8d4 0124 	ldr.w	r0, [r4, #292]	@ 0x124
34006892:	f7fe fde7 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
34006896:	6823      	ldr	r3, [r4, #0]
34006898:	0099      	lsls	r1, r3, #2
3400689a:	d53d      	bpl.n	34006918 <HAL_RCCEx_PeriphCLKConfig+0x12ec>
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
3400689c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
340068a0:	4a98      	ldr	r2, [pc, #608]	@ (34006b04 <HAL_RCCEx_PeriphCLKConfig+0x14d8>)
340068a2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
340068a6:	4293      	cmp	r3, r2
340068a8:	d008      	beq.n	340068bc <HAL_RCCEx_PeriphCLKConfig+0x1290>
340068aa:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340068ae:	4293      	cmp	r3, r2
340068b0:	d004      	beq.n	340068bc <HAL_RCCEx_PeriphCLKConfig+0x1290>
340068b2:	f240 51b2 	movw	r1, #1458	@ 0x5b2
340068b6:	4891      	ldr	r0, [pc, #580]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
340068b8:	f7fa ff16 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC7)
340068bc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
340068c0:	4a91      	ldr	r2, [pc, #580]	@ (34006b08 <HAL_RCCEx_PeriphCLKConfig+0x14dc>)
340068c2:	4293      	cmp	r3, r2
340068c4:	f041 82b0 	bne.w	34007e28 <HAL_RCCEx_PeriphCLKConfig+0x27fc>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
340068c8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
340068ca:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340068ce:	d004      	beq.n	340068da <HAL_RCCEx_PeriphCLKConfig+0x12ae>
340068d0:	f240 51b7 	movw	r1, #1463	@ 0x5b7
340068d4:	4889      	ldr	r0, [pc, #548]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
340068d6:	f7fa ff07 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
340068da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
340068dc:	3b01      	subs	r3, #1
340068de:	2bff      	cmp	r3, #255	@ 0xff
340068e0:	d904      	bls.n	340068ec <HAL_RCCEx_PeriphCLKConfig+0x12c0>
340068e2:	f44f 61b7 	mov.w	r1, #1464	@ 0x5b8
340068e6:	4885      	ldr	r0, [pc, #532]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
340068e8:	f7fa fefe 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
340068ec:	4a81      	ldr	r2, [pc, #516]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
340068ee:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
340068f0:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
340068f4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
340068f6:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340068fa:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340068fe:	3901      	subs	r1, #1
34006900:	4303      	orrs	r3, r0
34006902:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006906:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
3400690a:	2340      	movs	r3, #64	@ 0x40
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3400690c:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006910:	f8d4 0128 	ldr.w	r0, [r4, #296]	@ 0x128
34006914:	f7fe fda6 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX1) == RCC_PERIPHCLK_SPDIFRX1)
34006918:	6863      	ldr	r3, [r4, #4]
3400691a:	07da      	lsls	r2, r3, #31
3400691c:	d53b      	bpl.n	34006996 <HAL_RCCEx_PeriphCLKConfig+0x136a>
    assert_param(IS_RCC_SPDIFRX1CLKSOURCE(PeriphClkInit->Spdifrx1ClockSelection));
3400691e:	f8d4 314c 	ldr.w	r3, [r4, #332]	@ 0x14c
34006922:	2b06      	cmp	r3, #6
34006924:	d904      	bls.n	34006930 <HAL_RCCEx_PeriphCLKConfig+0x1304>
34006926:	f240 51df 	movw	r1, #1503	@ 0x5df
3400692a:	4874      	ldr	r0, [pc, #464]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
3400692c:	f7fa fedc 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC7)
34006930:	f8d4 314c 	ldr.w	r3, [r4, #332]	@ 0x14c
34006934:	2b02      	cmp	r3, #2
34006936:	f041 82a7 	bne.w	34007e88 <HAL_RCCEx_PeriphCLKConfig+0x285c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC7].ClockSelection));
3400693a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
3400693c:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006940:	d004      	beq.n	3400694c <HAL_RCCEx_PeriphCLKConfig+0x1320>
34006942:	f240 51e4 	movw	r1, #1508	@ 0x5e4
34006946:	486d      	ldr	r0, [pc, #436]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006948:	f7fa fece 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC7].ClockDivider));
3400694c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
3400694e:	3b01      	subs	r3, #1
34006950:	2bff      	cmp	r3, #255	@ 0xff
34006952:	d904      	bls.n	3400695e <HAL_RCCEx_PeriphCLKConfig+0x1332>
34006954:	f240 51e5 	movw	r1, #1509	@ 0x5e5
34006958:	4868      	ldr	r0, [pc, #416]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
3400695a:	f7fa fec5 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL | RCC_IC7CFGR_IC7INT,
3400695e:	4a65      	ldr	r2, [pc, #404]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
34006960:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
34006962:	f8d2 30dc 	ldr.w	r3, [r2, #220]	@ 0xdc
34006966:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
34006968:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400696c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006970:	3901      	subs	r1, #1
34006972:	4303      	orrs	r3, r0
34006974:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006978:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC7ENS);
3400697c:	2340      	movs	r3, #64	@ 0x40
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3400697e:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  MODIFY_REG(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL, ClkSource);
34006982:	4a5c      	ldr	r2, [pc, #368]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
34006984:	f8d4 114c 	ldr.w	r1, [r4, #332]	@ 0x14c
34006988:	f8d2 3164 	ldr.w	r3, [r2, #356]	@ 0x164
3400698c:	f023 0307 	bic.w	r3, r3, #7
34006990:	430b      	orrs	r3, r1
34006992:	f8c2 3164 	str.w	r3, [r2, #356]	@ 0x164
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
34006996:	6863      	ldr	r3, [r4, #4]
34006998:	079b      	lsls	r3, r3, #30
3400699a:	d543      	bpl.n	34006a24 <HAL_RCCEx_PeriphCLKConfig+0x13f8>
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));
3400699c:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
340069a0:	4a5a      	ldr	r2, [pc, #360]	@ (34006b0c <HAL_RCCEx_PeriphCLKConfig+0x14e0>)
340069a2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340069a6:	4291      	cmp	r1, r2
340069a8:	d00e      	beq.n	340069c8 <HAL_RCCEx_PeriphCLKConfig+0x139c>
340069aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
340069ae:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340069b2:	4291      	cmp	r1, r2
340069b4:	d008      	beq.n	340069c8 <HAL_RCCEx_PeriphCLKConfig+0x139c>
340069b6:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
340069ba:	4293      	cmp	r3, r2
340069bc:	d004      	beq.n	340069c8 <HAL_RCCEx_PeriphCLKConfig+0x139c>
340069be:	f240 610c 	movw	r1, #1548	@ 0x60c
340069c2:	484e      	ldr	r0, [pc, #312]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
340069c4:	f7fa fe90 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC8)
340069c8:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
340069cc:	4a50      	ldr	r2, [pc, #320]	@ (34006b10 <HAL_RCCEx_PeriphCLKConfig+0x14e4>)
340069ce:	4293      	cmp	r3, r2
340069d0:	f041 8288 	bne.w	34007ee4 <HAL_RCCEx_PeriphCLKConfig+0x28b8>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
340069d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
340069d6:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340069da:	d004      	beq.n	340069e6 <HAL_RCCEx_PeriphCLKConfig+0x13ba>
340069dc:	f240 6111 	movw	r1, #1553	@ 0x611
340069e0:	4846      	ldr	r0, [pc, #280]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
340069e2:	f7fa fe81 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
340069e6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
340069e8:	3b01      	subs	r3, #1
340069ea:	2bff      	cmp	r3, #255	@ 0xff
340069ec:	d904      	bls.n	340069f8 <HAL_RCCEx_PeriphCLKConfig+0x13cc>
340069ee:	f240 6112 	movw	r1, #1554	@ 0x612
340069f2:	4842      	ldr	r0, [pc, #264]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
340069f4:	f7fa fe78 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
340069f8:	4a3e      	ldr	r2, [pc, #248]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
340069fa:	6c61      	ldr	r1, [r4, #68]	@ 0x44
340069fc:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34006a00:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34006a02:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006a06:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006a0a:	3901      	subs	r1, #1
34006a0c:	4303      	orrs	r3, r0
34006a0e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006a12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34006a16:	2380      	movs	r3, #128	@ 0x80
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006a18:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006a1c:	f8d4 0134 	ldr.w	r0, [r4, #308]	@ 0x134
34006a20:	f7fe fd20 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
34006a24:	6863      	ldr	r3, [r4, #4]
34006a26:	075e      	lsls	r6, r3, #29
34006a28:	d543      	bpl.n	34006ab2 <HAL_RCCEx_PeriphCLKConfig+0x1486>
    assert_param(IS_RCC_SPI2CLKSOURCE(PeriphClkInit->Spi2ClockSelection));
34006a2a:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
34006a2e:	4a39      	ldr	r2, [pc, #228]	@ (34006b14 <HAL_RCCEx_PeriphCLKConfig+0x14e8>)
34006a30:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006a34:	4291      	cmp	r1, r2
34006a36:	d00e      	beq.n	34006a56 <HAL_RCCEx_PeriphCLKConfig+0x142a>
34006a38:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006a3c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006a40:	4291      	cmp	r1, r2
34006a42:	d008      	beq.n	34006a56 <HAL_RCCEx_PeriphCLKConfig+0x142a>
34006a44:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006a48:	4293      	cmp	r3, r2
34006a4a:	d004      	beq.n	34006a56 <HAL_RCCEx_PeriphCLKConfig+0x142a>
34006a4c:	f240 6139 	movw	r1, #1593	@ 0x639
34006a50:	482a      	ldr	r0, [pc, #168]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006a52:	f7fa fe49 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC8)
34006a56:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
34006a5a:	4a2f      	ldr	r2, [pc, #188]	@ (34006b18 <HAL_RCCEx_PeriphCLKConfig+0x14ec>)
34006a5c:	4293      	cmp	r3, r2
34006a5e:	f041 8272 	bne.w	34007f46 <HAL_RCCEx_PeriphCLKConfig+0x291a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34006a62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34006a64:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006a68:	d004      	beq.n	34006a74 <HAL_RCCEx_PeriphCLKConfig+0x1448>
34006a6a:	f240 613e 	movw	r1, #1598	@ 0x63e
34006a6e:	4823      	ldr	r0, [pc, #140]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006a70:	f7fa fe3a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34006a74:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34006a76:	3b01      	subs	r3, #1
34006a78:	2bff      	cmp	r3, #255	@ 0xff
34006a7a:	d904      	bls.n	34006a86 <HAL_RCCEx_PeriphCLKConfig+0x145a>
34006a7c:	f240 613f 	movw	r1, #1599	@ 0x63f
34006a80:	481e      	ldr	r0, [pc, #120]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006a82:	f7fa fe31 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34006a86:	4a1b      	ldr	r2, [pc, #108]	@ (34006af4 <HAL_RCCEx_PeriphCLKConfig+0x14c8>)
34006a88:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34006a8a:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34006a8e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34006a90:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006a94:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006a98:	3901      	subs	r1, #1
34006a9a:	4303      	orrs	r3, r0
34006a9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34006aa4:	2380      	movs	r3, #128	@ 0x80
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006aa6:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006aaa:	f8d4 0138 	ldr.w	r0, [r4, #312]	@ 0x138
34006aae:	f7fe fcd9 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
34006ab2:	6863      	ldr	r3, [r4, #4]
34006ab4:	0718      	lsls	r0, r3, #28
34006ab6:	d55d      	bpl.n	34006b74 <HAL_RCCEx_PeriphCLKConfig+0x1548>
    assert_param(IS_RCC_SPI3CLKSOURCE(PeriphClkInit->Spi3ClockSelection));
34006ab8:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
34006abc:	4a17      	ldr	r2, [pc, #92]	@ (34006b1c <HAL_RCCEx_PeriphCLKConfig+0x14f0>)
34006abe:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006ac2:	4291      	cmp	r1, r2
34006ac4:	d00e      	beq.n	34006ae4 <HAL_RCCEx_PeriphCLKConfig+0x14b8>
34006ac6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006aca:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006ace:	4291      	cmp	r1, r2
34006ad0:	d008      	beq.n	34006ae4 <HAL_RCCEx_PeriphCLKConfig+0x14b8>
34006ad2:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006ad6:	4293      	cmp	r3, r2
34006ad8:	d004      	beq.n	34006ae4 <HAL_RCCEx_PeriphCLKConfig+0x14b8>
34006ada:	f240 6166 	movw	r1, #1638	@ 0x666
34006ade:	4807      	ldr	r0, [pc, #28]	@ (34006afc <HAL_RCCEx_PeriphCLKConfig+0x14d0>)
34006ae0:	f7fa fe02 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC8)
34006ae4:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
34006ae8:	4a0d      	ldr	r2, [pc, #52]	@ (34006b20 <HAL_RCCEx_PeriphCLKConfig+0x14f4>)
34006aea:	4293      	cmp	r3, r2
34006aec:	f041 825c 	bne.w	34007fa8 <HAL_RCCEx_PeriphCLKConfig+0x297c>
34006af0:	e018      	b.n	34006b24 <HAL_RCCEx_PeriphCLKConfig+0x14f8>
34006af2:	bf00      	nop
34006af4:	56028000 	.word	0x56028000
34006af8:	07001418 	.word	0x07001418
34006afc:	34011191 	.word	0x34011191
34006b00:	07021418 	.word	0x07021418
34006b04:	07001818 	.word	0x07001818
34006b08:	07021818 	.word	0x07021818
34006b0c:	07000420 	.word	0x07000420
34006b10:	07020420 	.word	0x07020420
34006b14:	07000820 	.word	0x07000820
34006b18:	07020820 	.word	0x07020820
34006b1c:	07000c20 	.word	0x07000c20
34006b20:	07020c20 	.word	0x07020c20
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34006b24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34006b26:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006b2a:	d004      	beq.n	34006b36 <HAL_RCCEx_PeriphCLKConfig+0x150a>
34006b2c:	f240 616b 	movw	r1, #1643	@ 0x66b
34006b30:	48bb      	ldr	r0, [pc, #748]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006b32:	f7fa fdd9 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34006b36:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34006b38:	3b01      	subs	r3, #1
34006b3a:	2bff      	cmp	r3, #255	@ 0xff
34006b3c:	d904      	bls.n	34006b48 <HAL_RCCEx_PeriphCLKConfig+0x151c>
34006b3e:	f240 616c 	movw	r1, #1644	@ 0x66c
34006b42:	48b7      	ldr	r0, [pc, #732]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006b44:	f7fa fdd0 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34006b48:	4ab6      	ldr	r2, [pc, #728]	@ (34006e24 <HAL_RCCEx_PeriphCLKConfig+0x17f8>)
34006b4a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34006b4c:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34006b50:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34006b52:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006b56:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006b5a:	3901      	subs	r1, #1
34006b5c:	4303      	orrs	r3, r0
34006b5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006b62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34006b66:	2380      	movs	r3, #128	@ 0x80
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006b68:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006b6c:	f8d4 013c 	ldr.w	r0, [r4, #316]	@ 0x13c
34006b70:	f7fe fc78 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
34006b74:	6863      	ldr	r3, [r4, #4]
34006b76:	06d9      	lsls	r1, r3, #27
34006b78:	d544      	bpl.n	34006c04 <HAL_RCCEx_PeriphCLKConfig+0x15d8>
    assert_param(IS_RCC_SPI4CLKSOURCE(PeriphClkInit->Spi4ClockSelection));
34006b7a:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
34006b7e:	4aaa      	ldr	r2, [pc, #680]	@ (34006e28 <HAL_RCCEx_PeriphCLKConfig+0x17fc>)
34006b80:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006b84:	4291      	cmp	r1, r2
34006b86:	d00e      	beq.n	34006ba6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
34006b88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006b8c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006b90:	4291      	cmp	r1, r2
34006b92:	d008      	beq.n	34006ba6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
34006b94:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006b98:	4293      	cmp	r3, r2
34006b9a:	d004      	beq.n	34006ba6 <HAL_RCCEx_PeriphCLKConfig+0x157a>
34006b9c:	f240 6193 	movw	r1, #1683	@ 0x693
34006ba0:	489f      	ldr	r0, [pc, #636]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006ba2:	f7fa fda1 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC9)
34006ba6:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
34006baa:	4aa0      	ldr	r2, [pc, #640]	@ (34006e2c <HAL_RCCEx_PeriphCLKConfig+0x1800>)
34006bac:	4293      	cmp	r3, r2
34006bae:	f041 822c 	bne.w	3400800a <HAL_RCCEx_PeriphCLKConfig+0x29de>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006bb2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006bb4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006bb8:	d004      	beq.n	34006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1598>
34006bba:	f44f 61d3 	mov.w	r1, #1688	@ 0x698
34006bbe:	4898      	ldr	r0, [pc, #608]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006bc0:	f7fa fd92 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006bc4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006bc6:	3b01      	subs	r3, #1
34006bc8:	2bff      	cmp	r3, #255	@ 0xff
34006bca:	d904      	bls.n	34006bd6 <HAL_RCCEx_PeriphCLKConfig+0x15aa>
34006bcc:	f240 6199 	movw	r1, #1689	@ 0x699
34006bd0:	4893      	ldr	r0, [pc, #588]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006bd2:	f7fa fd89 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006bd6:	4a93      	ldr	r2, [pc, #588]	@ (34006e24 <HAL_RCCEx_PeriphCLKConfig+0x17f8>)
34006bd8:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006bda:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006bde:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34006be0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006be4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006be8:	3901      	subs	r1, #1
34006bea:	4303      	orrs	r3, r0
34006bec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006bf0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006bf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006bf8:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006bfc:	f8d4 0140 	ldr.w	r0, [r4, #320]	@ 0x140
34006c00:	f7fe fc30 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
34006c04:	6863      	ldr	r3, [r4, #4]
34006c06:	069a      	lsls	r2, r3, #26
34006c08:	d544      	bpl.n	34006c94 <HAL_RCCEx_PeriphCLKConfig+0x1668>
    assert_param(IS_RCC_SPI5CLKSOURCE(PeriphClkInit->Spi5ClockSelection));
34006c0a:	f8d4 3144 	ldr.w	r3, [r4, #324]	@ 0x144
34006c0e:	4a88      	ldr	r2, [pc, #544]	@ (34006e30 <HAL_RCCEx_PeriphCLKConfig+0x1804>)
34006c10:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006c14:	4291      	cmp	r1, r2
34006c16:	d00e      	beq.n	34006c36 <HAL_RCCEx_PeriphCLKConfig+0x160a>
34006c18:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006c1c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006c20:	4291      	cmp	r1, r2
34006c22:	d008      	beq.n	34006c36 <HAL_RCCEx_PeriphCLKConfig+0x160a>
34006c24:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006c28:	4293      	cmp	r3, r2
34006c2a:	d004      	beq.n	34006c36 <HAL_RCCEx_PeriphCLKConfig+0x160a>
34006c2c:	f44f 61d8 	mov.w	r1, #1728	@ 0x6c0
34006c30:	487b      	ldr	r0, [pc, #492]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006c32:	f7fa fd59 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC9)
34006c36:	f8d4 3144 	ldr.w	r3, [r4, #324]	@ 0x144
34006c3a:	4a7e      	ldr	r2, [pc, #504]	@ (34006e34 <HAL_RCCEx_PeriphCLKConfig+0x1808>)
34006c3c:	4293      	cmp	r3, r2
34006c3e:	f041 8231 	bne.w	340080a4 <HAL_RCCEx_PeriphCLKConfig+0x2a78>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006c42:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006c44:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006c48:	d004      	beq.n	34006c54 <HAL_RCCEx_PeriphCLKConfig+0x1628>
34006c4a:	f240 61c5 	movw	r1, #1733	@ 0x6c5
34006c4e:	4874      	ldr	r0, [pc, #464]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006c50:	f7fa fd4a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006c54:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006c56:	3b01      	subs	r3, #1
34006c58:	2bff      	cmp	r3, #255	@ 0xff
34006c5a:	d904      	bls.n	34006c66 <HAL_RCCEx_PeriphCLKConfig+0x163a>
34006c5c:	f240 61c6 	movw	r1, #1734	@ 0x6c6
34006c60:	486f      	ldr	r0, [pc, #444]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006c62:	f7fa fd41 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006c66:	4a6f      	ldr	r2, [pc, #444]	@ (34006e24 <HAL_RCCEx_PeriphCLKConfig+0x17f8>)
34006c68:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006c6a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006c6e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34006c70:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006c74:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006c78:	3901      	subs	r1, #1
34006c7a:	4303      	orrs	r3, r0
34006c7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006c80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006c84:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006c88:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006c8c:	f8d4 0144 	ldr.w	r0, [r4, #324]	@ 0x144
34006c90:	f7fe fbe8 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
34006c94:	6863      	ldr	r3, [r4, #4]
34006c96:	065b      	lsls	r3, r3, #25
34006c98:	d543      	bpl.n	34006d22 <HAL_RCCEx_PeriphCLKConfig+0x16f6>
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));
34006c9a:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
34006c9e:	4a66      	ldr	r2, [pc, #408]	@ (34006e38 <HAL_RCCEx_PeriphCLKConfig+0x180c>)
34006ca0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006ca4:	4291      	cmp	r1, r2
34006ca6:	d00e      	beq.n	34006cc6 <HAL_RCCEx_PeriphCLKConfig+0x169a>
34006ca8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006cac:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006cb0:	4291      	cmp	r1, r2
34006cb2:	d008      	beq.n	34006cc6 <HAL_RCCEx_PeriphCLKConfig+0x169a>
34006cb4:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006cb8:	4293      	cmp	r3, r2
34006cba:	d004      	beq.n	34006cc6 <HAL_RCCEx_PeriphCLKConfig+0x169a>
34006cbc:	f240 61ed 	movw	r1, #1773	@ 0x6ed
34006cc0:	4857      	ldr	r0, [pc, #348]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006cc2:	f7fa fd11 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC8)
34006cc6:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
34006cca:	4a5c      	ldr	r2, [pc, #368]	@ (34006e3c <HAL_RCCEx_PeriphCLKConfig+0x1810>)
34006ccc:	4293      	cmp	r3, r2
34006cce:	f041 821a 	bne.w	34008106 <HAL_RCCEx_PeriphCLKConfig+0x2ada>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34006cd2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34006cd4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006cd8:	d004      	beq.n	34006ce4 <HAL_RCCEx_PeriphCLKConfig+0x16b8>
34006cda:	f240 61f2 	movw	r1, #1778	@ 0x6f2
34006cde:	4850      	ldr	r0, [pc, #320]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006ce0:	f7fa fd02 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34006ce4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34006ce6:	3b01      	subs	r3, #1
34006ce8:	2bff      	cmp	r3, #255	@ 0xff
34006cea:	d904      	bls.n	34006cf6 <HAL_RCCEx_PeriphCLKConfig+0x16ca>
34006cec:	f240 61f3 	movw	r1, #1779	@ 0x6f3
34006cf0:	484b      	ldr	r0, [pc, #300]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006cf2:	f7fa fcf9 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34006cf6:	4a4b      	ldr	r2, [pc, #300]	@ (34006e24 <HAL_RCCEx_PeriphCLKConfig+0x17f8>)
34006cf8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34006cfa:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34006cfe:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34006d00:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006d04:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006d08:	3901      	subs	r1, #1
34006d0a:	4303      	orrs	r3, r0
34006d0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006d10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34006d14:	2380      	movs	r3, #128	@ 0x80
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006d16:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006d1a:	f8d4 0148 	ldr.w	r0, [r4, #328]	@ 0x148
34006d1e:	f7fe fba1 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
34006d22:	6863      	ldr	r3, [r4, #4]
34006d24:	05de      	lsls	r6, r3, #23
34006d26:	d544      	bpl.n	34006db2 <HAL_RCCEx_PeriphCLKConfig+0x1786>
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
34006d28:	f8d4 3150 	ldr.w	r3, [r4, #336]	@ 0x150
34006d2c:	4a44      	ldr	r2, [pc, #272]	@ (34006e40 <HAL_RCCEx_PeriphCLKConfig+0x1814>)
34006d2e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006d32:	4291      	cmp	r1, r2
34006d34:	d00e      	beq.n	34006d54 <HAL_RCCEx_PeriphCLKConfig+0x1728>
34006d36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006d3a:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006d3e:	4291      	cmp	r1, r2
34006d40:	d008      	beq.n	34006d54 <HAL_RCCEx_PeriphCLKConfig+0x1728>
34006d42:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006d46:	4293      	cmp	r3, r2
34006d48:	d004      	beq.n	34006d54 <HAL_RCCEx_PeriphCLKConfig+0x1728>
34006d4a:	f240 711a 	movw	r1, #1818	@ 0x71a
34006d4e:	4834      	ldr	r0, [pc, #208]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006d50:	f7fa fcca 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC9)
34006d54:	f8d4 3150 	ldr.w	r3, [r4, #336]	@ 0x150
34006d58:	4a3a      	ldr	r2, [pc, #232]	@ (34006e44 <HAL_RCCEx_PeriphCLKConfig+0x1818>)
34006d5a:	4293      	cmp	r3, r2
34006d5c:	f041 8204 	bne.w	34008168 <HAL_RCCEx_PeriphCLKConfig+0x2b3c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006d60:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006d62:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006d66:	d004      	beq.n	34006d72 <HAL_RCCEx_PeriphCLKConfig+0x1746>
34006d68:	f240 711f 	movw	r1, #1823	@ 0x71f
34006d6c:	482c      	ldr	r0, [pc, #176]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006d6e:	f7fa fcbb 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006d72:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006d74:	3b01      	subs	r3, #1
34006d76:	2bff      	cmp	r3, #255	@ 0xff
34006d78:	d904      	bls.n	34006d84 <HAL_RCCEx_PeriphCLKConfig+0x1758>
34006d7a:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
34006d7e:	4828      	ldr	r0, [pc, #160]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006d80:	f7fa fcb2 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006d84:	4a27      	ldr	r2, [pc, #156]	@ (34006e24 <HAL_RCCEx_PeriphCLKConfig+0x17f8>)
34006d86:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006d88:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006d8c:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34006d8e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006d92:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006d96:	3901      	subs	r1, #1
34006d98:	4303      	orrs	r3, r0
34006d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006d9e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006da2:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006da6:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006daa:	f8d4 0150 	ldr.w	r0, [r4, #336]	@ 0x150
34006dae:	f7fe fb59 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
34006db2:	6863      	ldr	r3, [r4, #4]
34006db4:	0598      	lsls	r0, r3, #22
34006db6:	d55d      	bpl.n	34006e74 <HAL_RCCEx_PeriphCLKConfig+0x1848>
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
34006db8:	f8d4 3154 	ldr.w	r3, [r4, #340]	@ 0x154
34006dbc:	4a22      	ldr	r2, [pc, #136]	@ (34006e48 <HAL_RCCEx_PeriphCLKConfig+0x181c>)
34006dbe:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006dc2:	4291      	cmp	r1, r2
34006dc4:	d00e      	beq.n	34006de4 <HAL_RCCEx_PeriphCLKConfig+0x17b8>
34006dc6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006dca:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006dce:	4291      	cmp	r1, r2
34006dd0:	d008      	beq.n	34006de4 <HAL_RCCEx_PeriphCLKConfig+0x17b8>
34006dd2:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006dd6:	4293      	cmp	r3, r2
34006dd8:	d004      	beq.n	34006de4 <HAL_RCCEx_PeriphCLKConfig+0x17b8>
34006dda:	f240 7147 	movw	r1, #1863	@ 0x747
34006dde:	4810      	ldr	r0, [pc, #64]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006de0:	f7fa fc82 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC9)
34006de4:	f8d4 3154 	ldr.w	r3, [r4, #340]	@ 0x154
34006de8:	4a18      	ldr	r2, [pc, #96]	@ (34006e4c <HAL_RCCEx_PeriphCLKConfig+0x1820>)
34006dea:	4293      	cmp	r3, r2
34006dec:	f041 81ed 	bne.w	340081ca <HAL_RCCEx_PeriphCLKConfig+0x2b9e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006df0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006df2:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006df6:	d004      	beq.n	34006e02 <HAL_RCCEx_PeriphCLKConfig+0x17d6>
34006df8:	f240 714c 	movw	r1, #1868	@ 0x74c
34006dfc:	4808      	ldr	r0, [pc, #32]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006dfe:	f7fa fc73 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006e02:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006e04:	3b01      	subs	r3, #1
34006e06:	2bff      	cmp	r3, #255	@ 0xff
34006e08:	d904      	bls.n	34006e14 <HAL_RCCEx_PeriphCLKConfig+0x17e8>
34006e0a:	f240 714d 	movw	r1, #1869	@ 0x74d
34006e0e:	4804      	ldr	r0, [pc, #16]	@ (34006e20 <HAL_RCCEx_PeriphCLKConfig+0x17f4>)
34006e10:	f7fa fc6a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006e14:	4a03      	ldr	r2, [pc, #12]	@ (34006e24 <HAL_RCCEx_PeriphCLKConfig+0x17f8>)
34006e16:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006e18:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006e1c:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34006e1e:	e017      	b.n	34006e50 <HAL_RCCEx_PeriphCLKConfig+0x1824>
34006e20:	34011191 	.word	0x34011191
34006e24:	56028000 	.word	0x56028000
34006e28:	07001020 	.word	0x07001020
34006e2c:	07021020 	.word	0x07021020
34006e30:	07001420 	.word	0x07001420
34006e34:	07021420 	.word	0x07021420
34006e38:	07001820 	.word	0x07001820
34006e3c:	07021820 	.word	0x07021820
34006e40:	07000030 	.word	0x07000030
34006e44:	07020030 	.word	0x07020030
34006e48:	07000430 	.word	0x07000430
34006e4c:	07020430 	.word	0x07020430
34006e50:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006e54:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006e58:	3901      	subs	r1, #1
34006e5a:	4303      	orrs	r3, r0
34006e5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006e60:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006e64:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006e68:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006e6c:	f8d4 0154 	ldr.w	r0, [r4, #340]	@ 0x154
34006e70:	f7fe faf8 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
34006e74:	6863      	ldr	r3, [r4, #4]
34006e76:	0559      	lsls	r1, r3, #21
34006e78:	d544      	bpl.n	34006f04 <HAL_RCCEx_PeriphCLKConfig+0x18d8>
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
34006e7a:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
34006e7e:	4abc      	ldr	r2, [pc, #752]	@ (34007170 <HAL_RCCEx_PeriphCLKConfig+0x1b44>)
34006e80:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006e84:	4291      	cmp	r1, r2
34006e86:	d00e      	beq.n	34006ea6 <HAL_RCCEx_PeriphCLKConfig+0x187a>
34006e88:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006e8c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006e90:	4291      	cmp	r1, r2
34006e92:	d008      	beq.n	34006ea6 <HAL_RCCEx_PeriphCLKConfig+0x187a>
34006e94:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006e98:	4293      	cmp	r3, r2
34006e9a:	d004      	beq.n	34006ea6 <HAL_RCCEx_PeriphCLKConfig+0x187a>
34006e9c:	f240 7174 	movw	r1, #1908	@ 0x774
34006ea0:	48b4      	ldr	r0, [pc, #720]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006ea2:	f7fa fc21 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC9)
34006ea6:	f8d4 3158 	ldr.w	r3, [r4, #344]	@ 0x158
34006eaa:	4ab3      	ldr	r2, [pc, #716]	@ (34007178 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>)
34006eac:	4293      	cmp	r3, r2
34006eae:	f041 81bd 	bne.w	3400822c <HAL_RCCEx_PeriphCLKConfig+0x2c00>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006eb2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006eb4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006eb8:	d004      	beq.n	34006ec4 <HAL_RCCEx_PeriphCLKConfig+0x1898>
34006eba:	f240 7179 	movw	r1, #1913	@ 0x779
34006ebe:	48ad      	ldr	r0, [pc, #692]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006ec0:	f7fa fc12 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006ec4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006ec6:	3b01      	subs	r3, #1
34006ec8:	2bff      	cmp	r3, #255	@ 0xff
34006eca:	d904      	bls.n	34006ed6 <HAL_RCCEx_PeriphCLKConfig+0x18aa>
34006ecc:	f240 717a 	movw	r1, #1914	@ 0x77a
34006ed0:	48a8      	ldr	r0, [pc, #672]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006ed2:	f7fa fc09 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006ed6:	4aa9      	ldr	r2, [pc, #676]	@ (3400717c <HAL_RCCEx_PeriphCLKConfig+0x1b50>)
34006ed8:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006eda:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006ede:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34006ee0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006ee4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006ee8:	3901      	subs	r1, #1
34006eea:	4303      	orrs	r3, r0
34006eec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006ef0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006ef4:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006ef8:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006efc:	f8d4 0158 	ldr.w	r0, [r4, #344]	@ 0x158
34006f00:	f7fe fab0 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
34006f04:	6863      	ldr	r3, [r4, #4]
34006f06:	051a      	lsls	r2, r3, #20
34006f08:	d544      	bpl.n	34006f94 <HAL_RCCEx_PeriphCLKConfig+0x1968>
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
34006f0a:	f8d4 315c 	ldr.w	r3, [r4, #348]	@ 0x15c
34006f0e:	4a9c      	ldr	r2, [pc, #624]	@ (34007180 <HAL_RCCEx_PeriphCLKConfig+0x1b54>)
34006f10:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006f14:	4291      	cmp	r1, r2
34006f16:	d00e      	beq.n	34006f36 <HAL_RCCEx_PeriphCLKConfig+0x190a>
34006f18:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006f1c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006f20:	4291      	cmp	r1, r2
34006f22:	d008      	beq.n	34006f36 <HAL_RCCEx_PeriphCLKConfig+0x190a>
34006f24:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006f28:	4293      	cmp	r3, r2
34006f2a:	d004      	beq.n	34006f36 <HAL_RCCEx_PeriphCLKConfig+0x190a>
34006f2c:	f240 71a1 	movw	r1, #1953	@ 0x7a1
34006f30:	4890      	ldr	r0, [pc, #576]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006f32:	f7fa fbd9 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC9)
34006f36:	f8d4 315c 	ldr.w	r3, [r4, #348]	@ 0x15c
34006f3a:	4a92      	ldr	r2, [pc, #584]	@ (34007184 <HAL_RCCEx_PeriphCLKConfig+0x1b58>)
34006f3c:	4293      	cmp	r3, r2
34006f3e:	f041 81a6 	bne.w	3400828e <HAL_RCCEx_PeriphCLKConfig+0x2c62>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006f42:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006f44:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006f48:	d004      	beq.n	34006f54 <HAL_RCCEx_PeriphCLKConfig+0x1928>
34006f4a:	f240 71a6 	movw	r1, #1958	@ 0x7a6
34006f4e:	4889      	ldr	r0, [pc, #548]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006f50:	f7fa fbca 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006f54:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006f56:	3b01      	subs	r3, #1
34006f58:	2bff      	cmp	r3, #255	@ 0xff
34006f5a:	d904      	bls.n	34006f66 <HAL_RCCEx_PeriphCLKConfig+0x193a>
34006f5c:	f240 71a7 	movw	r1, #1959	@ 0x7a7
34006f60:	4884      	ldr	r0, [pc, #528]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006f62:	f7fa fbc1 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006f66:	4a85      	ldr	r2, [pc, #532]	@ (3400717c <HAL_RCCEx_PeriphCLKConfig+0x1b50>)
34006f68:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006f6a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006f6e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34006f70:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34006f74:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34006f78:	3901      	subs	r1, #1
34006f7a:	4303      	orrs	r3, r0
34006f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34006f80:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34006f84:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34006f88:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34006f8c:	f8d4 015c 	ldr.w	r0, [r4, #348]	@ 0x15c
34006f90:	f7fe fa68 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
34006f94:	6863      	ldr	r3, [r4, #4]
34006f96:	04db      	lsls	r3, r3, #19
34006f98:	d544      	bpl.n	34007024 <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
34006f9a:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
34006f9e:	4a7a      	ldr	r2, [pc, #488]	@ (34007188 <HAL_RCCEx_PeriphCLKConfig+0x1b5c>)
34006fa0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34006fa4:	4291      	cmp	r1, r2
34006fa6:	d00e      	beq.n	34006fc6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
34006fa8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34006fac:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34006fb0:	4291      	cmp	r1, r2
34006fb2:	d008      	beq.n	34006fc6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
34006fb4:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34006fb8:	4293      	cmp	r3, r2
34006fba:	d004      	beq.n	34006fc6 <HAL_RCCEx_PeriphCLKConfig+0x199a>
34006fbc:	f240 71ce 	movw	r1, #1998	@ 0x7ce
34006fc0:	486c      	ldr	r0, [pc, #432]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006fc2:	f7fa fb91 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC9)
34006fc6:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
34006fca:	4a70      	ldr	r2, [pc, #448]	@ (3400718c <HAL_RCCEx_PeriphCLKConfig+0x1b60>)
34006fcc:	4293      	cmp	r3, r2
34006fce:	f041 818f 	bne.w	340082f0 <HAL_RCCEx_PeriphCLKConfig+0x2cc4>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34006fd2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34006fd4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34006fd8:	d004      	beq.n	34006fe4 <HAL_RCCEx_PeriphCLKConfig+0x19b8>
34006fda:	f240 71d3 	movw	r1, #2003	@ 0x7d3
34006fde:	4865      	ldr	r0, [pc, #404]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006fe0:	f7fa fb82 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34006fe4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34006fe6:	3b01      	subs	r3, #1
34006fe8:	2bff      	cmp	r3, #255	@ 0xff
34006fea:	d904      	bls.n	34006ff6 <HAL_RCCEx_PeriphCLKConfig+0x19ca>
34006fec:	f240 71d4 	movw	r1, #2004	@ 0x7d4
34006ff0:	4860      	ldr	r0, [pc, #384]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34006ff2:	f7fa fb79 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34006ff6:	4a61      	ldr	r2, [pc, #388]	@ (3400717c <HAL_RCCEx_PeriphCLKConfig+0x1b50>)
34006ff8:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34006ffa:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34006ffe:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007000:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007004:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007008:	3901      	subs	r1, #1
3400700a:	4303      	orrs	r3, r0
3400700c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007010:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34007014:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34007018:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400701c:	f8d4 0160 	ldr.w	r0, [r4, #352]	@ 0x160
34007020:	f7fe fa20 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
34007024:	6863      	ldr	r3, [r4, #4]
34007026:	049e      	lsls	r6, r3, #18
34007028:	d544      	bpl.n	340070b4 <HAL_RCCEx_PeriphCLKConfig+0x1a88>
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
3400702a:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
3400702e:	4a58      	ldr	r2, [pc, #352]	@ (34007190 <HAL_RCCEx_PeriphCLKConfig+0x1b64>)
34007030:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34007034:	4291      	cmp	r1, r2
34007036:	d00e      	beq.n	34007056 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
34007038:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
3400703c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34007040:	4291      	cmp	r1, r2
34007042:	d008      	beq.n	34007056 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
34007044:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34007048:	4293      	cmp	r3, r2
3400704a:	d004      	beq.n	34007056 <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
3400704c:	f240 71fb 	movw	r1, #2043	@ 0x7fb
34007050:	4848      	ldr	r0, [pc, #288]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34007052:	f7fa fb49 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC9)
34007056:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
3400705a:	4a4e      	ldr	r2, [pc, #312]	@ (34007194 <HAL_RCCEx_PeriphCLKConfig+0x1b68>)
3400705c:	4293      	cmp	r3, r2
3400705e:	f041 8199 	bne.w	34008394 <HAL_RCCEx_PeriphCLKConfig+0x2d68>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34007062:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34007064:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007068:	d004      	beq.n	34007074 <HAL_RCCEx_PeriphCLKConfig+0x1a48>
3400706a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
3400706e:	4841      	ldr	r0, [pc, #260]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34007070:	f7fa fb3a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34007074:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34007076:	3b01      	subs	r3, #1
34007078:	2bff      	cmp	r3, #255	@ 0xff
3400707a:	d904      	bls.n	34007086 <HAL_RCCEx_PeriphCLKConfig+0x1a5a>
3400707c:	f640 0101 	movw	r1, #2049	@ 0x801
34007080:	483c      	ldr	r0, [pc, #240]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34007082:	f7fa fb31 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34007086:	4a3d      	ldr	r2, [pc, #244]	@ (3400717c <HAL_RCCEx_PeriphCLKConfig+0x1b50>)
34007088:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
3400708a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
3400708e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007090:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007094:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007098:	3901      	subs	r1, #1
3400709a:	4303      	orrs	r3, r0
3400709c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340070a0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
340070a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340070a8:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
340070ac:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
340070b0:	f7fe f9d8 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
340070b4:	6863      	ldr	r3, [r4, #4]
340070b6:	0458      	lsls	r0, r3, #17
340070b8:	d544      	bpl.n	34007144 <HAL_RCCEx_PeriphCLKConfig+0x1b18>
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
340070ba:	f8d4 3168 	ldr.w	r3, [r4, #360]	@ 0x168
340070be:	4a36      	ldr	r2, [pc, #216]	@ (34007198 <HAL_RCCEx_PeriphCLKConfig+0x1b6c>)
340070c0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340070c4:	4291      	cmp	r1, r2
340070c6:	d00e      	beq.n	340070e6 <HAL_RCCEx_PeriphCLKConfig+0x1aba>
340070c8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
340070cc:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340070d0:	4291      	cmp	r1, r2
340070d2:	d008      	beq.n	340070e6 <HAL_RCCEx_PeriphCLKConfig+0x1aba>
340070d4:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
340070d8:	4293      	cmp	r3, r2
340070da:	d004      	beq.n	340070e6 <HAL_RCCEx_PeriphCLKConfig+0x1aba>
340070dc:	f640 0128 	movw	r1, #2088	@ 0x828
340070e0:	4824      	ldr	r0, [pc, #144]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
340070e2:	f7fa fb01 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC9)
340070e6:	f8d4 3168 	ldr.w	r3, [r4, #360]	@ 0x168
340070ea:	4a2c      	ldr	r2, [pc, #176]	@ (3400719c <HAL_RCCEx_PeriphCLKConfig+0x1b70>)
340070ec:	4293      	cmp	r3, r2
340070ee:	f041 8182 	bne.w	340083f6 <HAL_RCCEx_PeriphCLKConfig+0x2dca>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
340070f2:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
340070f4:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340070f8:	d004      	beq.n	34007104 <HAL_RCCEx_PeriphCLKConfig+0x1ad8>
340070fa:	f640 012d 	movw	r1, #2093	@ 0x82d
340070fe:	481d      	ldr	r0, [pc, #116]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34007100:	f7fa faf2 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34007104:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34007106:	3b01      	subs	r3, #1
34007108:	2bff      	cmp	r3, #255	@ 0xff
3400710a:	d904      	bls.n	34007116 <HAL_RCCEx_PeriphCLKConfig+0x1aea>
3400710c:	f640 012e 	movw	r1, #2094	@ 0x82e
34007110:	4818      	ldr	r0, [pc, #96]	@ (34007174 <HAL_RCCEx_PeriphCLKConfig+0x1b48>)
34007112:	f7fa fae9 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34007116:	4a19      	ldr	r2, [pc, #100]	@ (3400717c <HAL_RCCEx_PeriphCLKConfig+0x1b50>)
34007118:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
3400711a:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
3400711e:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007120:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007124:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007128:	3901      	subs	r1, #1
3400712a:	4303      	orrs	r3, r0
3400712c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007130:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34007134:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34007138:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
3400713c:	f8d4 0168 	ldr.w	r0, [r4, #360]	@ 0x168
34007140:	f7fe f990 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
34007144:	6863      	ldr	r3, [r4, #4]
34007146:	0419      	lsls	r1, r3, #16
34007148:	d560      	bpl.n	3400720c <HAL_RCCEx_PeriphCLKConfig+0x1be0>
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
3400714a:	f8d4 316c 	ldr.w	r3, [r4, #364]	@ 0x16c
3400714e:	4a14      	ldr	r2, [pc, #80]	@ (340071a0 <HAL_RCCEx_PeriphCLKConfig+0x1b74>)
34007150:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
34007154:	4291      	cmp	r1, r2
34007156:	d02a      	beq.n	340071ae <HAL_RCCEx_PeriphCLKConfig+0x1b82>
34007158:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
3400715c:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34007160:	4291      	cmp	r1, r2
34007162:	d024      	beq.n	340071ae <HAL_RCCEx_PeriphCLKConfig+0x1b82>
34007164:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34007168:	4293      	cmp	r3, r2
3400716a:	d020      	beq.n	340071ae <HAL_RCCEx_PeriphCLKConfig+0x1b82>
3400716c:	e01a      	b.n	340071a4 <HAL_RCCEx_PeriphCLKConfig+0x1b78>
3400716e:	bf00      	nop
34007170:	07000830 	.word	0x07000830
34007174:	34011191 	.word	0x34011191
34007178:	07020830 	.word	0x07020830
3400717c:	56028000 	.word	0x56028000
34007180:	07000c30 	.word	0x07000c30
34007184:	07020c30 	.word	0x07020c30
34007188:	07001030 	.word	0x07001030
3400718c:	07021030 	.word	0x07021030
34007190:	07001430 	.word	0x07001430
34007194:	07021430 	.word	0x07021430
34007198:	07001830 	.word	0x07001830
3400719c:	07021830 	.word	0x07021830
340071a0:	07001c30 	.word	0x07001c30
340071a4:	f640 0155 	movw	r1, #2133	@ 0x855
340071a8:	48bb      	ldr	r0, [pc, #748]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340071aa:	f7fa fa9d 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC9)
340071ae:	f8d4 316c 	ldr.w	r3, [r4, #364]	@ 0x16c
340071b2:	4aba      	ldr	r2, [pc, #744]	@ (3400749c <HAL_RCCEx_PeriphCLKConfig+0x1e70>)
340071b4:	4293      	cmp	r3, r2
340071b6:	f041 814f 	bne.w	34008458 <HAL_RCCEx_PeriphCLKConfig+0x2e2c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
340071ba:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
340071bc:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340071c0:	d004      	beq.n	340071cc <HAL_RCCEx_PeriphCLKConfig+0x1ba0>
340071c2:	f640 015a 	movw	r1, #2138	@ 0x85a
340071c6:	48b4      	ldr	r0, [pc, #720]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340071c8:	f7fa fa8e 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
340071cc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
340071ce:	3b01      	subs	r3, #1
340071d0:	2bff      	cmp	r3, #255	@ 0xff
340071d2:	d904      	bls.n	340071de <HAL_RCCEx_PeriphCLKConfig+0x1bb2>
340071d4:	f640 015b 	movw	r1, #2139	@ 0x85b
340071d8:	48af      	ldr	r0, [pc, #700]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340071da:	f7fa fa85 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
340071de:	4ab0      	ldr	r2, [pc, #704]	@ (340074a0 <HAL_RCCEx_PeriphCLKConfig+0x1e74>)
340071e0:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
340071e2:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
340071e6:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
340071e8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340071ec:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340071f0:	3901      	subs	r1, #1
340071f2:	4303      	orrs	r3, r0
340071f4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340071f8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
340071fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34007200:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34007204:	f8d4 016c 	ldr.w	r0, [r4, #364]	@ 0x16c
34007208:	f7fe f92c 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
3400720c:	6863      	ldr	r3, [r4, #4]
3400720e:	03da      	lsls	r2, r3, #15
34007210:	d544      	bpl.n	3400729c <HAL_RCCEx_PeriphCLKConfig+0x1c70>
    assert_param(IS_RCC_UART9CLKSOURCE(PeriphClkInit->Uart9ClockSelection));
34007212:	f8d4 3170 	ldr.w	r3, [r4, #368]	@ 0x170
34007216:	4aa3      	ldr	r2, [pc, #652]	@ (340074a4 <HAL_RCCEx_PeriphCLKConfig+0x1e78>)
34007218:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
3400721c:	4291      	cmp	r1, r2
3400721e:	d00e      	beq.n	3400723e <HAL_RCCEx_PeriphCLKConfig+0x1c12>
34007220:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34007224:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
34007228:	4291      	cmp	r1, r2
3400722a:	d008      	beq.n	3400723e <HAL_RCCEx_PeriphCLKConfig+0x1c12>
3400722c:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
34007230:	4293      	cmp	r3, r2
34007232:	d004      	beq.n	3400723e <HAL_RCCEx_PeriphCLKConfig+0x1c12>
34007234:	f640 0182 	movw	r1, #2178	@ 0x882
34007238:	4897      	ldr	r0, [pc, #604]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
3400723a:	f7fa fa55 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC9)
3400723e:	f8d4 3170 	ldr.w	r3, [r4, #368]	@ 0x170
34007242:	4a99      	ldr	r2, [pc, #612]	@ (340074a8 <HAL_RCCEx_PeriphCLKConfig+0x1e7c>)
34007244:	4293      	cmp	r3, r2
34007246:	f041 8138 	bne.w	340084ba <HAL_RCCEx_PeriphCLKConfig+0x2e8e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400724a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
3400724c:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007250:	d004      	beq.n	3400725c <HAL_RCCEx_PeriphCLKConfig+0x1c30>
34007252:	f640 0187 	movw	r1, #2183	@ 0x887
34007256:	4890      	ldr	r0, [pc, #576]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
34007258:	f7fa fa46 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400725c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400725e:	3b01      	subs	r3, #1
34007260:	2bff      	cmp	r3, #255	@ 0xff
34007262:	d904      	bls.n	3400726e <HAL_RCCEx_PeriphCLKConfig+0x1c42>
34007264:	f640 0188 	movw	r1, #2184	@ 0x888
34007268:	488b      	ldr	r0, [pc, #556]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
3400726a:	f7fa fa3d 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
3400726e:	4a8c      	ldr	r2, [pc, #560]	@ (340074a0 <HAL_RCCEx_PeriphCLKConfig+0x1e74>)
34007270:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34007272:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34007276:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007278:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400727c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007280:	3901      	subs	r1, #1
34007282:	4303      	orrs	r3, r0
34007284:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007288:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
3400728c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34007290:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34007294:	f8d4 0170 	ldr.w	r0, [r4, #368]	@ 0x170
34007298:	f7fe f8e4 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
3400729c:	6863      	ldr	r3, [r4, #4]
3400729e:	039b      	lsls	r3, r3, #14
340072a0:	d544      	bpl.n	3400732c <HAL_RCCEx_PeriphCLKConfig+0x1d00>
    assert_param(IS_RCC_USART10CLKSOURCE(PeriphClkInit->Usart10ClockSelection));
340072a2:	f8d4 3174 	ldr.w	r3, [r4, #372]	@ 0x174
340072a6:	4a81      	ldr	r2, [pc, #516]	@ (340074ac <HAL_RCCEx_PeriphCLKConfig+0x1e80>)
340072a8:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340072ac:	4291      	cmp	r1, r2
340072ae:	d00e      	beq.n	340072ce <HAL_RCCEx_PeriphCLKConfig+0x1ca2>
340072b0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
340072b4:	f502 2280 	add.w	r2, r2, #262144	@ 0x40000
340072b8:	4291      	cmp	r1, r2
340072ba:	d008      	beq.n	340072ce <HAL_RCCEx_PeriphCLKConfig+0x1ca2>
340072bc:	f502 3200 	add.w	r2, r2, #131072	@ 0x20000
340072c0:	4293      	cmp	r3, r2
340072c2:	d004      	beq.n	340072ce <HAL_RCCEx_PeriphCLKConfig+0x1ca2>
340072c4:	f640 01af 	movw	r1, #2223	@ 0x8af
340072c8:	4873      	ldr	r0, [pc, #460]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340072ca:	f7fa fa0d 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC9)
340072ce:	f8d4 3174 	ldr.w	r3, [r4, #372]	@ 0x174
340072d2:	4a77      	ldr	r2, [pc, #476]	@ (340074b0 <HAL_RCCEx_PeriphCLKConfig+0x1e84>)
340072d4:	4293      	cmp	r3, r2
340072d6:	f041 8121 	bne.w	3400851c <HAL_RCCEx_PeriphCLKConfig+0x2ef0>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
340072da:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
340072dc:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340072e0:	d004      	beq.n	340072ec <HAL_RCCEx_PeriphCLKConfig+0x1cc0>
340072e2:	f640 01b4 	movw	r1, #2228	@ 0x8b4
340072e6:	486c      	ldr	r0, [pc, #432]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340072e8:	f7fa f9fe 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
340072ec:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
340072ee:	3b01      	subs	r3, #1
340072f0:	2bff      	cmp	r3, #255	@ 0xff
340072f2:	d904      	bls.n	340072fe <HAL_RCCEx_PeriphCLKConfig+0x1cd2>
340072f4:	f640 01b5 	movw	r1, #2229	@ 0x8b5
340072f8:	4867      	ldr	r0, [pc, #412]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340072fa:	f7fa f9f5 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
340072fe:	4a68      	ldr	r2, [pc, #416]	@ (340074a0 <HAL_RCCEx_PeriphCLKConfig+0x1e74>)
34007300:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34007302:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34007306:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007308:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400730c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007310:	3901      	subs	r1, #1
34007312:	4303      	orrs	r3, r0
34007314:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007318:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
3400731c:	f44f 7380 	mov.w	r3, #256	@ 0x100
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34007320:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
  LL_RCC_SetClockSource(ClkSource);
34007324:	f8d4 0174 	ldr.w	r0, [r4, #372]	@ 0x174
34007328:	f7fe f89c 	bl	34005464 <LL_RCC_SetClockSource>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY1) == RCC_PERIPHCLK_USBPHY1)
3400732c:	6863      	ldr	r3, [r4, #4]
3400732e:	035e      	lsls	r6, r3, #13
34007330:	d51e      	bpl.n	34007370 <HAL_RCCEx_PeriphCLKConfig+0x1d44>
    assert_param(IS_RCC_USBPHY1CLKSOURCE(PeriphClkInit->UsbPhy1ClockSelection));
34007332:	f8d4 3178 	ldr.w	r3, [r4, #376]	@ 0x178
34007336:	4a5f      	ldr	r2, [pc, #380]	@ (340074b4 <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
34007338:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
3400733c:	4291      	cmp	r1, r2
3400733e:	d00a      	beq.n	34007356 <HAL_RCCEx_PeriphCLKConfig+0x1d2a>
34007340:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
34007344:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
34007348:	4293      	cmp	r3, r2
3400734a:	d004      	beq.n	34007356 <HAL_RCCEx_PeriphCLKConfig+0x1d2a>
3400734c:	f640 01dc 	movw	r1, #2268	@ 0x8dc
34007350:	4851      	ldr	r0, [pc, #324]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
34007352:	f7fa f9c9 	bl	340016e8 <assert_failed>
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
34007356:	f8d4 0178 	ldr.w	r0, [r4, #376]	@ 0x178
  LL_RCC_SetClockSource(ClkSource);
3400735a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
3400735e:	f7fe f881 	bl	34005464 <LL_RCC_SetClockSource>
34007362:	f8d4 3178 	ldr.w	r3, [r4, #376]	@ 0x178
34007366:	2b00      	cmp	r3, #0
34007368:	f281 8109 	bge.w	3400857e <HAL_RCCEx_PeriphCLKConfig+0x2f52>
3400736c:	f7fe f84a 	bl	34005404 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHY2) == RCC_PERIPHCLK_USBPHY2)
34007370:	6863      	ldr	r3, [r4, #4]
34007372:	02d8      	lsls	r0, r3, #11
34007374:	d51e      	bpl.n	340073b4 <HAL_RCCEx_PeriphCLKConfig+0x1d88>
    assert_param(IS_RCC_USBPHY2CLKSOURCE(PeriphClkInit->UsbPhy2ClockSelection));
34007376:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
3400737a:	4a4f      	ldr	r2, [pc, #316]	@ (340074b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8c>)
3400737c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
34007380:	4291      	cmp	r1, r2
34007382:	d00a      	beq.n	3400739a <HAL_RCCEx_PeriphCLKConfig+0x1d6e>
34007384:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
34007388:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
3400738c:	4293      	cmp	r3, r2
3400738e:	d004      	beq.n	3400739a <HAL_RCCEx_PeriphCLKConfig+0x1d6e>
34007390:	f640 01e6 	movw	r1, #2278	@ 0x8e6
34007394:	4840      	ldr	r0, [pc, #256]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
34007396:	f7fa f9a7 	bl	340016e8 <assert_failed>
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
3400739a:	f8d4 0180 	ldr.w	r0, [r4, #384]	@ 0x180
3400739e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
340073a2:	f7fe f85f 	bl	34005464 <LL_RCC_SetClockSource>
340073a6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
340073aa:	2b00      	cmp	r3, #0
340073ac:	f281 80eb 	bge.w	34008586 <HAL_RCCEx_PeriphCLKConfig+0x2f5a>
340073b0:	f7fe f828 	bl	34005404 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS1) == RCC_PERIPHCLK_USBOTGHS1)
340073b4:	6863      	ldr	r3, [r4, #4]
340073b6:	0319      	lsls	r1, r3, #12
340073b8:	d549      	bpl.n	3400744e <HAL_RCCEx_PeriphCLKConfig+0x1e22>
    assert_param(IS_RCC_USBOTGHS1CLKSOURCE(PeriphClkInit->UsbOtgHs1ClockSelection));
340073ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
340073be:	4a3f      	ldr	r2, [pc, #252]	@ (340074bc <HAL_RCCEx_PeriphCLKConfig+0x1e90>)
340073c0:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
340073c4:	4291      	cmp	r1, r2
340073c6:	d00a      	beq.n	340073de <HAL_RCCEx_PeriphCLKConfig+0x1db2>
340073c8:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
340073cc:	f502 3240 	add.w	r2, r2, #196608	@ 0x30000
340073d0:	4293      	cmp	r3, r2
340073d2:	d004      	beq.n	340073de <HAL_RCCEx_PeriphCLKConfig+0x1db2>
340073d4:	f44f 610f 	mov.w	r1, #2288	@ 0x8f0
340073d8:	482f      	ldr	r0, [pc, #188]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340073da:	f7fa f985 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_IC15)
340073de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
340073e2:	4a37      	ldr	r2, [pc, #220]	@ (340074c0 <HAL_RCCEx_PeriphCLKConfig+0x1e94>)
340073e4:	4293      	cmp	r3, r2
340073e6:	f041 80d2 	bne.w	3400858e <HAL_RCCEx_PeriphCLKConfig+0x2f62>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
340073ea:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
340073ec:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340073f0:	d004      	beq.n	340073fc <HAL_RCCEx_PeriphCLKConfig+0x1dd0>
340073f2:	f640 01f5 	movw	r1, #2293	@ 0x8f5
340073f6:	4828      	ldr	r0, [pc, #160]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
340073f8:	f7fa f976 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340073fc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
340073fe:	3b01      	subs	r3, #1
34007400:	2bff      	cmp	r3, #255	@ 0xff
34007402:	d904      	bls.n	3400740e <HAL_RCCEx_PeriphCLKConfig+0x1de2>
34007404:	f640 01f6 	movw	r1, #2294	@ 0x8f6
34007408:	4823      	ldr	r0, [pc, #140]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
3400740a:	f7fa f96d 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
3400740e:	4a24      	ldr	r2, [pc, #144]	@ (340074a0 <HAL_RCCEx_PeriphCLKConfig+0x1e74>)
34007410:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007412:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007416:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007418:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400741c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007420:	3901      	subs	r1, #1
34007422:	4303      	orrs	r3, r0
34007424:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007428:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
3400742c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007430:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
34007434:	f8d4 017c 	ldr.w	r0, [r4, #380]	@ 0x17c
  LL_RCC_SetClockSource(ClkSource);
34007438:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
3400743c:	f7fe f812 	bl	34005464 <LL_RCC_SetClockSource>
34007440:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
34007444:	2b00      	cmp	r3, #0
34007446:	f281 80ab 	bge.w	340085a0 <HAL_RCCEx_PeriphCLKConfig+0x2f74>
3400744a:	f7fd ffdb 	bl	34005404 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGHS2) == RCC_PERIPHCLK_USBOTGHS2)
3400744e:	6863      	ldr	r3, [r4, #4]
34007450:	029a      	lsls	r2, r3, #10
34007452:	d564      	bpl.n	3400751e <HAL_RCCEx_PeriphCLKConfig+0x1ef2>
    assert_param(IS_RCC_USBOTGHS2CLKSOURCE(PeriphClkInit->UsbOtgHs2ClockSelection));
34007454:	f8d4 3184 	ldr.w	r3, [r4, #388]	@ 0x184
34007458:	4a1a      	ldr	r2, [pc, #104]	@ (340074c4 <HAL_RCCEx_PeriphCLKConfig+0x1e98>)
3400745a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
3400745e:	4291      	cmp	r1, r2
34007460:	d00a      	beq.n	34007478 <HAL_RCCEx_PeriphCLKConfig+0x1e4c>
34007462:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
34007466:	f502 3240 	add.w	r2, r2, #196608	@ 0x30000
3400746a:	4293      	cmp	r3, r2
3400746c:	d004      	beq.n	34007478 <HAL_RCCEx_PeriphCLKConfig+0x1e4c>
3400746e:	f44f 6111 	mov.w	r1, #2320	@ 0x910
34007472:	4809      	ldr	r0, [pc, #36]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
34007474:	f7fa f938 	bl	340016e8 <assert_failed>
    if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_IC15)
34007478:	f8d4 3184 	ldr.w	r3, [r4, #388]	@ 0x184
3400747c:	4a12      	ldr	r2, [pc, #72]	@ (340074c8 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>)
3400747e:	4293      	cmp	r3, r2
34007480:	f041 8092 	bne.w	340085a8 <HAL_RCCEx_PeriphCLKConfig+0x2f7c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007484:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007486:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400748a:	d01f      	beq.n	340074cc <HAL_RCCEx_PeriphCLKConfig+0x1ea0>
3400748c:	f640 1115 	movw	r1, #2325	@ 0x915
34007490:	4801      	ldr	r0, [pc, #4]	@ (34007498 <HAL_RCCEx_PeriphCLKConfig+0x1e6c>)
34007492:	f7fa f929 	bl	340016e8 <assert_failed>
34007496:	e019      	b.n	340074cc <HAL_RCCEx_PeriphCLKConfig+0x1ea0>
34007498:	34011191 	.word	0x34011191
3400749c:	07021c30 	.word	0x07021c30
340074a0:	56028000 	.word	0x56028000
340074a4:	07000034 	.word	0x07000034
340074a8:	07020034 	.word	0x07020034
340074ac:	07000434 	.word	0x07000434
340074b0:	07020434 	.word	0x07020434
340074b4:	01001014 	.word	0x01001014
340074b8:	01001814 	.word	0x01001814
340074bc:	03000c14 	.word	0x03000c14
340074c0:	03020c14 	.word	0x03020c14
340074c4:	03001414 	.word	0x03001414
340074c8:	03021414 	.word	0x03021414
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340074cc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
340074ce:	3b01      	subs	r3, #1
340074d0:	2bff      	cmp	r3, #255	@ 0xff
340074d2:	d904      	bls.n	340074de <HAL_RCCEx_PeriphCLKConfig+0x1eb2>
340074d4:	f640 1116 	movw	r1, #2326	@ 0x916
340074d8:	48b1      	ldr	r0, [pc, #708]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
340074da:	f7fa f905 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
340074de:	4ab1      	ldr	r2, [pc, #708]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
340074e0:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
340074e2:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
340074e6:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
340074e8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340074ec:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340074f0:	3901      	subs	r1, #1
340074f2:	4303      	orrs	r3, r0
340074f4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340074f8:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
340074fc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007500:	f8c2 3a40 	str.w	r3, [r2, #2624]	@ 0xa40
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
34007504:	f8d4 0184 	ldr.w	r0, [r4, #388]	@ 0x184
  LL_RCC_SetClockSource(ClkSource);
34007508:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
3400750c:	f7fd ffaa 	bl	34005464 <LL_RCC_SetClockSource>
34007510:	f8d4 3184 	ldr.w	r3, [r4, #388]	@ 0x184
34007514:	2b00      	cmp	r3, #0
34007516:	f281 8050 	bge.w	340085ba <HAL_RCCEx_PeriphCLKConfig+0x2f8e>
3400751a:	f7fd ff73 	bl	34005404 <LL_RCC_HSE_SelectHSEDiv2AsDiv2Clock>
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
3400751e:	6863      	ldr	r3, [r4, #4]
34007520:	061b      	lsls	r3, r3, #24
34007522:	d511      	bpl.n	34007548 <HAL_RCCEx_PeriphCLKConfig+0x1f1c>
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
34007524:	f8d4 318c 	ldr.w	r3, [r4, #396]	@ 0x18c
34007528:	2b03      	cmp	r3, #3
3400752a:	d904      	bls.n	34007536 <HAL_RCCEx_PeriphCLKConfig+0x1f0a>
3400752c:	f44f 6113 	mov.w	r1, #2352	@ 0x930
34007530:	489b      	ldr	r0, [pc, #620]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007532:	f7fa f8d9 	bl	340016e8 <assert_failed>
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_TIMPRE, Prescaler << RCC_CFGR2_TIMPRE_Pos);
34007536:	4a9b      	ldr	r2, [pc, #620]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
34007538:	f8d4 118c 	ldr.w	r1, [r4, #396]	@ 0x18c
3400753c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
3400753e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
34007542:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
34007546:	6253      	str	r3, [r2, #36]	@ 0x24
}
34007548:	1e28      	subs	r0, r5, #0
3400754a:	bf18      	it	ne
3400754c:	2001      	movne	r0, #1
3400754e:	bd70      	pop	{r4, r5, r6, pc}
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC10].ClockSelection));
34007550:	6d23      	ldr	r3, [r4, #80]	@ 0x50
34007552:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007556:	d003      	beq.n	34007560 <HAL_RCCEx_PeriphCLKConfig+0x1f34>
34007558:	21e6      	movs	r1, #230	@ 0xe6
3400755a:	4891      	ldr	r0, [pc, #580]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
3400755c:	f7fa f8c4 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC10].ClockDivider));
34007560:	6d63      	ldr	r3, [r4, #84]	@ 0x54
34007562:	3b01      	subs	r3, #1
34007564:	2bff      	cmp	r3, #255	@ 0xff
34007566:	d903      	bls.n	34007570 <HAL_RCCEx_PeriphCLKConfig+0x1f44>
34007568:	21e7      	movs	r1, #231	@ 0xe7
3400756a:	488d      	ldr	r0, [pc, #564]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
3400756c:	f7fa f8bc 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL | RCC_IC10CFGR_IC10INT,
34007570:	4a8c      	ldr	r2, [pc, #560]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
34007572:	6d61      	ldr	r1, [r4, #84]	@ 0x54
34007574:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
34007578:	6d20      	ldr	r0, [r4, #80]	@ 0x50
3400757a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400757e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007582:	3901      	subs	r1, #1
34007584:	4303      	orrs	r3, r0
34007586:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400758a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC10ENS);
3400758e:	f44f 7300 	mov.w	r3, #512	@ 0x200
34007592:	f7fe b941 	b.w	34005818 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007596:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007598:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400759c:	d003      	beq.n	340075a6 <HAL_RCCEx_PeriphCLKConfig+0x1f7a>
3400759e:	21f3      	movs	r1, #243	@ 0xf3
340075a0:	487f      	ldr	r0, [pc, #508]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
340075a2:	f7fa f8a1 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340075a6:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
340075a8:	3b01      	subs	r3, #1
340075aa:	2bff      	cmp	r3, #255	@ 0xff
340075ac:	d903      	bls.n	340075b6 <HAL_RCCEx_PeriphCLKConfig+0x1f8a>
340075ae:	21f4      	movs	r1, #244	@ 0xf4
340075b0:	487b      	ldr	r0, [pc, #492]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
340075b2:	f7fa f899 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
340075b6:	4a7b      	ldr	r2, [pc, #492]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
340075b8:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
340075ba:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
340075be:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
340075c0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340075c4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340075c8:	3901      	subs	r1, #1
340075ca:	4303      	orrs	r3, r0
340075cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340075d0:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
340075d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
340075d8:	f7fe b91e 	b.w	34005818 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC19].ClockSelection));
340075dc:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
340075e0:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340075e4:	d004      	beq.n	340075f0 <HAL_RCCEx_PeriphCLKConfig+0x1fc4>
340075e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
340075ea:	486d      	ldr	r0, [pc, #436]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
340075ec:	f7fa f87c 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC19].ClockDivider));
340075f0:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
340075f4:	3b01      	subs	r3, #1
340075f6:	2bff      	cmp	r3, #255	@ 0xff
340075f8:	d904      	bls.n	34007604 <HAL_RCCEx_PeriphCLKConfig+0x1fd8>
340075fa:	f240 1101 	movw	r1, #257	@ 0x101
340075fe:	4868      	ldr	r0, [pc, #416]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007600:	f7fa f872 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL | RCC_IC19CFGR_IC19INT,
34007604:	4a67      	ldr	r2, [pc, #412]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
34007606:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
3400760a:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
3400760e:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
34007612:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007616:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400761a:	3901      	subs	r1, #1
3400761c:	4303      	orrs	r3, r0
3400761e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007622:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC19ENS);
34007626:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
3400762a:	f7fe b8f5 	b.w	34005818 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC20].ClockSelection));
3400762e:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
34007632:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007636:	d004      	beq.n	34007642 <HAL_RCCEx_PeriphCLKConfig+0x2016>
34007638:	f240 110d 	movw	r1, #269	@ 0x10d
3400763c:	4858      	ldr	r0, [pc, #352]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
3400763e:	f7fa f853 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC20].ClockDivider));
34007642:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
34007646:	3b01      	subs	r3, #1
34007648:	2bff      	cmp	r3, #255	@ 0xff
3400764a:	d904      	bls.n	34007656 <HAL_RCCEx_PeriphCLKConfig+0x202a>
3400764c:	f44f 7187 	mov.w	r1, #270	@ 0x10e
34007650:	4853      	ldr	r0, [pc, #332]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007652:	f7fa f849 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL | RCC_IC20CFGR_IC20INT,
34007656:	4a53      	ldr	r2, [pc, #332]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
34007658:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
3400765c:	f8d2 3110 	ldr.w	r3, [r2, #272]	@ 0x110
34007660:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
34007664:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007668:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400766c:	3901      	subs	r1, #1
3400766e:	4303      	orrs	r3, r0
34007670:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007674:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC20ENS);
34007678:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
3400767c:	f7fe b8cc 	b.w	34005818 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_IC4)
34007680:	4a49      	ldr	r2, [pc, #292]	@ (340077a8 <HAL_RCCEx_PeriphCLKConfig+0x217c>)
34007682:	4293      	cmp	r3, r2
34007684:	d123      	bne.n	340076ce <HAL_RCCEx_PeriphCLKConfig+0x20a2>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
34007686:	6a23      	ldr	r3, [r4, #32]
34007688:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400768c:	d004      	beq.n	34007698 <HAL_RCCEx_PeriphCLKConfig+0x206c>
3400768e:	f44f 719b 	mov.w	r1, #310	@ 0x136
34007692:	4843      	ldr	r0, [pc, #268]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007694:	f7fa f828 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
34007698:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400769a:	3b01      	subs	r3, #1
3400769c:	2bff      	cmp	r3, #255	@ 0xff
3400769e:	d904      	bls.n	340076aa <HAL_RCCEx_PeriphCLKConfig+0x207e>
340076a0:	f240 1137 	movw	r1, #311	@ 0x137
340076a4:	483e      	ldr	r0, [pc, #248]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
340076a6:	f7fa f81f 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
340076aa:	4a3e      	ldr	r2, [pc, #248]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
340076ac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
340076ae:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
340076b2:	6a20      	ldr	r0, [r4, #32]
340076b4:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340076b8:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340076bc:	3901      	subs	r1, #1
340076be:	4303      	orrs	r3, r0
340076c0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340076c4:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
340076c8:	2308      	movs	r3, #8
340076ca:	f7fe b8e8 	b.w	3400589e <HAL_RCCEx_PeriphCLKConfig+0x272>
    else if (PeriphClkInit->Xspi1ClockSelection == RCC_XSPI1CLKSOURCE_CLKP)
340076ce:	4a37      	ldr	r2, [pc, #220]	@ (340077ac <HAL_RCCEx_PeriphCLKConfig+0x2180>)
340076d0:	4293      	cmp	r3, r2
  * @rmtoll MISCENSR      PERENS        LL_RCC_CLKP_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_CLKP_Enable(void)
{
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340076d2:	bf02      	ittt	eq
340076d4:	2240      	moveq	r2, #64	@ 0x40
340076d6:	4b33      	ldreq	r3, [pc, #204]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
340076d8:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340076dc:	f7fe b8e1 	b.w	340058a2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_IC4)
340076e0:	4a33      	ldr	r2, [pc, #204]	@ (340077b0 <HAL_RCCEx_PeriphCLKConfig+0x2184>)
340076e2:	4293      	cmp	r3, r2
340076e4:	d123      	bne.n	3400772e <HAL_RCCEx_PeriphCLKConfig+0x2102>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
340076e6:	6a23      	ldr	r3, [r4, #32]
340076e8:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340076ec:	d004      	beq.n	340076f8 <HAL_RCCEx_PeriphCLKConfig+0x20cc>
340076ee:	f240 1163 	movw	r1, #355	@ 0x163
340076f2:	482b      	ldr	r0, [pc, #172]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
340076f4:	f7f9 fff8 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
340076f8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
340076fa:	3b01      	subs	r3, #1
340076fc:	2bff      	cmp	r3, #255	@ 0xff
340076fe:	d904      	bls.n	3400770a <HAL_RCCEx_PeriphCLKConfig+0x20de>
34007700:	f44f 71b2 	mov.w	r1, #356	@ 0x164
34007704:	4826      	ldr	r0, [pc, #152]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007706:	f7f9 ffef 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400770a:	4a26      	ldr	r2, [pc, #152]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
3400770c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400770e:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
34007712:	6a20      	ldr	r0, [r4, #32]
34007714:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007718:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400771c:	3901      	subs	r1, #1
3400771e:	4303      	orrs	r3, r0
34007720:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007724:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34007728:	2308      	movs	r3, #8
3400772a:	f7fe b8f5 	b.w	34005918 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
    else if (PeriphClkInit->Xspi2ClockSelection == RCC_XSPI2CLKSOURCE_CLKP)
3400772e:	4a21      	ldr	r2, [pc, #132]	@ (340077b4 <HAL_RCCEx_PeriphCLKConfig+0x2188>)
34007730:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007732:	bf02      	ittt	eq
34007734:	2240      	moveq	r2, #64	@ 0x40
34007736:	4b1b      	ldreq	r3, [pc, #108]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
34007738:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
3400773c:	f7fe b8ee 	b.w	3400591c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_IC4)
34007740:	4a1d      	ldr	r2, [pc, #116]	@ (340077b8 <HAL_RCCEx_PeriphCLKConfig+0x218c>)
34007742:	4293      	cmp	r3, r2
34007744:	d123      	bne.n	3400778e <HAL_RCCEx_PeriphCLKConfig+0x2162>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
34007746:	6a23      	ldr	r3, [r4, #32]
34007748:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400774c:	d004      	beq.n	34007758 <HAL_RCCEx_PeriphCLKConfig+0x212c>
3400774e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
34007752:	4813      	ldr	r0, [pc, #76]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007754:	f7f9 ffc8 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
34007758:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400775a:	3b01      	subs	r3, #1
3400775c:	2bff      	cmp	r3, #255	@ 0xff
3400775e:	d904      	bls.n	3400776a <HAL_RCCEx_PeriphCLKConfig+0x213e>
34007760:	f240 1191 	movw	r1, #401	@ 0x191
34007764:	480e      	ldr	r0, [pc, #56]	@ (340077a0 <HAL_RCCEx_PeriphCLKConfig+0x2174>)
34007766:	f7f9 ffbf 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
3400776a:	4a0e      	ldr	r2, [pc, #56]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
3400776c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400776e:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
34007772:	6a20      	ldr	r0, [r4, #32]
34007774:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007778:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400777c:	3901      	subs	r1, #1
3400777e:	4303      	orrs	r3, r0
34007780:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007784:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34007788:	2308      	movs	r3, #8
3400778a:	f7fe b902 	b.w	34005992 <HAL_RCCEx_PeriphCLKConfig+0x366>
    else if (PeriphClkInit->Xspi3ClockSelection == RCC_XSPI3CLKSOURCE_CLKP)
3400778e:	4a0b      	ldr	r2, [pc, #44]	@ (340077bc <HAL_RCCEx_PeriphCLKConfig+0x2190>)
34007790:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007792:	bf02      	ittt	eq
34007794:	2240      	moveq	r2, #64	@ 0x40
34007796:	4b03      	ldreq	r3, [pc, #12]	@ (340077a4 <HAL_RCCEx_PeriphCLKConfig+0x2178>)
34007798:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
3400779c:	f7fe b8fb 	b.w	34005996 <HAL_RCCEx_PeriphCLKConfig+0x36a>
340077a0:	34011191 	.word	0x34011191
340077a4:	56028000 	.word	0x56028000
340077a8:	03030014 	.word	0x03030014
340077ac:	03010014 	.word	0x03010014
340077b0:	03030414 	.word	0x03030414
340077b4:	03010414 	.word	0x03010414
340077b8:	03030814 	.word	0x03030814
340077bc:	03010814 	.word	0x03010814
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_IC4)
340077c0:	2b30      	cmp	r3, #48	@ 0x30
340077c2:	d123      	bne.n	3400780c <HAL_RCCEx_PeriphCLKConfig+0x21e0>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC4].ClockSelection));
340077c4:	6a23      	ldr	r3, [r4, #32]
340077c6:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340077ca:	d004      	beq.n	340077d6 <HAL_RCCEx_PeriphCLKConfig+0x21aa>
340077cc:	f240 11bd 	movw	r1, #445	@ 0x1bd
340077d0:	48b2      	ldr	r0, [pc, #712]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
340077d2:	f7f9 ff89 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC4].ClockDivider));
340077d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
340077d8:	3b01      	subs	r3, #1
340077da:	2bff      	cmp	r3, #255	@ 0xff
340077dc:	d904      	bls.n	340077e8 <HAL_RCCEx_PeriphCLKConfig+0x21bc>
340077de:	f44f 71df 	mov.w	r1, #446	@ 0x1be
340077e2:	48ae      	ldr	r0, [pc, #696]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
340077e4:	f7f9 ff80 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL | RCC_IC4CFGR_IC4INT,
340077e8:	4aad      	ldr	r2, [pc, #692]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
340077ea:	6a61      	ldr	r1, [r4, #36]	@ 0x24
340077ec:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
340077f0:	6a20      	ldr	r0, [r4, #32]
340077f2:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340077f6:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340077fa:	3901      	subs	r1, #1
340077fc:	4303      	orrs	r3, r0
340077fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007802:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC4ENS);
34007806:	2308      	movs	r3, #8
34007808:	f7fe b8fd 	b.w	34005a06 <HAL_RCCEx_PeriphCLKConfig+0x3da>
    else if (PeriphClkInit->FmcClockSelection == RCC_FMCCLKSOURCE_CLKP)
3400780c:	2b10      	cmp	r3, #16
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400780e:	bf02      	ittt	eq
34007810:	2240      	moveq	r2, #64	@ 0x40
34007812:	4ba3      	ldreq	r3, [pc, #652]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007814:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007818:	f7fe b8f7 	b.w	34005a0a <HAL_RCCEx_PeriphCLKConfig+0x3de>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_IC5)
3400781c:	4aa1      	ldr	r2, [pc, #644]	@ (34007aa4 <HAL_RCCEx_PeriphCLKConfig+0x2478>)
3400781e:	4293      	cmp	r3, r2
34007820:	d123      	bne.n	3400786a <HAL_RCCEx_PeriphCLKConfig+0x223e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
34007822:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
34007824:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007828:	d004      	beq.n	34007834 <HAL_RCCEx_PeriphCLKConfig+0x2208>
3400782a:	f44f 71f5 	mov.w	r1, #490	@ 0x1ea
3400782e:	489b      	ldr	r0, [pc, #620]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34007830:	f7f9 ff5a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
34007834:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
34007836:	3b01      	subs	r3, #1
34007838:	2bff      	cmp	r3, #255	@ 0xff
3400783a:	d904      	bls.n	34007846 <HAL_RCCEx_PeriphCLKConfig+0x221a>
3400783c:	f240 11eb 	movw	r1, #491	@ 0x1eb
34007840:	4896      	ldr	r0, [pc, #600]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34007842:	f7f9 ff51 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
34007846:	4a96      	ldr	r2, [pc, #600]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007848:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
3400784a:	f8d2 30d4 	ldr.w	r3, [r2, #212]	@ 0xd4
3400784e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
34007850:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007854:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007858:	3901      	subs	r1, #1
3400785a:	4303      	orrs	r3, r0
3400785c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007860:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
34007864:	2310      	movs	r3, #16
34007866:	f7fe b911 	b.w	34005a8c <HAL_RCCEx_PeriphCLKConfig+0x460>
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_CLKP)
3400786a:	4a8f      	ldr	r2, [pc, #572]	@ (34007aa8 <HAL_RCCEx_PeriphCLKConfig+0x247c>)
3400786c:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400786e:	bf02      	ittt	eq
34007870:	2240      	moveq	r2, #64	@ 0x40
34007872:	4b8b      	ldreq	r3, [pc, #556]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007874:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007878:	f7fe b90a 	b.w	34005a90 <HAL_RCCEx_PeriphCLKConfig+0x464>
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_IC5)
3400787c:	4a8b      	ldr	r2, [pc, #556]	@ (34007aac <HAL_RCCEx_PeriphCLKConfig+0x2480>)
3400787e:	4293      	cmp	r3, r2
34007880:	d123      	bne.n	340078ca <HAL_RCCEx_PeriphCLKConfig+0x229e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC5].ClockSelection));
34007882:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
34007884:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007888:	d004      	beq.n	34007894 <HAL_RCCEx_PeriphCLKConfig+0x2268>
3400788a:	f240 2117 	movw	r1, #535	@ 0x217
3400788e:	4883      	ldr	r0, [pc, #524]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34007890:	f7f9 ff2a 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC5].ClockDivider));
34007894:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
34007896:	3b01      	subs	r3, #1
34007898:	2bff      	cmp	r3, #255	@ 0xff
3400789a:	d904      	bls.n	340078a6 <HAL_RCCEx_PeriphCLKConfig+0x227a>
3400789c:	f44f 7106 	mov.w	r1, #536	@ 0x218
340078a0:	487e      	ldr	r0, [pc, #504]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
340078a2:	f7f9 ff21 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL | RCC_IC5CFGR_IC5INT,
340078a6:	4a7e      	ldr	r2, [pc, #504]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
340078a8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
340078aa:	f8d2 30d4 	ldr.w	r3, [r2, #212]	@ 0xd4
340078ae:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
340078b0:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340078b4:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340078b8:	3901      	subs	r1, #1
340078ba:	4303      	orrs	r3, r0
340078bc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340078c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC5ENS);
340078c4:	2310      	movs	r3, #16
340078c6:	f7fe b938 	b.w	34005b3a <HAL_RCCEx_PeriphCLKConfig+0x50e>
    else if (PeriphClkInit->Sdmmc2ClockSelection == RCC_SDMMC2CLKSOURCE_CLKP)
340078ca:	4a79      	ldr	r2, [pc, #484]	@ (34007ab0 <HAL_RCCEx_PeriphCLKConfig+0x2484>)
340078cc:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340078ce:	bf02      	ittt	eq
340078d0:	2240      	moveq	r2, #64	@ 0x40
340078d2:	4b73      	ldreq	r3, [pc, #460]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
340078d4:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340078d8:	f7fe b931 	b.w	34005b3e <HAL_RCCEx_PeriphCLKConfig+0x512>
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_IC8)
340078dc:	2b30      	cmp	r3, #48	@ 0x30
340078de:	d123      	bne.n	34007928 <HAL_RCCEx_PeriphCLKConfig+0x22fc>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
340078e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
340078e2:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340078e6:	d004      	beq.n	340078f2 <HAL_RCCEx_PeriphCLKConfig+0x22c6>
340078e8:	f240 2145 	movw	r1, #581	@ 0x245
340078ec:	486b      	ldr	r0, [pc, #428]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
340078ee:	f7f9 fefb 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
340078f2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
340078f4:	3b01      	subs	r3, #1
340078f6:	2bff      	cmp	r3, #255	@ 0xff
340078f8:	d904      	bls.n	34007904 <HAL_RCCEx_PeriphCLKConfig+0x22d8>
340078fa:	f240 2146 	movw	r1, #582	@ 0x246
340078fe:	4867      	ldr	r0, [pc, #412]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34007900:	f7f9 fef2 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34007904:	4a66      	ldr	r2, [pc, #408]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007906:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34007908:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
3400790c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
3400790e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007912:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007916:	3901      	subs	r1, #1
34007918:	4303      	orrs	r3, r0
3400791a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400791e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34007922:	2380      	movs	r3, #128	@ 0x80
34007924:	f7fe b94f 	b.w	34005bc6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
    else if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_CLKP)
34007928:	2b10      	cmp	r3, #16
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400792a:	bf02      	ittt	eq
3400792c:	2240      	moveq	r2, #64	@ 0x40
3400792e:	4b5c      	ldreq	r3, [pc, #368]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007930:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007934:	f7fe b949 	b.w	34005bca <HAL_RCCEx_PeriphCLKConfig+0x59e>
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_IC8)
34007938:	2b03      	cmp	r3, #3
3400793a:	d123      	bne.n	34007984 <HAL_RCCEx_PeriphCLKConfig+0x2358>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
3400793c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3400793e:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007942:	d004      	beq.n	3400794e <HAL_RCCEx_PeriphCLKConfig+0x2322>
34007944:	f240 2173 	movw	r1, #627	@ 0x273
34007948:	4854      	ldr	r0, [pc, #336]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
3400794a:	f7f9 fecd 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
3400794e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34007950:	3b01      	subs	r3, #1
34007952:	2bff      	cmp	r3, #255	@ 0xff
34007954:	d904      	bls.n	34007960 <HAL_RCCEx_PeriphCLKConfig+0x2334>
34007956:	f44f 711d 	mov.w	r1, #628	@ 0x274
3400795a:	4850      	ldr	r0, [pc, #320]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
3400795c:	f7f9 fec4 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34007960:	4a4f      	ldr	r2, [pc, #316]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007962:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34007964:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34007968:	6c20      	ldr	r0, [r4, #64]	@ 0x40
3400796a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400796e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007972:	3901      	subs	r1, #1
34007974:	4303      	orrs	r3, r0
34007976:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400797a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
3400797e:	2380      	movs	r3, #128	@ 0x80
34007980:	f7fe b967 	b.w	34005c52 <HAL_RCCEx_PeriphCLKConfig+0x626>
    else if (PeriphClkInit->Adf1ClockSelection == RCC_ADF1CLKSOURCE_CLKP)
34007984:	2b01      	cmp	r3, #1
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007986:	bf02      	ittt	eq
34007988:	2240      	moveq	r2, #64	@ 0x40
3400798a:	4b45      	ldreq	r3, [pc, #276]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
3400798c:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007990:	f7fe b961 	b.w	34005c56 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    else if (PeriphClkInit->DcmippClockSelection == RCC_DCMIPPCLKSOURCE_CLKP)
34007994:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007998:	bf02      	ittt	eq
3400799a:	2240      	moveq	r2, #64	@ 0x40
3400799c:	4b40      	ldreq	r3, [pc, #256]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
3400799e:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340079a2:	f7fe b9ca 	b.w	34005d3a <HAL_RCCEx_PeriphCLKConfig+0x70e>
    else if (PeriphClkInit->Eth1ClockSelection == RCC_ETH1CLKSOURCE_CLKP)
340079a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340079aa:	bf02      	ittt	eq
340079ac:	2240      	moveq	r2, #64	@ 0x40
340079ae:	4b3c      	ldreq	r3, [pc, #240]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
340079b0:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340079b4:	f7fe ba03 	b.w	34005dbe <HAL_RCCEx_PeriphCLKConfig+0x792>
    else if (PeriphClkInit->Eth1PtpClockSelection == RCC_ETH1PTPCLKSOURCE_CLKP)
340079b8:	2b01      	cmp	r3, #1
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340079ba:	bf02      	ittt	eq
340079bc:	2240      	moveq	r2, #64	@ 0x40
340079be:	4b38      	ldreq	r3, [pc, #224]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
340079c0:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340079c4:	f7fe ba92 	b.w	34005eec <HAL_RCCEx_PeriphCLKConfig+0x8c0>
    else if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_CLKP)
340079c8:	2b01      	cmp	r3, #1
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340079ca:	bf02      	ittt	eq
340079cc:	2240      	moveq	r2, #64	@ 0x40
340079ce:	4b34      	ldreq	r3, [pc, #208]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
340079d0:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340079d4:	f7fe bad3 	b.w	34005f7e <HAL_RCCEx_PeriphCLKConfig+0x952>
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_IC15)
340079d8:	4a36      	ldr	r2, [pc, #216]	@ (34007ab4 <HAL_RCCEx_PeriphCLKConfig+0x2488>)
340079da:	4293      	cmp	r3, r2
340079dc:	d124      	bne.n	34007a28 <HAL_RCCEx_PeriphCLKConfig+0x23fc>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
340079de:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
340079e0:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340079e4:	d004      	beq.n	340079f0 <HAL_RCCEx_PeriphCLKConfig+0x23c4>
340079e6:	f240 314f 	movw	r1, #847	@ 0x34f
340079ea:	482c      	ldr	r0, [pc, #176]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
340079ec:	f7f9 fe7c 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
340079f0:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
340079f2:	3b01      	subs	r3, #1
340079f4:	2bff      	cmp	r3, #255	@ 0xff
340079f6:	d904      	bls.n	34007a02 <HAL_RCCEx_PeriphCLKConfig+0x23d6>
340079f8:	f44f 7154 	mov.w	r1, #848	@ 0x350
340079fc:	4827      	ldr	r0, [pc, #156]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
340079fe:	f7f9 fe73 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34007a02:	4a27      	ldr	r2, [pc, #156]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007a04:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007a06:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007a0a:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007a0c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007a10:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007a14:	3901      	subs	r1, #1
34007a16:	4303      	orrs	r3, r0
34007a18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007a1c:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34007a20:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007a24:	f7fe baf3 	b.w	3400600e <HAL_RCCEx_PeriphCLKConfig+0x9e2>
    else if (PeriphClkInit->I2c1ClockSelection == RCC_I2C1CLKSOURCE_CLKP)
34007a28:	4a23      	ldr	r2, [pc, #140]	@ (34007ab8 <HAL_RCCEx_PeriphCLKConfig+0x248c>)
34007a2a:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007a2c:	bf02      	ittt	eq
34007a2e:	2240      	moveq	r2, #64	@ 0x40
34007a30:	4b1b      	ldreq	r3, [pc, #108]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007a32:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007a36:	f7fe baec 	b.w	34006012 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_IC15)
34007a3a:	4a20      	ldr	r2, [pc, #128]	@ (34007abc <HAL_RCCEx_PeriphCLKConfig+0x2490>)
34007a3c:	4293      	cmp	r3, r2
34007a3e:	d124      	bne.n	34007a8a <HAL_RCCEx_PeriphCLKConfig+0x245e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007a40:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007a42:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007a46:	d004      	beq.n	34007a52 <HAL_RCCEx_PeriphCLKConfig+0x2426>
34007a48:	f44f 715f 	mov.w	r1, #892	@ 0x37c
34007a4c:	4813      	ldr	r0, [pc, #76]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34007a4e:	f7f9 fe4b 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34007a52:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34007a54:	3b01      	subs	r3, #1
34007a56:	2bff      	cmp	r3, #255	@ 0xff
34007a58:	d904      	bls.n	34007a64 <HAL_RCCEx_PeriphCLKConfig+0x2438>
34007a5a:	f240 317d 	movw	r1, #893	@ 0x37d
34007a5e:	480f      	ldr	r0, [pc, #60]	@ (34007a9c <HAL_RCCEx_PeriphCLKConfig+0x2470>)
34007a60:	f7f9 fe42 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34007a64:	4a0e      	ldr	r2, [pc, #56]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007a66:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007a68:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007a6c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007a6e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007a72:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007a76:	3901      	subs	r1, #1
34007a78:	4303      	orrs	r3, r0
34007a7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007a7e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34007a82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007a86:	f7fe bb06 	b.w	34006096 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
    else if (PeriphClkInit->I2c2ClockSelection == RCC_I2C2CLKSOURCE_CLKP)
34007a8a:	4a0d      	ldr	r2, [pc, #52]	@ (34007ac0 <HAL_RCCEx_PeriphCLKConfig+0x2494>)
34007a8c:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007a8e:	bf02      	ittt	eq
34007a90:	2240      	moveq	r2, #64	@ 0x40
34007a92:	4b03      	ldreq	r3, [pc, #12]	@ (34007aa0 <HAL_RCCEx_PeriphCLKConfig+0x2474>)
34007a94:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007a98:	f7fe baff 	b.w	3400609a <HAL_RCCEx_PeriphCLKConfig+0xa6e>
34007a9c:	34011191 	.word	0x34011191
34007aa0:	56028000 	.word	0x56028000
34007aa4:	0303001c 	.word	0x0303001c
34007aa8:	0301001c 	.word	0x0301001c
34007aac:	0303041c 	.word	0x0303041c
34007ab0:	0301041c 	.word	0x0301041c
34007ab4:	0703000c 	.word	0x0703000c
34007ab8:	0701000c 	.word	0x0701000c
34007abc:	0703040c 	.word	0x0703040c
34007ac0:	0701040c 	.word	0x0701040c
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_IC15)
34007ac4:	4ab1      	ldr	r2, [pc, #708]	@ (34007d8c <HAL_RCCEx_PeriphCLKConfig+0x2760>)
34007ac6:	4293      	cmp	r3, r2
34007ac8:	d124      	bne.n	34007b14 <HAL_RCCEx_PeriphCLKConfig+0x24e8>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007aca:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007acc:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007ad0:	d004      	beq.n	34007adc <HAL_RCCEx_PeriphCLKConfig+0x24b0>
34007ad2:	f240 31a9 	movw	r1, #937	@ 0x3a9
34007ad6:	48ae      	ldr	r0, [pc, #696]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007ad8:	f7f9 fe06 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34007adc:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34007ade:	3b01      	subs	r3, #1
34007ae0:	2bff      	cmp	r3, #255	@ 0xff
34007ae2:	d904      	bls.n	34007aee <HAL_RCCEx_PeriphCLKConfig+0x24c2>
34007ae4:	f240 31aa 	movw	r1, #938	@ 0x3aa
34007ae8:	48a9      	ldr	r0, [pc, #676]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007aea:	f7f9 fdfd 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34007aee:	4aa9      	ldr	r2, [pc, #676]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007af0:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007af2:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007af6:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007af8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007afc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007b00:	3901      	subs	r1, #1
34007b02:	4303      	orrs	r3, r0
34007b04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007b08:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34007b0c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007b10:	f7fe bb05 	b.w	3400611e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
    else if (PeriphClkInit->I2c3ClockSelection == RCC_I2C3CLKSOURCE_CLKP)
34007b14:	4aa0      	ldr	r2, [pc, #640]	@ (34007d98 <HAL_RCCEx_PeriphCLKConfig+0x276c>)
34007b16:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007b18:	bf02      	ittt	eq
34007b1a:	2240      	moveq	r2, #64	@ 0x40
34007b1c:	4b9d      	ldreq	r3, [pc, #628]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007b1e:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007b22:	f7fe bafe 	b.w	34006122 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_IC15)
34007b26:	4a9d      	ldr	r2, [pc, #628]	@ (34007d9c <HAL_RCCEx_PeriphCLKConfig+0x2770>)
34007b28:	4293      	cmp	r3, r2
34007b2a:	d124      	bne.n	34007b76 <HAL_RCCEx_PeriphCLKConfig+0x254a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007b2c:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007b2e:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007b32:	d004      	beq.n	34007b3e <HAL_RCCEx_PeriphCLKConfig+0x2512>
34007b34:	f240 31d6 	movw	r1, #982	@ 0x3d6
34007b38:	4895      	ldr	r0, [pc, #596]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007b3a:	f7f9 fdd5 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34007b3e:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34007b40:	3b01      	subs	r3, #1
34007b42:	2bff      	cmp	r3, #255	@ 0xff
34007b44:	d904      	bls.n	34007b50 <HAL_RCCEx_PeriphCLKConfig+0x2524>
34007b46:	f240 31d7 	movw	r1, #983	@ 0x3d7
34007b4a:	4891      	ldr	r0, [pc, #580]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007b4c:	f7f9 fdcc 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34007b50:	4a90      	ldr	r2, [pc, #576]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007b52:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007b54:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007b58:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007b5a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007b5e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007b62:	3901      	subs	r1, #1
34007b64:	4303      	orrs	r3, r0
34007b66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007b6a:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34007b6e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007b72:	f7fe bb2c 	b.w	340061ce <HAL_RCCEx_PeriphCLKConfig+0xba2>
    else if (PeriphClkInit->I2c4ClockSelection == RCC_I2C4CLKSOURCE_CLKP)
34007b76:	4a8a      	ldr	r2, [pc, #552]	@ (34007da0 <HAL_RCCEx_PeriphCLKConfig+0x2774>)
34007b78:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007b7a:	bf02      	ittt	eq
34007b7c:	2240      	moveq	r2, #64	@ 0x40
34007b7e:	4b85      	ldreq	r3, [pc, #532]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007b80:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007b84:	f7fe bb25 	b.w	340061d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_IC15)
34007b88:	4a86      	ldr	r2, [pc, #536]	@ (34007da4 <HAL_RCCEx_PeriphCLKConfig+0x2778>)
34007b8a:	4293      	cmp	r3, r2
34007b8c:	d124      	bne.n	34007bd8 <HAL_RCCEx_PeriphCLKConfig+0x25ac>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007b8e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007b90:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007b94:	d004      	beq.n	34007ba0 <HAL_RCCEx_PeriphCLKConfig+0x2574>
34007b96:	f240 4103 	movw	r1, #1027	@ 0x403
34007b9a:	487d      	ldr	r0, [pc, #500]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007b9c:	f7f9 fda4 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34007ba0:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34007ba2:	3b01      	subs	r3, #1
34007ba4:	2bff      	cmp	r3, #255	@ 0xff
34007ba6:	d904      	bls.n	34007bb2 <HAL_RCCEx_PeriphCLKConfig+0x2586>
34007ba8:	f240 4104 	movw	r1, #1028	@ 0x404
34007bac:	4878      	ldr	r0, [pc, #480]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007bae:	f7f9 fd9b 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34007bb2:	4a78      	ldr	r2, [pc, #480]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007bb4:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007bb6:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007bba:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007bbc:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007bc0:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007bc4:	3901      	subs	r1, #1
34007bc6:	4303      	orrs	r3, r0
34007bc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007bcc:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34007bd0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007bd4:	f7fe bb3f 	b.w	34006256 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
    else if (PeriphClkInit->I3c1ClockSelection == RCC_I3C1CLKSOURCE_CLKP)
34007bd8:	4a73      	ldr	r2, [pc, #460]	@ (34007da8 <HAL_RCCEx_PeriphCLKConfig+0x277c>)
34007bda:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007bdc:	bf02      	ittt	eq
34007bde:	2240      	moveq	r2, #64	@ 0x40
34007be0:	4b6c      	ldreq	r3, [pc, #432]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007be2:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007be6:	f7fe bb38 	b.w	3400625a <HAL_RCCEx_PeriphCLKConfig+0xc2e>
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_IC15)
34007bea:	4a70      	ldr	r2, [pc, #448]	@ (34007dac <HAL_RCCEx_PeriphCLKConfig+0x2780>)
34007bec:	4293      	cmp	r3, r2
34007bee:	d124      	bne.n	34007c3a <HAL_RCCEx_PeriphCLKConfig+0x260e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC15].ClockSelection));
34007bf0:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
34007bf2:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007bf6:	d004      	beq.n	34007c02 <HAL_RCCEx_PeriphCLKConfig+0x25d6>
34007bf8:	f44f 6186 	mov.w	r1, #1072	@ 0x430
34007bfc:	4864      	ldr	r0, [pc, #400]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007bfe:	f7f9 fd73 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC15].ClockDivider));
34007c02:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
34007c04:	3b01      	subs	r3, #1
34007c06:	2bff      	cmp	r3, #255	@ 0xff
34007c08:	d904      	bls.n	34007c14 <HAL_RCCEx_PeriphCLKConfig+0x25e8>
34007c0a:	f240 4131 	movw	r1, #1073	@ 0x431
34007c0e:	4860      	ldr	r0, [pc, #384]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007c10:	f7f9 fd6a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL | RCC_IC15CFGR_IC15INT,
34007c14:	4a5f      	ldr	r2, [pc, #380]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c16:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
34007c18:	f8d2 30fc 	ldr.w	r3, [r2, #252]	@ 0xfc
34007c1c:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
34007c1e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007c22:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007c26:	3901      	subs	r1, #1
34007c28:	4303      	orrs	r3, r0
34007c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007c2e:	f8c2 30fc 	str.w	r3, [r2, #252]	@ 0xfc
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC15ENS);
34007c32:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
34007c36:	f7fe bb52 	b.w	340062de <HAL_RCCEx_PeriphCLKConfig+0xcb2>
    else if (PeriphClkInit->I3c2ClockSelection == RCC_I3C2CLKSOURCE_CLKP)
34007c3a:	4a5d      	ldr	r2, [pc, #372]	@ (34007db0 <HAL_RCCEx_PeriphCLKConfig+0x2784>)
34007c3c:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007c3e:	bf02      	ittt	eq
34007c40:	2240      	moveq	r2, #64	@ 0x40
34007c42:	4b54      	ldreq	r3, [pc, #336]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c44:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007c48:	f7fe bb4b 	b.w	340062e2 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    else if (PeriphClkInit->Lptim1ClockSelection == RCC_LPTIM1CLKSOURCE_CLKP)
34007c4c:	4a59      	ldr	r2, [pc, #356]	@ (34007db4 <HAL_RCCEx_PeriphCLKConfig+0x2788>)
34007c4e:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007c50:	bf02      	ittt	eq
34007c52:	2240      	moveq	r2, #64	@ 0x40
34007c54:	4b4f      	ldreq	r3, [pc, #316]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c56:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007c5a:	f7fe bb86 	b.w	3400636a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
    else if (PeriphClkInit->Lptim2ClockSelection == RCC_LPTIM2CLKSOURCE_CLKP)
34007c5e:	4a56      	ldr	r2, [pc, #344]	@ (34007db8 <HAL_RCCEx_PeriphCLKConfig+0x278c>)
34007c60:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007c62:	bf02      	ittt	eq
34007c64:	2240      	moveq	r2, #64	@ 0x40
34007c66:	4b4b      	ldreq	r3, [pc, #300]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c68:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007c6c:	f7fe bbc1 	b.w	340063f2 <HAL_RCCEx_PeriphCLKConfig+0xdc6>
    else if (PeriphClkInit->Lptim3ClockSelection == RCC_LPTIM3CLKSOURCE_CLKP)
34007c70:	4a52      	ldr	r2, [pc, #328]	@ (34007dbc <HAL_RCCEx_PeriphCLKConfig+0x2790>)
34007c72:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007c74:	bf02      	ittt	eq
34007c76:	2240      	moveq	r2, #64	@ 0x40
34007c78:	4b46      	ldreq	r3, [pc, #280]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c7a:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007c7e:	f7fe bc17 	b.w	340064b0 <HAL_RCCEx_PeriphCLKConfig+0xe84>
    else if (PeriphClkInit->Lptim4ClockSelection == RCC_LPTIM4CLKSOURCE_CLKP)
34007c82:	4a4f      	ldr	r2, [pc, #316]	@ (34007dc0 <HAL_RCCEx_PeriphCLKConfig+0x2794>)
34007c84:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007c86:	bf02      	ittt	eq
34007c88:	2240      	moveq	r2, #64	@ 0x40
34007c8a:	4b42      	ldreq	r3, [pc, #264]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c8c:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007c90:	f7fe bc52 	b.w	34006538 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
    else if (PeriphClkInit->Lptim5ClockSelection == RCC_LPTIM5CLKSOURCE_CLKP)
34007c94:	4a4b      	ldr	r2, [pc, #300]	@ (34007dc4 <HAL_RCCEx_PeriphCLKConfig+0x2798>)
34007c96:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007c98:	bf02      	ittt	eq
34007c9a:	2240      	moveq	r2, #64	@ 0x40
34007c9c:	4b3d      	ldreq	r3, [pc, #244]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007c9e:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007ca2:	f7fe bc8d 	b.w	340065c0 <HAL_RCCEx_PeriphCLKConfig+0xf94>
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_IC14)
34007ca6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
34007caa:	d124      	bne.n	34007cf6 <HAL_RCCEx_PeriphCLKConfig+0x26ca>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
34007cac:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34007cae:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007cb2:	d004      	beq.n	34007cbe <HAL_RCCEx_PeriphCLKConfig+0x2692>
34007cb4:	f240 41fd 	movw	r1, #1277	@ 0x4fd
34007cb8:	4835      	ldr	r0, [pc, #212]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007cba:	f7f9 fd15 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34007cbe:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34007cc0:	3b01      	subs	r3, #1
34007cc2:	2bff      	cmp	r3, #255	@ 0xff
34007cc4:	d904      	bls.n	34007cd0 <HAL_RCCEx_PeriphCLKConfig+0x26a4>
34007cc6:	f240 41fe 	movw	r1, #1278	@ 0x4fe
34007cca:	4831      	ldr	r0, [pc, #196]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007ccc:	f7f9 fd0c 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34007cd0:	4a30      	ldr	r2, [pc, #192]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007cd2:	6f61      	ldr	r1, [r4, #116]	@ 0x74
34007cd4:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
34007cd8:	6f20      	ldr	r0, [r4, #112]	@ 0x70
34007cda:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007cde:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007ce2:	3901      	subs	r1, #1
34007ce4:	4303      	orrs	r3, r0
34007ce6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007cea:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34007cee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34007cf2:	f7fe bca7 	b.w	34006644 <HAL_RCCEx_PeriphCLKConfig+0x1018>
    else if (PeriphClkInit->Lpuart1ClockSelection == RCC_LPUART1CLKSOURCE_CLKP)
34007cf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007cfa:	bf02      	ittt	eq
34007cfc:	2240      	moveq	r2, #64	@ 0x40
34007cfe:	4b25      	ldreq	r3, [pc, #148]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007d00:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007d04:	f7fe bca0 	b.w	34006648 <HAL_RCCEx_PeriphCLKConfig+0x101c>
    else if (PeriphClkInit->LtdcClockSelection == RCC_LTDCCLKSOURCE_CLKP)
34007d08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007d0c:	bf02      	ittt	eq
34007d0e:	2240      	moveq	r2, #64	@ 0x40
34007d10:	4b20      	ldreq	r3, [pc, #128]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007d12:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007d16:	f7fe bcdd 	b.w	340066d4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_IC8)
34007d1a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34007d1e:	d123      	bne.n	34007d68 <HAL_RCCEx_PeriphCLKConfig+0x273c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34007d20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34007d22:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007d26:	d004      	beq.n	34007d32 <HAL_RCCEx_PeriphCLKConfig+0x2706>
34007d28:	f240 514a 	movw	r1, #1354	@ 0x54a
34007d2c:	4818      	ldr	r0, [pc, #96]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007d2e:	f7f9 fcdb 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34007d32:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34007d34:	3b01      	subs	r3, #1
34007d36:	2bff      	cmp	r3, #255	@ 0xff
34007d38:	d904      	bls.n	34007d44 <HAL_RCCEx_PeriphCLKConfig+0x2718>
34007d3a:	f240 514b 	movw	r1, #1355	@ 0x54b
34007d3e:	4814      	ldr	r0, [pc, #80]	@ (34007d90 <HAL_RCCEx_PeriphCLKConfig+0x2764>)
34007d40:	f7f9 fcd2 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34007d44:	4a13      	ldr	r2, [pc, #76]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007d46:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34007d48:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34007d4c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34007d4e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007d52:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007d56:	3901      	subs	r1, #1
34007d58:	4303      	orrs	r3, r0
34007d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007d5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34007d62:	2380      	movs	r3, #128	@ 0x80
34007d64:	f7fe bcf8 	b.w	34006758 <HAL_RCCEx_PeriphCLKConfig+0x112c>
    else if (PeriphClkInit->Mdf1ClockSelection == RCC_MDF1CLKSOURCE_CLKP)
34007d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007d6c:	bf02      	ittt	eq
34007d6e:	2240      	moveq	r2, #64	@ 0x40
34007d70:	4b08      	ldreq	r3, [pc, #32]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007d72:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007d76:	f7fe bcf1 	b.w	3400675c <HAL_RCCEx_PeriphCLKConfig+0x1130>
    else if (PeriphClkInit->PssiClockSelection == RCC_PSSICLKSOURCE_CLKP)
34007d7a:	2b10      	cmp	r3, #16
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007d7c:	bf02      	ittt	eq
34007d7e:	2240      	moveq	r2, #64	@ 0x40
34007d80:	4b04      	ldreq	r3, [pc, #16]	@ (34007d94 <HAL_RCCEx_PeriphCLKConfig+0x2768>)
34007d82:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007d86:	f7fe bd3b 	b.w	34006800 <HAL_RCCEx_PeriphCLKConfig+0x11d4>
34007d8a:	bf00      	nop
34007d8c:	0703080c 	.word	0x0703080c
34007d90:	34011191 	.word	0x34011191
34007d94:	56028000 	.word	0x56028000
34007d98:	0701080c 	.word	0x0701080c
34007d9c:	07030c0c 	.word	0x07030c0c
34007da0:	07010c0c 	.word	0x07010c0c
34007da4:	0703100c 	.word	0x0703100c
34007da8:	0701100c 	.word	0x0701100c
34007dac:	0703140c 	.word	0x0703140c
34007db0:	0701140c 	.word	0x0701140c
34007db4:	0701082c 	.word	0x0701082c
34007db8:	07010c2c 	.word	0x07010c2c
34007dbc:	0701102c 	.word	0x0701102c
34007dc0:	0701142c 	.word	0x0701142c
34007dc4:	0701182c 	.word	0x0701182c
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_IC8)
34007dc8:	4aa8      	ldr	r2, [pc, #672]	@ (3400806c <HAL_RCCEx_PeriphCLKConfig+0x2a40>)
34007dca:	4293      	cmp	r3, r2
34007dcc:	d123      	bne.n	34007e16 <HAL_RCCEx_PeriphCLKConfig+0x27ea>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34007dce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34007dd0:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007dd4:	d004      	beq.n	34007de0 <HAL_RCCEx_PeriphCLKConfig+0x27b4>
34007dd6:	f240 5197 	movw	r1, #1431	@ 0x597
34007dda:	48a5      	ldr	r0, [pc, #660]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007ddc:	f7f9 fc84 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34007de0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34007de2:	3b01      	subs	r3, #1
34007de4:	2bff      	cmp	r3, #255	@ 0xff
34007de6:	d904      	bls.n	34007df2 <HAL_RCCEx_PeriphCLKConfig+0x27c6>
34007de8:	f44f 61b3 	mov.w	r1, #1432	@ 0x598
34007dec:	48a0      	ldr	r0, [pc, #640]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007dee:	f7f9 fc7b 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34007df2:	4aa0      	ldr	r2, [pc, #640]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007df4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34007df6:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34007dfa:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34007dfc:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007e00:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007e04:	3901      	subs	r1, #1
34007e06:	4303      	orrs	r3, r0
34007e08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007e0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34007e10:	2380      	movs	r3, #128	@ 0x80
34007e12:	f7fe bd3a 	b.w	3400688a <HAL_RCCEx_PeriphCLKConfig+0x125e>
    else if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_CLKP)
34007e16:	4a98      	ldr	r2, [pc, #608]	@ (34008078 <HAL_RCCEx_PeriphCLKConfig+0x2a4c>)
34007e18:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007e1a:	bf02      	ittt	eq
34007e1c:	2240      	moveq	r2, #64	@ 0x40
34007e1e:	4b95      	ldreq	r3, [pc, #596]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007e20:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007e24:	f7fe bd33 	b.w	3400688e <HAL_RCCEx_PeriphCLKConfig+0x1262>
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_IC8)
34007e28:	4a94      	ldr	r2, [pc, #592]	@ (3400807c <HAL_RCCEx_PeriphCLKConfig+0x2a50>)
34007e2a:	4293      	cmp	r3, r2
34007e2c:	d123      	bne.n	34007e76 <HAL_RCCEx_PeriphCLKConfig+0x284a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34007e2e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34007e30:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007e34:	d004      	beq.n	34007e40 <HAL_RCCEx_PeriphCLKConfig+0x2814>
34007e36:	f240 51c4 	movw	r1, #1476	@ 0x5c4
34007e3a:	488d      	ldr	r0, [pc, #564]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007e3c:	f7f9 fc54 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34007e40:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34007e42:	3b01      	subs	r3, #1
34007e44:	2bff      	cmp	r3, #255	@ 0xff
34007e46:	d904      	bls.n	34007e52 <HAL_RCCEx_PeriphCLKConfig+0x2826>
34007e48:	f240 51c5 	movw	r1, #1477	@ 0x5c5
34007e4c:	4888      	ldr	r0, [pc, #544]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007e4e:	f7f9 fc4b 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34007e52:	4a88      	ldr	r2, [pc, #544]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007e54:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34007e56:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34007e5a:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34007e5c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007e60:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007e64:	3901      	subs	r1, #1
34007e66:	4303      	orrs	r3, r0
34007e68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007e6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34007e70:	2380      	movs	r3, #128	@ 0x80
34007e72:	f7fe bd4b 	b.w	3400690c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
    else if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_CLKP)
34007e76:	4a82      	ldr	r2, [pc, #520]	@ (34008080 <HAL_RCCEx_PeriphCLKConfig+0x2a54>)
34007e78:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007e7a:	bf02      	ittt	eq
34007e7c:	2240      	moveq	r2, #64	@ 0x40
34007e7e:	4b7d      	ldreq	r3, [pc, #500]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007e80:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007e84:	f7fe bd44 	b.w	34006910 <HAL_RCCEx_PeriphCLKConfig+0x12e4>
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_IC8)
34007e88:	2b03      	cmp	r3, #3
34007e8a:	d123      	bne.n	34007ed4 <HAL_RCCEx_PeriphCLKConfig+0x28a8>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC8].ClockSelection));
34007e8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
34007e8e:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007e92:	d004      	beq.n	34007e9e <HAL_RCCEx_PeriphCLKConfig+0x2872>
34007e94:	f240 51f1 	movw	r1, #1521	@ 0x5f1
34007e98:	4875      	ldr	r0, [pc, #468]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007e9a:	f7f9 fc25 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC8].ClockDivider));
34007e9e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
34007ea0:	3b01      	subs	r3, #1
34007ea2:	2bff      	cmp	r3, #255	@ 0xff
34007ea4:	d904      	bls.n	34007eb0 <HAL_RCCEx_PeriphCLKConfig+0x2884>
34007ea6:	f240 51f2 	movw	r1, #1522	@ 0x5f2
34007eaa:	4871      	ldr	r0, [pc, #452]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007eac:	f7f9 fc1c 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL | RCC_IC8CFGR_IC8INT,
34007eb0:	4a70      	ldr	r2, [pc, #448]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007eb2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
34007eb4:	f8d2 30e0 	ldr.w	r3, [r2, #224]	@ 0xe0
34007eb8:	6c20      	ldr	r0, [r4, #64]	@ 0x40
34007eba:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007ebe:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007ec2:	3901      	subs	r1, #1
34007ec4:	4303      	orrs	r3, r0
34007ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007eca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC8ENS);
34007ece:	2380      	movs	r3, #128	@ 0x80
34007ed0:	f7fe bd55 	b.w	3400697e <HAL_RCCEx_PeriphCLKConfig+0x1352>
    else if (PeriphClkInit->Spdifrx1ClockSelection == RCC_SPDIFRX1CLKSOURCE_CLKP)
34007ed4:	2b01      	cmp	r3, #1
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007ed6:	bf02      	ittt	eq
34007ed8:	2240      	moveq	r2, #64	@ 0x40
34007eda:	4b66      	ldreq	r3, [pc, #408]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007edc:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007ee0:	f7fe bd4f 	b.w	34006982 <HAL_RCCEx_PeriphCLKConfig+0x1356>
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_IC9)
34007ee4:	4a67      	ldr	r2, [pc, #412]	@ (34008084 <HAL_RCCEx_PeriphCLKConfig+0x2a58>)
34007ee6:	4293      	cmp	r3, r2
34007ee8:	d124      	bne.n	34007f34 <HAL_RCCEx_PeriphCLKConfig+0x2908>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34007eea:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34007eec:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007ef0:	d004      	beq.n	34007efc <HAL_RCCEx_PeriphCLKConfig+0x28d0>
34007ef2:	f240 611e 	movw	r1, #1566	@ 0x61e
34007ef6:	485e      	ldr	r0, [pc, #376]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007ef8:	f7f9 fbf6 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34007efc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34007efe:	3b01      	subs	r3, #1
34007f00:	2bff      	cmp	r3, #255	@ 0xff
34007f02:	d904      	bls.n	34007f0e <HAL_RCCEx_PeriphCLKConfig+0x28e2>
34007f04:	f240 611f 	movw	r1, #1567	@ 0x61f
34007f08:	4859      	ldr	r0, [pc, #356]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007f0a:	f7f9 fbed 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34007f0e:	4a59      	ldr	r2, [pc, #356]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007f10:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34007f12:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34007f16:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007f18:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007f1c:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007f20:	3901      	subs	r1, #1
34007f22:	4303      	orrs	r3, r0
34007f24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007f28:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34007f2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
34007f30:	f7fe bd72 	b.w	34006a18 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
    else if (PeriphClkInit->Spi1ClockSelection == RCC_SPI1CLKSOURCE_CLKP)
34007f34:	4a54      	ldr	r2, [pc, #336]	@ (34008088 <HAL_RCCEx_PeriphCLKConfig+0x2a5c>)
34007f36:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007f38:	bf02      	ittt	eq
34007f3a:	2240      	moveq	r2, #64	@ 0x40
34007f3c:	4b4d      	ldreq	r3, [pc, #308]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007f3e:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007f42:	f7fe bd6b 	b.w	34006a1c <HAL_RCCEx_PeriphCLKConfig+0x13f0>
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_IC9)
34007f46:	4a51      	ldr	r2, [pc, #324]	@ (3400808c <HAL_RCCEx_PeriphCLKConfig+0x2a60>)
34007f48:	4293      	cmp	r3, r2
34007f4a:	d124      	bne.n	34007f96 <HAL_RCCEx_PeriphCLKConfig+0x296a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34007f4c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34007f4e:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007f52:	d004      	beq.n	34007f5e <HAL_RCCEx_PeriphCLKConfig+0x2932>
34007f54:	f240 614b 	movw	r1, #1611	@ 0x64b
34007f58:	4845      	ldr	r0, [pc, #276]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007f5a:	f7f9 fbc5 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34007f5e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34007f60:	3b01      	subs	r3, #1
34007f62:	2bff      	cmp	r3, #255	@ 0xff
34007f64:	d904      	bls.n	34007f70 <HAL_RCCEx_PeriphCLKConfig+0x2944>
34007f66:	f240 614c 	movw	r1, #1612	@ 0x64c
34007f6a:	4841      	ldr	r0, [pc, #260]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007f6c:	f7f9 fbbc 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34007f70:	4a40      	ldr	r2, [pc, #256]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007f72:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34007f74:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34007f78:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007f7a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007f7e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007f82:	3901      	subs	r1, #1
34007f84:	4303      	orrs	r3, r0
34007f86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007f8a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34007f8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
34007f92:	f7fe bd88 	b.w	34006aa6 <HAL_RCCEx_PeriphCLKConfig+0x147a>
    else if (PeriphClkInit->Spi2ClockSelection == RCC_SPI2CLKSOURCE_CLKP)
34007f96:	4a3e      	ldr	r2, [pc, #248]	@ (34008090 <HAL_RCCEx_PeriphCLKConfig+0x2a64>)
34007f98:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007f9a:	bf02      	ittt	eq
34007f9c:	2240      	moveq	r2, #64	@ 0x40
34007f9e:	4b35      	ldreq	r3, [pc, #212]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007fa0:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34007fa4:	f7fe bd81 	b.w	34006aaa <HAL_RCCEx_PeriphCLKConfig+0x147e>
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_IC9)
34007fa8:	4a3a      	ldr	r2, [pc, #232]	@ (34008094 <HAL_RCCEx_PeriphCLKConfig+0x2a68>)
34007faa:	4293      	cmp	r3, r2
34007fac:	d124      	bne.n	34007ff8 <HAL_RCCEx_PeriphCLKConfig+0x29cc>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
34007fae:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
34007fb0:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34007fb4:	d004      	beq.n	34007fc0 <HAL_RCCEx_PeriphCLKConfig+0x2994>
34007fb6:	f44f 61cf 	mov.w	r1, #1656	@ 0x678
34007fba:	482d      	ldr	r0, [pc, #180]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007fbc:	f7f9 fb94 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
34007fc0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34007fc2:	3b01      	subs	r3, #1
34007fc4:	2bff      	cmp	r3, #255	@ 0xff
34007fc6:	d904      	bls.n	34007fd2 <HAL_RCCEx_PeriphCLKConfig+0x29a6>
34007fc8:	f240 6179 	movw	r1, #1657	@ 0x679
34007fcc:	4828      	ldr	r0, [pc, #160]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34007fce:	f7f9 fb8b 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34007fd2:	4a28      	ldr	r2, [pc, #160]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34007fd4:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34007fd6:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34007fda:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
34007fdc:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34007fe0:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34007fe4:	3901      	subs	r1, #1
34007fe6:	4303      	orrs	r3, r0
34007fe8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34007fec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
34007ff0:	f44f 7380 	mov.w	r3, #256	@ 0x100
34007ff4:	f7fe bdb8 	b.w	34006b68 <HAL_RCCEx_PeriphCLKConfig+0x153c>
    else if (PeriphClkInit->Spi3ClockSelection == RCC_SPI3CLKSOURCE_CLKP)
34007ff8:	4a27      	ldr	r2, [pc, #156]	@ (34008098 <HAL_RCCEx_PeriphCLKConfig+0x2a6c>)
34007ffa:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34007ffc:	bf02      	ittt	eq
34007ffe:	2240      	moveq	r2, #64	@ 0x40
34008000:	4b1c      	ldreq	r3, [pc, #112]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34008002:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008006:	f7fe bdb1 	b.w	34006b6c <HAL_RCCEx_PeriphCLKConfig+0x1540>
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_IC14)
3400800a:	4a24      	ldr	r2, [pc, #144]	@ (3400809c <HAL_RCCEx_PeriphCLKConfig+0x2a70>)
3400800c:	4293      	cmp	r3, r2
3400800e:	d124      	bne.n	3400805a <HAL_RCCEx_PeriphCLKConfig+0x2a2e>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
34008010:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34008012:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008016:	d004      	beq.n	34008022 <HAL_RCCEx_PeriphCLKConfig+0x29f6>
34008018:	f240 61a5 	movw	r1, #1701	@ 0x6a5
3400801c:	4814      	ldr	r0, [pc, #80]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
3400801e:	f7f9 fb63 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34008022:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34008024:	3b01      	subs	r3, #1
34008026:	2bff      	cmp	r3, #255	@ 0xff
34008028:	d904      	bls.n	34008034 <HAL_RCCEx_PeriphCLKConfig+0x2a08>
3400802a:	f240 61a6 	movw	r1, #1702	@ 0x6a6
3400802e:	4810      	ldr	r0, [pc, #64]	@ (34008070 <HAL_RCCEx_PeriphCLKConfig+0x2a44>)
34008030:	f7f9 fb5a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34008034:	4a0f      	ldr	r2, [pc, #60]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34008036:	6f61      	ldr	r1, [r4, #116]	@ 0x74
34008038:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
3400803c:	6f20      	ldr	r0, [r4, #112]	@ 0x70
3400803e:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34008042:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008046:	3901      	subs	r1, #1
34008048:	4303      	orrs	r3, r0
3400804a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400804e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34008052:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34008056:	f7fe bdcf 	b.w	34006bf8 <HAL_RCCEx_PeriphCLKConfig+0x15cc>
    else if (PeriphClkInit->Spi4ClockSelection == RCC_SPI4CLKSOURCE_CLKP)
3400805a:	4a11      	ldr	r2, [pc, #68]	@ (340080a0 <HAL_RCCEx_PeriphCLKConfig+0x2a74>)
3400805c:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400805e:	bf02      	ittt	eq
34008060:	2240      	moveq	r2, #64	@ 0x40
34008062:	4b04      	ldreq	r3, [pc, #16]	@ (34008074 <HAL_RCCEx_PeriphCLKConfig+0x2a48>)
34008064:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008068:	f7fe bdc8 	b.w	34006bfc <HAL_RCCEx_PeriphCLKConfig+0x15d0>
3400806c:	07031418 	.word	0x07031418
34008070:	34011191 	.word	0x34011191
34008074:	56028000 	.word	0x56028000
34008078:	07011418 	.word	0x07011418
3400807c:	07031818 	.word	0x07031818
34008080:	07011818 	.word	0x07011818
34008084:	07030420 	.word	0x07030420
34008088:	07010420 	.word	0x07010420
3400808c:	07030820 	.word	0x07030820
34008090:	07010820 	.word	0x07010820
34008094:	07030c20 	.word	0x07030c20
34008098:	07010c20 	.word	0x07010c20
3400809c:	07031020 	.word	0x07031020
340080a0:	07011020 	.word	0x07011020
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_IC14)
340080a4:	4aab      	ldr	r2, [pc, #684]	@ (34008354 <HAL_RCCEx_PeriphCLKConfig+0x2d28>)
340080a6:	4293      	cmp	r3, r2
340080a8:	d124      	bne.n	340080f4 <HAL_RCCEx_PeriphCLKConfig+0x2ac8>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
340080aa:	6f23      	ldr	r3, [r4, #112]	@ 0x70
340080ac:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340080b0:	d004      	beq.n	340080bc <HAL_RCCEx_PeriphCLKConfig+0x2a90>
340080b2:	f240 61d2 	movw	r1, #1746	@ 0x6d2
340080b6:	48a8      	ldr	r0, [pc, #672]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
340080b8:	f7f9 fb16 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
340080bc:	6f63      	ldr	r3, [r4, #116]	@ 0x74
340080be:	3b01      	subs	r3, #1
340080c0:	2bff      	cmp	r3, #255	@ 0xff
340080c2:	d904      	bls.n	340080ce <HAL_RCCEx_PeriphCLKConfig+0x2aa2>
340080c4:	f240 61d3 	movw	r1, #1747	@ 0x6d3
340080c8:	48a3      	ldr	r0, [pc, #652]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
340080ca:	f7f9 fb0d 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
340080ce:	4aa3      	ldr	r2, [pc, #652]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
340080d0:	6f61      	ldr	r1, [r4, #116]	@ 0x74
340080d2:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
340080d6:	6f20      	ldr	r0, [r4, #112]	@ 0x70
340080d8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340080dc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340080e0:	3901      	subs	r1, #1
340080e2:	4303      	orrs	r3, r0
340080e4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340080e8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340080ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340080f0:	f7fe bdca 	b.w	34006c88 <HAL_RCCEx_PeriphCLKConfig+0x165c>
    else if (PeriphClkInit->Spi5ClockSelection == RCC_SPI5CLKSOURCE_CLKP)
340080f4:	4a9a      	ldr	r2, [pc, #616]	@ (34008360 <HAL_RCCEx_PeriphCLKConfig+0x2d34>)
340080f6:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340080f8:	bf02      	ittt	eq
340080fa:	2240      	moveq	r2, #64	@ 0x40
340080fc:	4b97      	ldreq	r3, [pc, #604]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
340080fe:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008102:	f7fe bdc3 	b.w	34006c8c <HAL_RCCEx_PeriphCLKConfig+0x1660>
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_IC9)
34008106:	4a97      	ldr	r2, [pc, #604]	@ (34008364 <HAL_RCCEx_PeriphCLKConfig+0x2d38>)
34008108:	4293      	cmp	r3, r2
3400810a:	d124      	bne.n	34008156 <HAL_RCCEx_PeriphCLKConfig+0x2b2a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC9].ClockSelection));
3400810c:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
3400810e:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008112:	d004      	beq.n	3400811e <HAL_RCCEx_PeriphCLKConfig+0x2af2>
34008114:	f240 61ff 	movw	r1, #1791	@ 0x6ff
34008118:	488f      	ldr	r0, [pc, #572]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
3400811a:	f7f9 fae5 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC9].ClockDivider));
3400811e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
34008120:	3b01      	subs	r3, #1
34008122:	2bff      	cmp	r3, #255	@ 0xff
34008124:	d904      	bls.n	34008130 <HAL_RCCEx_PeriphCLKConfig+0x2b04>
34008126:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
3400812a:	488b      	ldr	r0, [pc, #556]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
3400812c:	f7f9 fadc 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL | RCC_IC9CFGR_IC9INT,
34008130:	4a8a      	ldr	r2, [pc, #552]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
34008132:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
34008134:	f8d2 30e4 	ldr.w	r3, [r2, #228]	@ 0xe4
34008138:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
3400813a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400813e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008142:	3901      	subs	r1, #1
34008144:	4303      	orrs	r3, r0
34008146:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400814a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC9ENS);
3400814e:	f44f 7380 	mov.w	r3, #256	@ 0x100
34008152:	f7fe bde0 	b.w	34006d16 <HAL_RCCEx_PeriphCLKConfig+0x16ea>
    else if (PeriphClkInit->Spi6ClockSelection == RCC_SPI6CLKSOURCE_CLKP)
34008156:	4a84      	ldr	r2, [pc, #528]	@ (34008368 <HAL_RCCEx_PeriphCLKConfig+0x2d3c>)
34008158:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400815a:	bf02      	ittt	eq
3400815c:	2240      	moveq	r2, #64	@ 0x40
3400815e:	4b7f      	ldreq	r3, [pc, #508]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
34008160:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008164:	f7fe bdd9 	b.w	34006d1a <HAL_RCCEx_PeriphCLKConfig+0x16ee>
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_IC14)
34008168:	4a80      	ldr	r2, [pc, #512]	@ (3400836c <HAL_RCCEx_PeriphCLKConfig+0x2d40>)
3400816a:	4293      	cmp	r3, r2
3400816c:	d124      	bne.n	340081b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400816e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34008170:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008174:	d004      	beq.n	34008180 <HAL_RCCEx_PeriphCLKConfig+0x2b54>
34008176:	f240 712c 	movw	r1, #1836	@ 0x72c
3400817a:	4877      	ldr	r0, [pc, #476]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
3400817c:	f7f9 fab4 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34008180:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34008182:	3b01      	subs	r3, #1
34008184:	2bff      	cmp	r3, #255	@ 0xff
34008186:	d904      	bls.n	34008192 <HAL_RCCEx_PeriphCLKConfig+0x2b66>
34008188:	f240 712d 	movw	r1, #1837	@ 0x72d
3400818c:	4872      	ldr	r0, [pc, #456]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
3400818e:	f7f9 faab 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34008192:	4a72      	ldr	r2, [pc, #456]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
34008194:	6f61      	ldr	r1, [r4, #116]	@ 0x74
34008196:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
3400819a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
3400819c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340081a0:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340081a4:	3901      	subs	r1, #1
340081a6:	4303      	orrs	r3, r0
340081a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340081ac:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340081b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340081b4:	f7fe bdf7 	b.w	34006da6 <HAL_RCCEx_PeriphCLKConfig+0x177a>
    else if (PeriphClkInit->Usart1ClockSelection == RCC_USART1CLKSOURCE_CLKP)
340081b8:	4a6d      	ldr	r2, [pc, #436]	@ (34008370 <HAL_RCCEx_PeriphCLKConfig+0x2d44>)
340081ba:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340081bc:	bf02      	ittt	eq
340081be:	2240      	moveq	r2, #64	@ 0x40
340081c0:	4b66      	ldreq	r3, [pc, #408]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
340081c2:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340081c6:	f7fe bdf0 	b.w	34006daa <HAL_RCCEx_PeriphCLKConfig+0x177e>
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_IC14)
340081ca:	4a6a      	ldr	r2, [pc, #424]	@ (34008374 <HAL_RCCEx_PeriphCLKConfig+0x2d48>)
340081cc:	4293      	cmp	r3, r2
340081ce:	d124      	bne.n	3400821a <HAL_RCCEx_PeriphCLKConfig+0x2bee>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
340081d0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
340081d2:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340081d6:	d004      	beq.n	340081e2 <HAL_RCCEx_PeriphCLKConfig+0x2bb6>
340081d8:	f240 7159 	movw	r1, #1881	@ 0x759
340081dc:	485e      	ldr	r0, [pc, #376]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
340081de:	f7f9 fa83 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
340081e2:	6f63      	ldr	r3, [r4, #116]	@ 0x74
340081e4:	3b01      	subs	r3, #1
340081e6:	2bff      	cmp	r3, #255	@ 0xff
340081e8:	d904      	bls.n	340081f4 <HAL_RCCEx_PeriphCLKConfig+0x2bc8>
340081ea:	f240 715a 	movw	r1, #1882	@ 0x75a
340081ee:	485a      	ldr	r0, [pc, #360]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
340081f0:	f7f9 fa7a 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
340081f4:	4a59      	ldr	r2, [pc, #356]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
340081f6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
340081f8:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
340081fc:	6f20      	ldr	r0, [r4, #112]	@ 0x70
340081fe:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34008202:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008206:	3901      	subs	r1, #1
34008208:	4303      	orrs	r3, r0
3400820a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400820e:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34008212:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34008216:	f7fe be27 	b.w	34006e68 <HAL_RCCEx_PeriphCLKConfig+0x183c>
    else if (PeriphClkInit->Usart2ClockSelection == RCC_USART2CLKSOURCE_CLKP)
3400821a:	4a57      	ldr	r2, [pc, #348]	@ (34008378 <HAL_RCCEx_PeriphCLKConfig+0x2d4c>)
3400821c:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400821e:	bf02      	ittt	eq
34008220:	2240      	moveq	r2, #64	@ 0x40
34008222:	4b4e      	ldreq	r3, [pc, #312]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
34008224:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008228:	f7fe be20 	b.w	34006e6c <HAL_RCCEx_PeriphCLKConfig+0x1840>
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_IC14)
3400822c:	4a53      	ldr	r2, [pc, #332]	@ (3400837c <HAL_RCCEx_PeriphCLKConfig+0x2d50>)
3400822e:	4293      	cmp	r3, r2
34008230:	d124      	bne.n	3400827c <HAL_RCCEx_PeriphCLKConfig+0x2c50>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
34008232:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34008234:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008238:	d004      	beq.n	34008244 <HAL_RCCEx_PeriphCLKConfig+0x2c18>
3400823a:	f240 7186 	movw	r1, #1926	@ 0x786
3400823e:	4846      	ldr	r0, [pc, #280]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
34008240:	f7f9 fa52 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34008244:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34008246:	3b01      	subs	r3, #1
34008248:	2bff      	cmp	r3, #255	@ 0xff
3400824a:	d904      	bls.n	34008256 <HAL_RCCEx_PeriphCLKConfig+0x2c2a>
3400824c:	f240 7187 	movw	r1, #1927	@ 0x787
34008250:	4841      	ldr	r0, [pc, #260]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
34008252:	f7f9 fa49 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34008256:	4a41      	ldr	r2, [pc, #260]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
34008258:	6f61      	ldr	r1, [r4, #116]	@ 0x74
3400825a:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
3400825e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
34008260:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34008264:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008268:	3901      	subs	r1, #1
3400826a:	4303      	orrs	r3, r0
3400826c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34008270:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34008274:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34008278:	f7fe be3e 	b.w	34006ef8 <HAL_RCCEx_PeriphCLKConfig+0x18cc>
    else if (PeriphClkInit->Usart3ClockSelection == RCC_USART3CLKSOURCE_CLKP)
3400827c:	4a40      	ldr	r2, [pc, #256]	@ (34008380 <HAL_RCCEx_PeriphCLKConfig+0x2d54>)
3400827e:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34008280:	bf02      	ittt	eq
34008282:	2240      	moveq	r2, #64	@ 0x40
34008284:	4b35      	ldreq	r3, [pc, #212]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
34008286:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
3400828a:	f7fe be37 	b.w	34006efc <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_IC14)
3400828e:	4a3d      	ldr	r2, [pc, #244]	@ (34008384 <HAL_RCCEx_PeriphCLKConfig+0x2d58>)
34008290:	4293      	cmp	r3, r2
34008292:	d124      	bne.n	340082de <HAL_RCCEx_PeriphCLKConfig+0x2cb2>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
34008294:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34008296:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
3400829a:	d004      	beq.n	340082a6 <HAL_RCCEx_PeriphCLKConfig+0x2c7a>
3400829c:	f240 71b3 	movw	r1, #1971	@ 0x7b3
340082a0:	482d      	ldr	r0, [pc, #180]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
340082a2:	f7f9 fa21 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
340082a6:	6f63      	ldr	r3, [r4, #116]	@ 0x74
340082a8:	3b01      	subs	r3, #1
340082aa:	2bff      	cmp	r3, #255	@ 0xff
340082ac:	d904      	bls.n	340082b8 <HAL_RCCEx_PeriphCLKConfig+0x2c8c>
340082ae:	f240 71b4 	movw	r1, #1972	@ 0x7b4
340082b2:	4829      	ldr	r0, [pc, #164]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
340082b4:	f7f9 fa18 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
340082b8:	4a28      	ldr	r2, [pc, #160]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
340082ba:	6f61      	ldr	r1, [r4, #116]	@ 0x74
340082bc:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
340082c0:	6f20      	ldr	r0, [r4, #112]	@ 0x70
340082c2:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340082c6:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340082ca:	3901      	subs	r1, #1
340082cc:	4303      	orrs	r3, r0
340082ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340082d2:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340082d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340082da:	f7fe be55 	b.w	34006f88 <HAL_RCCEx_PeriphCLKConfig+0x195c>
    else if (PeriphClkInit->Uart4ClockSelection == RCC_UART4CLKSOURCE_CLKP)
340082de:	4a2a      	ldr	r2, [pc, #168]	@ (34008388 <HAL_RCCEx_PeriphCLKConfig+0x2d5c>)
340082e0:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340082e2:	bf02      	ittt	eq
340082e4:	2240      	moveq	r2, #64	@ 0x40
340082e6:	4b1d      	ldreq	r3, [pc, #116]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
340082e8:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340082ec:	f7fe be4e 	b.w	34006f8c <HAL_RCCEx_PeriphCLKConfig+0x1960>
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_IC14)
340082f0:	4a26      	ldr	r2, [pc, #152]	@ (3400838c <HAL_RCCEx_PeriphCLKConfig+0x2d60>)
340082f2:	4293      	cmp	r3, r2
340082f4:	d124      	bne.n	34008340 <HAL_RCCEx_PeriphCLKConfig+0x2d14>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
340082f6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
340082f8:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340082fc:	d004      	beq.n	34008308 <HAL_RCCEx_PeriphCLKConfig+0x2cdc>
340082fe:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
34008302:	4815      	ldr	r0, [pc, #84]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
34008304:	f7f9 f9f0 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34008308:	6f63      	ldr	r3, [r4, #116]	@ 0x74
3400830a:	3b01      	subs	r3, #1
3400830c:	2bff      	cmp	r3, #255	@ 0xff
3400830e:	d904      	bls.n	3400831a <HAL_RCCEx_PeriphCLKConfig+0x2cee>
34008310:	f240 71e1 	movw	r1, #2017	@ 0x7e1
34008314:	4810      	ldr	r0, [pc, #64]	@ (34008358 <HAL_RCCEx_PeriphCLKConfig+0x2d2c>)
34008316:	f7f9 f9e7 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
3400831a:	4a10      	ldr	r2, [pc, #64]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
3400831c:	6f61      	ldr	r1, [r4, #116]	@ 0x74
3400831e:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
34008322:	6f20      	ldr	r0, [r4, #112]	@ 0x70
34008324:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34008328:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
3400832c:	3901      	subs	r1, #1
3400832e:	4303      	orrs	r3, r0
34008330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34008334:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34008338:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
3400833c:	f7fe be6c 	b.w	34007018 <HAL_RCCEx_PeriphCLKConfig+0x19ec>
    else if (PeriphClkInit->Uart5ClockSelection == RCC_UART5CLKSOURCE_CLKP)
34008340:	4a13      	ldr	r2, [pc, #76]	@ (34008390 <HAL_RCCEx_PeriphCLKConfig+0x2d64>)
34008342:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34008344:	bf02      	ittt	eq
34008346:	2240      	moveq	r2, #64	@ 0x40
34008348:	4b04      	ldreq	r3, [pc, #16]	@ (3400835c <HAL_RCCEx_PeriphCLKConfig+0x2d30>)
3400834a:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
3400834e:	f7fe be65 	b.w	3400701c <HAL_RCCEx_PeriphCLKConfig+0x19f0>
34008352:	bf00      	nop
34008354:	07031420 	.word	0x07031420
34008358:	34011191 	.word	0x34011191
3400835c:	56028000 	.word	0x56028000
34008360:	07011420 	.word	0x07011420
34008364:	07031820 	.word	0x07031820
34008368:	07011820 	.word	0x07011820
3400836c:	07030030 	.word	0x07030030
34008370:	07010030 	.word	0x07010030
34008374:	07030430 	.word	0x07030430
34008378:	07010430 	.word	0x07010430
3400837c:	07030830 	.word	0x07030830
34008380:	07010830 	.word	0x07010830
34008384:	07030c30 	.word	0x07030c30
34008388:	07010c30 	.word	0x07010c30
3400838c:	07031030 	.word	0x07031030
34008390:	07011030 	.word	0x07011030
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_IC14)
34008394:	4a8b      	ldr	r2, [pc, #556]	@ (340085c4 <HAL_RCCEx_PeriphCLKConfig+0x2f98>)
34008396:	4293      	cmp	r3, r2
34008398:	d124      	bne.n	340083e4 <HAL_RCCEx_PeriphCLKConfig+0x2db8>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400839a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
3400839c:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340083a0:	d004      	beq.n	340083ac <HAL_RCCEx_PeriphCLKConfig+0x2d80>
340083a2:	f640 010d 	movw	r1, #2061	@ 0x80d
340083a6:	4888      	ldr	r0, [pc, #544]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
340083a8:	f7f9 f99e 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
340083ac:	6f63      	ldr	r3, [r4, #116]	@ 0x74
340083ae:	3b01      	subs	r3, #1
340083b0:	2bff      	cmp	r3, #255	@ 0xff
340083b2:	d904      	bls.n	340083be <HAL_RCCEx_PeriphCLKConfig+0x2d92>
340083b4:	f640 010e 	movw	r1, #2062	@ 0x80e
340083b8:	4883      	ldr	r0, [pc, #524]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
340083ba:	f7f9 f995 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
340083be:	4a83      	ldr	r2, [pc, #524]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
340083c0:	6f61      	ldr	r1, [r4, #116]	@ 0x74
340083c2:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
340083c6:	6f20      	ldr	r0, [r4, #112]	@ 0x70
340083c8:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340083cc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340083d0:	3901      	subs	r1, #1
340083d2:	4303      	orrs	r3, r0
340083d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340083d8:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340083dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340083e0:	f7fe be62 	b.w	340070a8 <HAL_RCCEx_PeriphCLKConfig+0x1a7c>
    else if (PeriphClkInit->Usart6ClockSelection == RCC_USART6CLKSOURCE_CLKP)
340083e4:	4a7a      	ldr	r2, [pc, #488]	@ (340085d0 <HAL_RCCEx_PeriphCLKConfig+0x2fa4>)
340083e6:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340083e8:	bf02      	ittt	eq
340083ea:	2240      	moveq	r2, #64	@ 0x40
340083ec:	4b77      	ldreq	r3, [pc, #476]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
340083ee:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340083f2:	f7fe be5b 	b.w	340070ac <HAL_RCCEx_PeriphCLKConfig+0x1a80>
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_IC14)
340083f6:	4a77      	ldr	r2, [pc, #476]	@ (340085d4 <HAL_RCCEx_PeriphCLKConfig+0x2fa8>)
340083f8:	4293      	cmp	r3, r2
340083fa:	d124      	bne.n	34008446 <HAL_RCCEx_PeriphCLKConfig+0x2e1a>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
340083fc:	6f23      	ldr	r3, [r4, #112]	@ 0x70
340083fe:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008402:	d004      	beq.n	3400840e <HAL_RCCEx_PeriphCLKConfig+0x2de2>
34008404:	f640 013a 	movw	r1, #2106	@ 0x83a
34008408:	486f      	ldr	r0, [pc, #444]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
3400840a:	f7f9 f96d 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
3400840e:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34008410:	3b01      	subs	r3, #1
34008412:	2bff      	cmp	r3, #255	@ 0xff
34008414:	d904      	bls.n	34008420 <HAL_RCCEx_PeriphCLKConfig+0x2df4>
34008416:	f640 013b 	movw	r1, #2107	@ 0x83b
3400841a:	486b      	ldr	r0, [pc, #428]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
3400841c:	f7f9 f964 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34008420:	4a6a      	ldr	r2, [pc, #424]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008422:	6f61      	ldr	r1, [r4, #116]	@ 0x74
34008424:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
34008428:	6f20      	ldr	r0, [r4, #112]	@ 0x70
3400842a:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
3400842e:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008432:	3901      	subs	r1, #1
34008434:	4303      	orrs	r3, r0
34008436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400843a:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
3400843e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34008442:	f7fe be79 	b.w	34007138 <HAL_RCCEx_PeriphCLKConfig+0x1b0c>
    else if (PeriphClkInit->Uart7ClockSelection == RCC_UART7CLKSOURCE_CLKP)
34008446:	4a64      	ldr	r2, [pc, #400]	@ (340085d8 <HAL_RCCEx_PeriphCLKConfig+0x2fac>)
34008448:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400844a:	bf02      	ittt	eq
3400844c:	2240      	moveq	r2, #64	@ 0x40
3400844e:	4b5f      	ldreq	r3, [pc, #380]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008450:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008454:	f7fe be72 	b.w	3400713c <HAL_RCCEx_PeriphCLKConfig+0x1b10>
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_IC14)
34008458:	4a60      	ldr	r2, [pc, #384]	@ (340085dc <HAL_RCCEx_PeriphCLKConfig+0x2fb0>)
3400845a:	4293      	cmp	r3, r2
3400845c:	d124      	bne.n	340084a8 <HAL_RCCEx_PeriphCLKConfig+0x2e7c>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
3400845e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34008460:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008464:	d004      	beq.n	34008470 <HAL_RCCEx_PeriphCLKConfig+0x2e44>
34008466:	f640 0167 	movw	r1, #2151	@ 0x867
3400846a:	4857      	ldr	r0, [pc, #348]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
3400846c:	f7f9 f93c 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34008470:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34008472:	3b01      	subs	r3, #1
34008474:	2bff      	cmp	r3, #255	@ 0xff
34008476:	d904      	bls.n	34008482 <HAL_RCCEx_PeriphCLKConfig+0x2e56>
34008478:	f640 0168 	movw	r1, #2152	@ 0x868
3400847c:	4852      	ldr	r0, [pc, #328]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
3400847e:	f7f9 f933 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34008482:	4a52      	ldr	r2, [pc, #328]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008484:	6f61      	ldr	r1, [r4, #116]	@ 0x74
34008486:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
3400848a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
3400848c:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34008490:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008494:	3901      	subs	r1, #1
34008496:	4303      	orrs	r3, r0
34008498:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
3400849c:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
340084a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
340084a4:	f7fe beac 	b.w	34007200 <HAL_RCCEx_PeriphCLKConfig+0x1bd4>
    else if (PeriphClkInit->Uart8ClockSelection == RCC_UART8CLKSOURCE_CLKP)
340084a8:	4a4d      	ldr	r2, [pc, #308]	@ (340085e0 <HAL_RCCEx_PeriphCLKConfig+0x2fb4>)
340084aa:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340084ac:	bf02      	ittt	eq
340084ae:	2240      	moveq	r2, #64	@ 0x40
340084b0:	4b46      	ldreq	r3, [pc, #280]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
340084b2:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340084b6:	f7fe bea5 	b.w	34007204 <HAL_RCCEx_PeriphCLKConfig+0x1bd8>
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_IC14)
340084ba:	4a4a      	ldr	r2, [pc, #296]	@ (340085e4 <HAL_RCCEx_PeriphCLKConfig+0x2fb8>)
340084bc:	4293      	cmp	r3, r2
340084be:	d124      	bne.n	3400850a <HAL_RCCEx_PeriphCLKConfig+0x2ede>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
340084c0:	6f23      	ldr	r3, [r4, #112]	@ 0x70
340084c2:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
340084c6:	d004      	beq.n	340084d2 <HAL_RCCEx_PeriphCLKConfig+0x2ea6>
340084c8:	f640 0194 	movw	r1, #2196	@ 0x894
340084cc:	483e      	ldr	r0, [pc, #248]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
340084ce:	f7f9 f90b 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
340084d2:	6f63      	ldr	r3, [r4, #116]	@ 0x74
340084d4:	3b01      	subs	r3, #1
340084d6:	2bff      	cmp	r3, #255	@ 0xff
340084d8:	d904      	bls.n	340084e4 <HAL_RCCEx_PeriphCLKConfig+0x2eb8>
340084da:	f640 0195 	movw	r1, #2197	@ 0x895
340084de:	483a      	ldr	r0, [pc, #232]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
340084e0:	f7f9 f902 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
340084e4:	4a39      	ldr	r2, [pc, #228]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
340084e6:	6f61      	ldr	r1, [r4, #116]	@ 0x74
340084e8:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
340084ec:	6f20      	ldr	r0, [r4, #112]	@ 0x70
340084ee:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
340084f2:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
340084f6:	3901      	subs	r1, #1
340084f8:	4303      	orrs	r3, r0
340084fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
340084fe:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34008502:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34008506:	f7fe bec3 	b.w	34007290 <HAL_RCCEx_PeriphCLKConfig+0x1c64>
    else if (PeriphClkInit->Uart9ClockSelection == RCC_UART9CLKSOURCE_CLKP)
3400850a:	4a37      	ldr	r2, [pc, #220]	@ (340085e8 <HAL_RCCEx_PeriphCLKConfig+0x2fbc>)
3400850c:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
3400850e:	bf02      	ittt	eq
34008510:	2240      	moveq	r2, #64	@ 0x40
34008512:	4b2e      	ldreq	r3, [pc, #184]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008514:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
34008518:	f7fe bebc 	b.w	34007294 <HAL_RCCEx_PeriphCLKConfig+0x1c68>
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_IC14)
3400851c:	4a33      	ldr	r2, [pc, #204]	@ (340085ec <HAL_RCCEx_PeriphCLKConfig+0x2fc0>)
3400851e:	4293      	cmp	r3, r2
34008520:	d124      	bne.n	3400856c <HAL_RCCEx_PeriphCLKConfig+0x2f40>
      assert_param(IS_RCC_ICCLKSOURCE(PeriphClkInit->ICSelection[RCC_IC14].ClockSelection));
34008522:	6f23      	ldr	r3, [r4, #112]	@ 0x70
34008524:	f033 5340 	bics.w	r3, r3, #805306368	@ 0x30000000
34008528:	d004      	beq.n	34008534 <HAL_RCCEx_PeriphCLKConfig+0x2f08>
3400852a:	f640 01c1 	movw	r1, #2241	@ 0x8c1
3400852e:	4826      	ldr	r0, [pc, #152]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
34008530:	f7f9 f8da 	bl	340016e8 <assert_failed>
      assert_param(IS_RCC_ICCLKDIVIDER(PeriphClkInit->ICSelection[RCC_IC14].ClockDivider));
34008534:	6f63      	ldr	r3, [r4, #116]	@ 0x74
34008536:	3b01      	subs	r3, #1
34008538:	2bff      	cmp	r3, #255	@ 0xff
3400853a:	d904      	bls.n	34008546 <HAL_RCCEx_PeriphCLKConfig+0x2f1a>
3400853c:	f640 01c2 	movw	r1, #2242	@ 0x8c2
34008540:	4821      	ldr	r0, [pc, #132]	@ (340085c8 <HAL_RCCEx_PeriphCLKConfig+0x2f9c>)
34008542:	f7f9 f8d1 	bl	340016e8 <assert_failed>
      MODIFY_REG(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL | RCC_IC14CFGR_IC14INT,
34008546:	4a21      	ldr	r2, [pc, #132]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008548:	6f61      	ldr	r1, [r4, #116]	@ 0x74
3400854a:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
3400854e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
34008550:	f023 5343 	bic.w	r3, r3, #817889280	@ 0x30c00000
34008554:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
34008558:	3901      	subs	r1, #1
3400855a:	4303      	orrs	r3, r0
3400855c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
34008560:	f8c2 30f8 	str.w	r3, [r2, #248]	@ 0xf8
  WRITE_REG(RCC->DIVENSR, RCC_DIVENSR_IC14ENS);
34008564:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
34008568:	f7fe beda 	b.w	34007320 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
    else if (PeriphClkInit->Usart10ClockSelection == RCC_USART10CLKSOURCE_CLKP)
3400856c:	4a20      	ldr	r2, [pc, #128]	@ (340085f0 <HAL_RCCEx_PeriphCLKConfig+0x2fc4>)
3400856e:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34008570:	bf02      	ittt	eq
34008572:	2240      	moveq	r2, #64	@ 0x40
34008574:	4b15      	ldreq	r3, [pc, #84]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008576:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
3400857a:	f7fe bed3 	b.w	34007324 <HAL_RCCEx_PeriphCLKConfig+0x1cf8>
    __HAL_RCC_USBPHY1_CONFIG(PeriphClkInit->UsbPhy1ClockSelection);
3400857e:	f7fc ff39 	bl	340053f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
34008582:	f7fe bef5 	b.w	34007370 <HAL_RCCEx_PeriphCLKConfig+0x1d44>
    __HAL_RCC_USBPHY2_CONFIG(PeriphClkInit->UsbPhy2ClockSelection);
34008586:	f7fc ff35 	bl	340053f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
3400858a:	f7fe bf13 	b.w	340073b4 <HAL_RCCEx_PeriphCLKConfig+0x1d88>
    else if (PeriphClkInit->UsbOtgHs1ClockSelection == RCC_USBOTGHS1CLKSOURCE_CLKP)
3400858e:	4a19      	ldr	r2, [pc, #100]	@ (340085f4 <HAL_RCCEx_PeriphCLKConfig+0x2fc8>)
34008590:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
34008592:	bf02      	ittt	eq
34008594:	2240      	moveq	r2, #64	@ 0x40
34008596:	4b0d      	ldreq	r3, [pc, #52]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
34008598:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
3400859c:	f7fe bf4a 	b.w	34007434 <HAL_RCCEx_PeriphCLKConfig+0x1e08>
    __HAL_RCC_USBOTGHS1_CONFIG(PeriphClkInit->UsbOtgHs1ClockSelection);
340085a0:	f7fc ff28 	bl	340053f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
340085a4:	f7fe bf53 	b.w	3400744e <HAL_RCCEx_PeriphCLKConfig+0x1e22>
    else if (PeriphClkInit->UsbOtgHs2ClockSelection == RCC_USBOTGHS2CLKSOURCE_CLKP)
340085a8:	4a13      	ldr	r2, [pc, #76]	@ (340085f8 <HAL_RCCEx_PeriphCLKConfig+0x2fcc>)
340085aa:	4293      	cmp	r3, r2
  WRITE_REG(RCC->MISCENSR, RCC_MISCENSR_PERENS);
340085ac:	bf02      	ittt	eq
340085ae:	2240      	moveq	r2, #64	@ 0x40
340085b0:	4b06      	ldreq	r3, [pc, #24]	@ (340085cc <HAL_RCCEx_PeriphCLKConfig+0x2fa0>)
340085b2:	f8c3 2a48 	streq.w	r2, [r3, #2632]	@ 0xa48
}
340085b6:	f7fe bfa5 	b.w	34007504 <HAL_RCCEx_PeriphCLKConfig+0x1ed8>
    __HAL_RCC_USBOTGHS2_CONFIG(PeriphClkInit->UsbOtgHs2ClockSelection);
340085ba:	f7fc ff1b 	bl	340053f4 <LL_RCC_HSE_SelectHSEAsDiv2Clock>
340085be:	f7fe bfae 	b.w	3400751e <HAL_RCCEx_PeriphCLKConfig+0x1ef2>
340085c2:	bf00      	nop
340085c4:	07031430 	.word	0x07031430
340085c8:	34011191 	.word	0x34011191
340085cc:	56028000 	.word	0x56028000
340085d0:	07011430 	.word	0x07011430
340085d4:	07031830 	.word	0x07031830
340085d8:	07011830 	.word	0x07011830
340085dc:	07031c30 	.word	0x07031c30
340085e0:	07011c30 	.word	0x07011c30
340085e4:	07030034 	.word	0x07030034
340085e8:	07010034 	.word	0x07010034
340085ec:	07030434 	.word	0x07030434
340085f0:	07010434 	.word	0x07010434
340085f4:	03010c14 	.word	0x03010c14
340085f8:	03011414 	.word	0x03011414

340085fc <HAL_RCCEx_GetPLL1CLKFreq>:
{
340085fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  return ((READ_BIT(RCC->SR, RCC_SR_PLL1RDY) == (RCC_SR_PLL1RDY)) ? 1UL : 0UL);
340085fe:	4c1e      	ldr	r4, [pc, #120]	@ (34008678 <HAL_RCCEx_GetPLL1CLKFreq+0x7c>)
34008600:	6863      	ldr	r3, [r4, #4]
34008602:	05d9      	lsls	r1, r3, #23
34008604:	d506      	bpl.n	34008614 <HAL_RCCEx_GetPLL1CLKFreq+0x18>
  return ((READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIVEN) == RCC_PLL1CFGR3_PLL1PDIVEN) ? 1UL : 0UL);
34008606:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
3400860a:	005a      	lsls	r2, r3, #1
3400860c:	d40f      	bmi.n	3400862e <HAL_RCCEx_GetPLL1CLKFreq+0x32>
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3400860e:	2000      	movs	r0, #0
}
34008610:	b003      	add	sp, #12
34008612:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1BYP) == RCC_PLL1CFGR1_PLL1BYP) ? 1UL : 0UL);
34008614:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
34008618:	011b      	lsls	r3, r3, #4
3400861a:	d5f8      	bpl.n	3400860e <HAL_RCCEx_GetPLL1CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1SEL));
3400861c:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34008620:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
}
34008624:	b003      	add	sp, #12
34008626:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
3400862a:	f7fc bf9d 	b.w	34005568 <RCCEx_GetPLLSourceFreq>
3400862e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL1_GetSource());
34008632:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
34008636:	f7fc ff97 	bl	34005568 <RCCEx_GetPLLSourceFreq>
      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3400863a:	2800      	cmp	r0, #0
3400863c:	d0e7      	beq.n	3400860e <HAL_RCCEx_GetPLL1CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVM) >> RCC_PLL1CFGR1_PLL1DIVM_Pos);
3400863e:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
        if (divm != 0U)
34008642:	f013 7f7c 	tst.w	r3, #66060288	@ 0x3f00000
34008646:	f3c3 5105 	ubfx	r1, r3, #20, #6
3400864a:	d0e0      	beq.n	3400860e <HAL_RCCEx_GetPLL1CLKFreq+0x12>
  return (uint32_t)((READ_BIT(RCC->PLL1CFGR1, RCC_PLL1CFGR1_PLL1DIVN) >> RCC_PLL1CFGR1_PLL1DIVN_Pos));
3400864c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR2, RCC_PLL1CFGR2_PLL1DIVNFRAC) >> RCC_PLL1CFGR2_PLL1DIVNFRAC_Pos);
34008650:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
34008654:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34008658:	f8d4 4088 	ldr.w	r4, [r4, #136]	@ 0x88
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV1) >> RCC_PLL1CFGR3_PLL1PDIV1_Pos);
3400865c:	f3c5 65c2 	ubfx	r5, r5, #27, #3
  return (uint32_t)(READ_BIT(RCC->PLL1CFGR3, RCC_PLL1CFGR3_PLL1PDIV2) >> RCC_PLL1CFGR3_PLL1PDIV2_Pos);
34008660:	f3c4 6402 	ubfx	r4, r4, #24, #3
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL1_GetN(), LL_RCC_PLL1_GetFRACN(), \
34008664:	9401      	str	r4, [sp, #4]
34008666:	9500      	str	r5, [sp, #0]
34008668:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3400866c:	f3c2 220b 	ubfx	r2, r2, #8, #12
34008670:	f7fc ffb0 	bl	340055d4 <RCCEx_CalcPLLFreq>
34008674:	e7cc      	b.n	34008610 <HAL_RCCEx_GetPLL1CLKFreq+0x14>
34008676:	bf00      	nop
34008678:	56028000 	.word	0x56028000

3400867c <HAL_RCCEx_GetPLL2CLKFreq>:
{
3400867c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  return ((READ_BIT(RCC->SR, RCC_SR_PLL2RDY) == (RCC_SR_PLL2RDY)) ? 1UL : 0UL);
3400867e:	4c1e      	ldr	r4, [pc, #120]	@ (340086f8 <HAL_RCCEx_GetPLL2CLKFreq+0x7c>)
34008680:	6863      	ldr	r3, [r4, #4]
34008682:	0599      	lsls	r1, r3, #22
34008684:	d506      	bpl.n	34008694 <HAL_RCCEx_GetPLL2CLKFreq+0x18>
  return ((READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIVEN) == RCC_PLL2CFGR3_PLL2PDIVEN) ? 1UL : 0UL);
34008686:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
3400868a:	005a      	lsls	r2, r3, #1
3400868c:	d40f      	bmi.n	340086ae <HAL_RCCEx_GetPLL2CLKFreq+0x32>
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3400868e:	2000      	movs	r0, #0
}
34008690:	b003      	add	sp, #12
34008692:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2BYP) == RCC_PLL2CFGR1_PLL2BYP) ? 1UL : 0UL);
34008694:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
34008698:	011b      	lsls	r3, r3, #4
3400869a:	d5f8      	bpl.n	3400868e <HAL_RCCEx_GetPLL2CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2SEL));
3400869c:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
340086a0:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
}
340086a4:	b003      	add	sp, #12
340086a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
340086aa:	f7fc bf5d 	b.w	34005568 <RCCEx_GetPLLSourceFreq>
340086ae:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL2_GetSource());
340086b2:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
340086b6:	f7fc ff57 	bl	34005568 <RCCEx_GetPLLSourceFreq>
      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
340086ba:	2800      	cmp	r0, #0
340086bc:	d0e7      	beq.n	3400868e <HAL_RCCEx_GetPLL2CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVM) >> RCC_PLL2CFGR1_PLL2DIVM_Pos);
340086be:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
        if (divm != 0U)
340086c2:	f013 7f7c 	tst.w	r3, #66060288	@ 0x3f00000
340086c6:	f3c3 5105 	ubfx	r1, r3, #20, #6
340086ca:	d0e0      	beq.n	3400868e <HAL_RCCEx_GetPLL2CLKFreq+0x12>
  return (uint32_t)((READ_BIT(RCC->PLL2CFGR1, RCC_PLL2CFGR1_PLL2DIVN) >> RCC_PLL2CFGR1_PLL2DIVN_Pos));
340086cc:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR2, RCC_PLL2CFGR2_PLL2DIVNFRAC) >> RCC_PLL2CFGR2_PLL2DIVNFRAC_Pos);
340086d0:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
340086d4:	f8d4 5098 	ldr.w	r5, [r4, #152]	@ 0x98
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
340086d8:	f8d4 4098 	ldr.w	r4, [r4, #152]	@ 0x98
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV1) >> RCC_PLL2CFGR3_PLL2PDIV1_Pos);
340086dc:	f3c5 65c2 	ubfx	r5, r5, #27, #3
  return (uint32_t)(READ_BIT(RCC->PLL2CFGR3, RCC_PLL2CFGR3_PLL2PDIV2) >> RCC_PLL2CFGR3_PLL2PDIV2_Pos);
340086e0:	f3c4 6402 	ubfx	r4, r4, #24, #3
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL2_GetN(), LL_RCC_PLL2_GetFRACN(), \
340086e4:	9401      	str	r4, [sp, #4]
340086e6:	9500      	str	r5, [sp, #0]
340086e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
340086ec:	f3c2 220b 	ubfx	r2, r2, #8, #12
340086f0:	f7fc ff70 	bl	340055d4 <RCCEx_CalcPLLFreq>
340086f4:	e7cc      	b.n	34008690 <HAL_RCCEx_GetPLL2CLKFreq+0x14>
340086f6:	bf00      	nop
340086f8:	56028000 	.word	0x56028000

340086fc <HAL_RCCEx_GetPLL3CLKFreq>:
{
340086fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
  return ((READ_BIT(RCC->SR, RCC_SR_PLL3RDY) == (RCC_SR_PLL3RDY)) ? 1UL : 0UL);
340086fe:	4c1e      	ldr	r4, [pc, #120]	@ (34008778 <HAL_RCCEx_GetPLL3CLKFreq+0x7c>)
34008700:	6863      	ldr	r3, [r4, #4]
34008702:	0559      	lsls	r1, r3, #21
34008704:	d506      	bpl.n	34008714 <HAL_RCCEx_GetPLL3CLKFreq+0x18>
  return ((READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIVEN) == RCC_PLL3CFGR3_PLL3PDIVEN) ? 1UL : 0UL);
34008706:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
3400870a:	005a      	lsls	r2, r3, #1
3400870c:	d40f      	bmi.n	3400872e <HAL_RCCEx_GetPLL3CLKFreq+0x32>
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3400870e:	2000      	movs	r0, #0
}
34008710:	b003      	add	sp, #12
34008712:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3BYP) == RCC_PLL3CFGR1_PLL3BYP) ? 1UL : 0UL);
34008714:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
34008718:	011b      	lsls	r3, r3, #4
3400871a:	d5f8      	bpl.n	3400870e <HAL_RCCEx_GetPLL3CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3SEL));
3400871c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34008720:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
}
34008724:	b003      	add	sp, #12
34008726:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
3400872a:	f7fc bf1d 	b.w	34005568 <RCCEx_GetPLLSourceFreq>
3400872e:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL3_GetSource());
34008732:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
34008736:	f7fc ff17 	bl	34005568 <RCCEx_GetPLLSourceFreq>
      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
3400873a:	2800      	cmp	r0, #0
3400873c:	d0e7      	beq.n	3400870e <HAL_RCCEx_GetPLL3CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVM) >> RCC_PLL3CFGR1_PLL3DIVM_Pos);
3400873e:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
        if (divm != 0U)
34008742:	f013 7f7c 	tst.w	r3, #66060288	@ 0x3f00000
34008746:	f3c3 5105 	ubfx	r1, r3, #20, #6
3400874a:	d0e0      	beq.n	3400870e <HAL_RCCEx_GetPLL3CLKFreq+0x12>
  return (uint32_t)((READ_BIT(RCC->PLL3CFGR1, RCC_PLL3CFGR1_PLL3DIVN) >> RCC_PLL3CFGR1_PLL3DIVN_Pos));
3400874c:	f8d4 20a0 	ldr.w	r2, [r4, #160]	@ 0xa0
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR2, RCC_PLL3CFGR2_PLL3DIVNFRAC) >> RCC_PLL3CFGR2_PLL3DIVNFRAC_Pos);
34008750:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
34008754:	f8d4 50a8 	ldr.w	r5, [r4, #168]	@ 0xa8
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
34008758:	f8d4 40a8 	ldr.w	r4, [r4, #168]	@ 0xa8
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV1) >> RCC_PLL3CFGR3_PLL3PDIV1_Pos);
3400875c:	f3c5 65c2 	ubfx	r5, r5, #27, #3
  return (uint32_t)(READ_BIT(RCC->PLL3CFGR3, RCC_PLL3CFGR3_PLL3PDIV2) >> RCC_PLL3CFGR3_PLL3PDIV2_Pos);
34008760:	f3c4 6402 	ubfx	r4, r4, #24, #3
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL3_GetN(), LL_RCC_PLL3_GetFRACN(), \
34008764:	9401      	str	r4, [sp, #4]
34008766:	9500      	str	r5, [sp, #0]
34008768:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
3400876c:	f3c2 220b 	ubfx	r2, r2, #8, #12
34008770:	f7fc ff30 	bl	340055d4 <RCCEx_CalcPLLFreq>
34008774:	e7cc      	b.n	34008710 <HAL_RCCEx_GetPLL3CLKFreq+0x14>
34008776:	bf00      	nop
34008778:	56028000 	.word	0x56028000

3400877c <HAL_RCCEx_GetPLL4CLKFreq>:
{
3400877c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  return ((READ_BIT(RCC->SR, RCC_SR_PLL4RDY) == (RCC_SR_PLL4RDY)) ? 1UL : 0UL);
3400877e:	4c1e      	ldr	r4, [pc, #120]	@ (340087f8 <HAL_RCCEx_GetPLL4CLKFreq+0x7c>)
34008780:	6863      	ldr	r3, [r4, #4]
34008782:	0519      	lsls	r1, r3, #20
34008784:	d506      	bpl.n	34008794 <HAL_RCCEx_GetPLL4CLKFreq+0x18>
  return ((READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIVEN) == RCC_PLL4CFGR3_PLL4PDIVEN) ? 1UL : 0UL);
34008786:	f8d4 30b8 	ldr.w	r3, [r4, #184]	@ 0xb8
3400878a:	005a      	lsls	r2, r3, #1
3400878c:	d40f      	bmi.n	340087ae <HAL_RCCEx_GetPLL4CLKFreq+0x32>
  uint32_t plloutputfreq = RCC_PERIPH_FREQUENCY_NO;
3400878e:	2000      	movs	r0, #0
}
34008790:	b003      	add	sp, #12
34008792:	bd30      	pop	{r4, r5, pc}
  return ((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4BYP) == RCC_PLL4CFGR1_PLL4BYP) ? 1UL : 0UL);
34008794:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
34008798:	011b      	lsls	r3, r3, #4
3400879a:	d5f8      	bpl.n	3400878e <HAL_RCCEx_GetPLL4CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4SEL));
3400879c:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
340087a0:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
}
340087a4:	b003      	add	sp, #12
340087a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    plloutputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
340087aa:	f7fc bedd 	b.w	34005568 <RCCEx_GetPLLSourceFreq>
340087ae:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
      uint32_t pllinputfreq = RCCEx_GetPLLSourceFreq(LL_RCC_PLL4_GetSource());
340087b2:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
340087b6:	f7fc fed7 	bl	34005568 <RCCEx_GetPLLSourceFreq>
      if (pllinputfreq != RCC_PERIPH_FREQUENCY_NO)
340087ba:	2800      	cmp	r0, #0
340087bc:	d0e7      	beq.n	3400878e <HAL_RCCEx_GetPLL4CLKFreq+0x12>
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVM) >> RCC_PLL4CFGR1_PLL4DIVM_Pos);
340087be:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
        if (divm != 0U)
340087c2:	f013 7f7c 	tst.w	r3, #66060288	@ 0x3f00000
340087c6:	f3c3 5105 	ubfx	r1, r3, #20, #6
340087ca:	d0e0      	beq.n	3400878e <HAL_RCCEx_GetPLL4CLKFreq+0x12>
  return (uint32_t)((READ_BIT(RCC->PLL4CFGR1, RCC_PLL4CFGR1_PLL4DIVN) >> RCC_PLL4CFGR1_PLL4DIVN_Pos));
340087cc:	f8d4 20b0 	ldr.w	r2, [r4, #176]	@ 0xb0
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR2, RCC_PLL4CFGR2_PLL4DIVNFRAC) >> RCC_PLL4CFGR2_PLL4DIVNFRAC_Pos);
340087d0:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
340087d4:	f8d4 50b8 	ldr.w	r5, [r4, #184]	@ 0xb8
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
340087d8:	f8d4 40b8 	ldr.w	r4, [r4, #184]	@ 0xb8
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV1) >> RCC_PLL4CFGR3_PLL4PDIV1_Pos);
340087dc:	f3c5 65c2 	ubfx	r5, r5, #27, #3
  return (uint32_t)(READ_BIT(RCC->PLL4CFGR3, RCC_PLL4CFGR3_PLL4PDIV2) >> RCC_PLL4CFGR3_PLL4PDIV2_Pos);
340087e0:	f3c4 6402 	ubfx	r4, r4, #24, #3
          plloutputfreq = RCCEx_CalcPLLFreq(pllinputfreq, divm, LL_RCC_PLL4_GetN(), LL_RCC_PLL4_GetFRACN(), \
340087e4:	9401      	str	r4, [sp, #4]
340087e6:	9500      	str	r5, [sp, #0]
340087e8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
340087ec:	f3c2 220b 	ubfx	r2, r2, #8, #12
340087f0:	f7fc fef0 	bl	340055d4 <RCCEx_CalcPLLFreq>
340087f4:	e7cc      	b.n	34008790 <HAL_RCCEx_GetPLL4CLKFreq+0x14>
340087f6:	bf00      	nop
340087f8:	56028000 	.word	0x56028000

340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>:
  * @rmtoll MISCENR       PEREN         LL_RCC_CLKP_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CLKP_IsEnabled(void)
{
  return ((READ_BIT(RCC->MISCENR, RCC_MISCENR_PEREN) == RCC_MISCENR_PEREN) ? 1UL : 0UL);
340087fc:	4b3e      	ldr	r3, [pc, #248]	@ (340088f8 <RCCEx_GetCLKPCLKFreq.constprop.0+0xfc>)
  * @param  CLKPxSource This parameter can be one of the following values:
  *         @arg @ref RCCEx_CLKP_Clock_Source
  * @retval CLKP clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetCLKPCLKFreq(uint32_t CLKPxSource)
340087fe:	b510      	push	{r4, lr}
34008800:	f8d3 2248 	ldr.w	r2, [r3, #584]	@ 0x248
34008804:	0652      	lsls	r2, r2, #25
34008806:	d56b      	bpl.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PERSEL));
34008808:	f8d3 215c 	ldr.w	r2, [r3, #348]	@ 0x15c
3400880c:	f002 0207 	and.w	r2, r2, #7
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
  uint32_t ic_divider;

  if (LL_RCC_CLKP_IsEnabled() == 1U)
  {
    switch (LL_RCC_GetCLKPClockSource(CLKPxSource))
34008810:	3a01      	subs	r2, #1
34008812:	2a06      	cmp	r2, #6
34008814:	d805      	bhi.n	34008822 <RCCEx_GetCLKPCLKFreq.constprop.0+0x26>
34008816:	e8df f002 	tbb	[pc, r2]
3400881a:	150f      	.short	0x150f
3400881c:	3e321b48 	.word	0x3e321b48
34008820:	54          	.byte	0x54
34008821:	00          	.byte	0x00
    {
      case LL_RCC_CLKP_CLKSOURCE_HSI:
        if (LL_RCC_HSI_IsReady() != 0U)
34008822:	f7fc fe07 	bl	34005434 <LL_RCC_HSI_IsReady>
34008826:	2800      	cmp	r0, #0
34008828:	d05a      	beq.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400882a:	4b33      	ldr	r3, [pc, #204]	@ (340088f8 <RCCEx_GetCLKPCLKFreq.constprop.0+0xfc>)
        {
          clkp_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3400882c:	4833      	ldr	r0, [pc, #204]	@ (340088fc <RCCEx_GetCLKPCLKFreq.constprop.0+0x100>)
3400882e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34008830:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34008834:	40d8      	lsrs	r0, r3
34008836:	e054      	b.n	340088e2 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe6>
        }
        break;

      case LL_RCC_CLKP_CLKSOURCE_MSI:
        if (LL_RCC_MSI_IsReady() != 0U)
34008838:	f7fc fe04 	bl	34005444 <LL_RCC_MSI_IsReady>
3400883c:	2800      	cmp	r0, #0
3400883e:	d04f      	beq.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
        {
          clkp_frequency = MSI_VALUE;
34008840:	482f      	ldr	r0, [pc, #188]	@ (34008900 <RCCEx_GetCLKPCLKFreq.constprop.0+0x104>)
34008842:	e04e      	b.n	340088e2 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe6>
        }
        break;

      case LL_RCC_CLKP_CLKSOURCE_HSE:
        if (LL_RCC_HSE_IsReady() != 0U)
34008844:	f7fc fdee 	bl	34005424 <LL_RCC_HSE_IsReady>
34008848:	2800      	cmp	r0, #0
3400884a:	d049      	beq.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
        {
          clkp_frequency = HSE_VALUE;
3400884c:	482d      	ldr	r0, [pc, #180]	@ (34008904 <RCCEx_GetCLKPCLKFreq.constprop.0+0x108>)
        /* Unexpected case */
        break;
    }
  }

  return clkp_frequency;
3400884e:	e048      	b.n	340088e2 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe6>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34008850:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
34008854:	06d4      	lsls	r4, r2, #27
34008856:	d543      	bpl.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
34008858:	f8d3 00d4 	ldr.w	r0, [r3, #212]	@ 0xd4
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
3400885c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
34008860:	f3c0 4007 	ubfx	r0, r0, #16, #8
34008864:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34008866:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
          switch (LL_RCC_IC20_GetSource())
3400886a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400886e:	d03c      	beq.n	340088ea <RCCEx_GetCLKPCLKFreq.constprop.0+0xee>
34008870:	d833      	bhi.n	340088da <RCCEx_GetCLKPCLKFreq.constprop.0+0xde>
34008872:	bbbb      	cbnz	r3, 340088e4 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe8>
              clkp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34008874:	f7ff fec2 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
              clkp_frequency = clkp_frequency / ic_divider;
34008878:	fbb0 f0f4 	udiv	r0, r0, r4
              break;
3400887c:	e031      	b.n	340088e2 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe6>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
3400887e:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
34008882:	0590      	lsls	r0, r2, #22
34008884:	d52c      	bpl.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
34008886:	f8d3 00e8 	ldr.w	r0, [r3, #232]	@ 0xe8
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
3400888a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
3400888e:	f3c0 4007 	ubfx	r0, r0, #16, #8
34008892:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34008894:	e7e7      	b.n	34008866 <RCCEx_GetCLKPCLKFreq.constprop.0+0x6a>
        if (LL_RCC_IC15_IsEnabled() != 0U)
34008896:	f7fc fe4d 	bl	34005534 <LL_RCC_IC15_IsEnabled>
3400889a:	b308      	cbz	r0, 340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
          ic_divider = LL_RCC_IC15_GetDivider();
3400889c:	f7fc fe52 	bl	34005544 <LL_RCC_IC15_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
340088a0:	4b15      	ldr	r3, [pc, #84]	@ (340088f8 <RCCEx_GetCLKPCLKFreq.constprop.0+0xfc>)
340088a2:	4604      	mov	r4, r0
340088a4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340088a8:	e7dd      	b.n	34008866 <RCCEx_GetCLKPCLKFreq.constprop.0+0x6a>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
340088aa:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
340088ae:	0351      	lsls	r1, r2, #13
340088b0:	d516      	bpl.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
340088b2:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
340088b6:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
340088ba:	f3c0 4007 	ubfx	r0, r0, #16, #8
340088be:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
340088c0:	e7d1      	b.n	34008866 <RCCEx_GetCLKPCLKFreq.constprop.0+0x6a>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
340088c2:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
340088c6:	0312      	lsls	r2, r2, #12
340088c8:	d50a      	bpl.n	340088e0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xe4>
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
340088ca:	f8d3 0110 	ldr.w	r0, [r3, #272]	@ 0x110
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
340088ce:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
340088d2:	f3c0 4007 	ubfx	r0, r0, #16, #8
340088d6:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
340088d8:	e7c5      	b.n	34008866 <RCCEx_GetCLKPCLKFreq.constprop.0+0x6a>
          switch (LL_RCC_IC20_GetSource())
340088da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340088de:	d007      	beq.n	340088f0 <RCCEx_GetCLKPCLKFreq.constprop.0+0xf4>
  uint32_t clkp_frequency = RCC_PERIPH_FREQUENCY_NO;
340088e0:	2000      	movs	r0, #0
}
340088e2:	bd10      	pop	{r4, pc}
              clkp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340088e4:	f7ff feca 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
340088e8:	e7c6      	b.n	34008878 <RCCEx_GetCLKPCLKFreq.constprop.0+0x7c>
              clkp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340088ea:	f7ff ff07 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
340088ee:	e7c3      	b.n	34008878 <RCCEx_GetCLKPCLKFreq.constprop.0+0x7c>
              clkp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340088f0:	f7ff ff44 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
340088f4:	e7c0      	b.n	34008878 <RCCEx_GetCLKPCLKFreq.constprop.0+0x7c>
340088f6:	bf00      	nop
340088f8:	56028000 	.word	0x56028000
340088fc:	03d09000 	.word	0x03d09000
34008900:	003d0900 	.word	0x003d0900
34008904:	02dc6c00 	.word	0x02dc6c00

34008908 <RCCEx_GetSPDIFRXCLKFreq.constprop.0>:
  * @param  SPDIFRXxSource This parameter can be one of the following values:
  *         @arg @ref RCCEx_SPDIFRX1_Clock_Source
  * @retval SPDIF clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
static uint32_t RCCEx_GetSPDIFRXCLKFreq(uint32_t SPDIFRXxSource)
34008908:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)(READ_BIT(RCC->CCIPR9, RCC_CCIPR9_SPDIFRX1SEL));
3400890a:	4d2b      	ldr	r5, [pc, #172]	@ (340089b8 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0xb0>)
3400890c:	f8d5 3164 	ldr.w	r3, [r5, #356]	@ 0x164
34008910:	f003 0307 	and.w	r3, r3, #7
{
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
  uint32_t ic_divider;

  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
34008914:	2b06      	cmp	r3, #6
34008916:	d835      	bhi.n	34008984 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7c>
34008918:	e8df f003 	tbb	[pc, r3]
3400891c:	28110d04 	.word	0x28110d04
34008920:	3c45      	.short	0x3c45
34008922:	4b          	.byte	0x4b
34008923:	00          	.byte	0x00
  {
    case LL_RCC_SPDIFRX1_CLKSOURCE_PCLK1:
      spdifrx_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34008924:	f7fc fd10 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34008928:	f7fc fe16 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
3400892c:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
3400892e:	f003 0307 	and.w	r3, r3, #7
      break;

    case LL_RCC_SPDIFRX1_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
      {
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34008932:	40d8      	lsrs	r0, r3
34008934:	e027      	b.n	34008986 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7e>
      /* Unexpected case */
      break;
  }

  return spdifrx_frequency;
}
34008936:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      spdifrx_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3400893a:	f7ff bf5f 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3400893e:	f7fc fdb1 	bl	340054a4 <LL_RCC_IC7_IsEnabled>
34008942:	b1f8      	cbz	r0, 34008984 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7c>
        ic_divider = LL_RCC_IC7_GetDivider();
34008944:	f7fc fdb6 	bl	340054b4 <LL_RCC_IC7_GetDivider>
34008948:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
3400894a:	f8d5 30dc 	ldr.w	r3, [r5, #220]	@ 0xdc
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
3400894e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC8_GetSource())
34008952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008956:	d017      	beq.n	34008988 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x80>
34008958:	d811      	bhi.n	3400897e <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x76>
3400895a:	b913      	cbnz	r3, 34008962 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x5a>
            spdifrx_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3400895c:	f7ff fe4e 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
34008960:	e001      	b.n	34008966 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x5e>
            spdifrx_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34008962:	f7ff fe8b 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
            spdifrx_frequency = spdifrx_frequency / ic_divider;
34008966:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
3400896a:	e00c      	b.n	34008986 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7e>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3400896c:	f7fc fdac 	bl	340054c8 <LL_RCC_IC8_IsEnabled>
34008970:	b140      	cbz	r0, 34008984 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7c>
        ic_divider = LL_RCC_IC8_GetDivider();
34008972:	f7fc fdb1 	bl	340054d8 <LL_RCC_IC8_GetDivider>
34008976:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
3400897a:	4604      	mov	r4, r0
3400897c:	e7e7      	b.n	3400894e <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x46>
        switch (LL_RCC_IC8_GetSource())
3400897e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008982:	d004      	beq.n	3400898e <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x86>
  uint32_t spdifrx_frequency = RCC_PERIPH_FREQUENCY_NO;
34008984:	2000      	movs	r0, #0
}
34008986:	bd38      	pop	{r3, r4, r5, pc}
            spdifrx_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34008988:	f7ff feb8 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
3400898c:	e7eb      	b.n	34008966 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x5e>
            spdifrx_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3400898e:	f7ff fef5 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34008992:	e7e8      	b.n	34008966 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x5e>
      if (LL_RCC_HSI_IsReady() != 0U)
34008994:	f7fc fd4e 	bl	34005434 <LL_RCC_HSI_IsReady>
34008998:	2800      	cmp	r0, #0
3400899a:	d0f3      	beq.n	34008984 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7c>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400899c:	6cab      	ldr	r3, [r5, #72]	@ 0x48
        spdifrx_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3400899e:	4807      	ldr	r0, [pc, #28]	@ (340089bc <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0xb4>)
340089a0:	f3c3 13c1 	ubfx	r3, r3, #7, #2
340089a4:	e7c5      	b.n	34008932 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x2a>
      if (LL_RCC_MSI_IsReady() != 0U)
340089a6:	f7fc fd4d 	bl	34005444 <LL_RCC_MSI_IsReady>
340089aa:	2800      	cmp	r0, #0
340089ac:	d0ea      	beq.n	34008984 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7c>
        spdifrx_frequency = MSI_VALUE;
340089ae:	4804      	ldr	r0, [pc, #16]	@ (340089c0 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0xb8>)
340089b0:	e7e9      	b.n	34008986 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7e>
  switch (LL_RCC_GetSPDIFRXClockSource(SPDIFRXxSource))
340089b2:	4804      	ldr	r0, [pc, #16]	@ (340089c4 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0xbc>)
  return spdifrx_frequency;
340089b4:	e7e7      	b.n	34008986 <RCCEx_GetSPDIFRXCLKFreq.constprop.0+0x7e>
340089b6:	bf00      	nop
340089b8:	56028000 	.word	0x56028000
340089bc:	03d09000 	.word	0x03d09000
340089c0:	003d0900 	.word	0x003d0900
340089c4:	00bb8000 	.word	0x00bb8000

340089c8 <RCCEx_GetXSPICLKFreq>:
  * @retval XSPI clock frequency (in Hz)
  *         - @ref  RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */

static uint32_t RCCEx_GetXSPICLKFreq(uint32_t XSPIxSource)
{
340089c8:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
340089ca:	f7fc fd5d 	bl	34005488 <LL_RCC_GetClockSource>
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
  uint32_t ic_divider;

  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
340089ce:	4b36      	ldr	r3, [pc, #216]	@ (34008aa8 <RCCEx_GetXSPICLKFreq+0xe0>)
340089d0:	4298      	cmp	r0, r3
340089d2:	d028      	beq.n	34008a26 <RCCEx_GetXSPICLKFreq+0x5e>
340089d4:	d81b      	bhi.n	34008a0e <RCCEx_GetXSPICLKFreq+0x46>
340089d6:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
340089da:	4298      	cmp	r0, r3
340089dc:	d013      	beq.n	34008a06 <RCCEx_GetXSPICLKFreq+0x3e>
340089de:	d80b      	bhi.n	340089f8 <RCCEx_GetXSPICLKFreq+0x30>
340089e0:	f420 6280 	bic.w	r2, r0, #1024	@ 0x400
340089e4:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
340089e8:	429a      	cmp	r2, r3
340089ea:	d04a      	beq.n	34008a82 <RCCEx_GetXSPICLKFreq+0xba>
340089ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
340089f0:	4298      	cmp	r0, r3
340089f2:	d046      	beq.n	34008a82 <RCCEx_GetXSPICLKFreq+0xba>
  uint32_t xspi_frequency = RCC_PERIPH_FREQUENCY_NO;
340089f4:	2000      	movs	r0, #0
      /* Nothing to do */
      break;
  }

  return xspi_frequency;
}
340089f6:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
340089f8:	4b2c      	ldr	r3, [pc, #176]	@ (34008aac <RCCEx_GetXSPICLKFreq+0xe4>)
340089fa:	4298      	cmp	r0, r3
340089fc:	d003      	beq.n	34008a06 <RCCEx_GetXSPICLKFreq+0x3e>
340089fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008a02:	4298      	cmp	r0, r3
34008a04:	d1f6      	bne.n	340089f4 <RCCEx_GetXSPICLKFreq+0x2c>
}
34008a06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      xspi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34008a0a:	f7ff bef7 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
34008a0e:	4b28      	ldr	r3, [pc, #160]	@ (34008ab0 <RCCEx_GetXSPICLKFreq+0xe8>)
34008a10:	4298      	cmp	r0, r3
34008a12:	d028      	beq.n	34008a66 <RCCEx_GetXSPICLKFreq+0x9e>
34008a14:	d820      	bhi.n	34008a58 <RCCEx_GetXSPICLKFreq+0x90>
34008a16:	f5a3 437c 	sub.w	r3, r3, #64512	@ 0xfc00
34008a1a:	4298      	cmp	r0, r3
34008a1c:	d003      	beq.n	34008a26 <RCCEx_GetXSPICLKFreq+0x5e>
34008a1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008a22:	4298      	cmp	r0, r3
34008a24:	d1e6      	bne.n	340089f4 <RCCEx_GetXSPICLKFreq+0x2c>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34008a26:	4b23      	ldr	r3, [pc, #140]	@ (34008ab4 <RCCEx_GetXSPICLKFreq+0xec>)
34008a28:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
34008a2c:	f010 0004 	ands.w	r0, r0, #4
34008a30:	d0e1      	beq.n	340089f6 <RCCEx_GetXSPICLKFreq+0x2e>
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
34008a32:	f8d3 00cc 	ldr.w	r0, [r3, #204]	@ 0xcc
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34008a36:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
34008a3a:	f3c0 4007 	ubfx	r0, r0, #16, #8
34008a3e:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34008a40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC4_GetSource())
34008a44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008a48:	d02a      	beq.n	34008aa0 <RCCEx_GetXSPICLKFreq+0xd8>
34008a4a:	d820      	bhi.n	34008a8e <RCCEx_GetXSPICLKFreq+0xc6>
34008a4c:	bb2b      	cbnz	r3, 34008a9a <RCCEx_GetXSPICLKFreq+0xd2>
            xspi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34008a4e:	f7ff fdd5 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            xspi_frequency = xspi_frequency / ic_divider;
34008a52:	fbb0 f0f4 	udiv	r0, r0, r4
  return xspi_frequency;
34008a56:	e7ce      	b.n	340089f6 <RCCEx_GetXSPICLKFreq+0x2e>
  switch (LL_RCC_GetXSPIClockSource(XSPIxSource))
34008a58:	4b17      	ldr	r3, [pc, #92]	@ (34008ab8 <RCCEx_GetXSPICLKFreq+0xf0>)
34008a5a:	4298      	cmp	r0, r3
34008a5c:	d003      	beq.n	34008a66 <RCCEx_GetXSPICLKFreq+0x9e>
34008a5e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008a62:	4298      	cmp	r0, r3
34008a64:	d1c6      	bne.n	340089f4 <RCCEx_GetXSPICLKFreq+0x2c>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34008a66:	4b13      	ldr	r3, [pc, #76]	@ (34008ab4 <RCCEx_GetXSPICLKFreq+0xec>)
34008a68:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
34008a6c:	f010 0008 	ands.w	r0, r0, #8
34008a70:	d0c1      	beq.n	340089f6 <RCCEx_GetXSPICLKFreq+0x2e>
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34008a72:	f8d3 00d0 	ldr.w	r0, [r3, #208]	@ 0xd0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34008a76:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34008a7a:	f3c0 4007 	ubfx	r0, r0, #16, #8
34008a7e:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34008a80:	e7de      	b.n	34008a40 <RCCEx_GetXSPICLKFreq+0x78>
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34008a82:	f7fc fc61 	bl	34005348 <HAL_RCC_GetSysClockFreq>
}
34008a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      xspi_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34008a8a:	f7fc bd65 	b.w	34005558 <RCCEx_GetHCLKFreq>
        switch (LL_RCC_IC4_GetSource())
34008a8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008a92:	d1af      	bne.n	340089f4 <RCCEx_GetXSPICLKFreq+0x2c>
            xspi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34008a94:	f7ff fe72 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34008a98:	e7db      	b.n	34008a52 <RCCEx_GetXSPICLKFreq+0x8a>
            xspi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34008a9a:	f7ff fdef 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34008a9e:	e7d8      	b.n	34008a52 <RCCEx_GetXSPICLKFreq+0x8a>
            xspi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34008aa0:	f7ff fe2c 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34008aa4:	e7d5      	b.n	34008a52 <RCCEx_GetXSPICLKFreq+0x8a>
34008aa6:	bf00      	nop
34008aa8:	03020014 	.word	0x03020014
34008aac:	03010414 	.word	0x03010414
34008ab0:	03030014 	.word	0x03030014
34008ab4:	56028000 	.word	0x56028000
34008ab8:	03030414 	.word	0x03030414

34008abc <RCCEx_GetOTGPHYCLKFreq>:
{
34008abc:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
34008abe:	f7fc fce3 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
34008ac2:	4b2b      	ldr	r3, [pc, #172]	@ (34008b70 <RCCEx_GetOTGPHYCLKFreq+0xb4>)
34008ac4:	4298      	cmp	r0, r3
34008ac6:	d021      	beq.n	34008b0c <RCCEx_GetOTGPHYCLKFreq+0x50>
34008ac8:	d815      	bhi.n	34008af6 <RCCEx_GetOTGPHYCLKFreq+0x3a>
34008aca:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34008ace:	4298      	cmp	r0, r3
34008ad0:	d00d      	beq.n	34008aee <RCCEx_GetOTGPHYCLKFreq+0x32>
34008ad2:	d809      	bhi.n	34008ae8 <RCCEx_GetOTGPHYCLKFreq+0x2c>
34008ad4:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34008ad8:	4298      	cmp	r0, r3
34008ada:	d02d      	beq.n	34008b38 <RCCEx_GetOTGPHYCLKFreq+0x7c>
34008adc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
34008ae0:	4298      	cmp	r0, r3
34008ae2:	d029      	beq.n	34008b38 <RCCEx_GetOTGPHYCLKFreq+0x7c>
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
34008ae4:	2000      	movs	r0, #0
}
34008ae6:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
34008ae8:	4b22      	ldr	r3, [pc, #136]	@ (34008b74 <RCCEx_GetOTGPHYCLKFreq+0xb8>)
34008aea:	4298      	cmp	r0, r3
34008aec:	d1fa      	bne.n	34008ae4 <RCCEx_GetOTGPHYCLKFreq+0x28>
}
34008aee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      usb_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34008af2:	f7ff be83 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetUSBClockSource(OTGPHYxSource))
34008af6:	4b20      	ldr	r3, [pc, #128]	@ (34008b78 <RCCEx_GetOTGPHYCLKFreq+0xbc>)
34008af8:	4298      	cmp	r0, r3
34008afa:	d023      	beq.n	34008b44 <RCCEx_GetOTGPHYCLKFreq+0x88>
34008afc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
34008b00:	4298      	cmp	r0, r3
34008b02:	d01f      	beq.n	34008b44 <RCCEx_GetOTGPHYCLKFreq+0x88>
34008b04:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34008b08:	4298      	cmp	r0, r3
34008b0a:	d1eb      	bne.n	34008ae4 <RCCEx_GetOTGPHYCLKFreq+0x28>
      if (LL_RCC_IC15_IsEnabled() != 0U)
34008b0c:	f7fc fd12 	bl	34005534 <LL_RCC_IC15_IsEnabled>
34008b10:	2800      	cmp	r0, #0
34008b12:	d0e7      	beq.n	34008ae4 <RCCEx_GetOTGPHYCLKFreq+0x28>
        uint32_t ic_divider = LL_RCC_IC15_GetDivider();
34008b14:	f7fc fd16 	bl	34005544 <LL_RCC_IC15_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
34008b18:	4b18      	ldr	r3, [pc, #96]	@ (34008b7c <RCCEx_GetOTGPHYCLKFreq+0xc0>)
34008b1a:	4604      	mov	r4, r0
34008b1c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
34008b20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC15_GetSource())
34008b24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008b28:	d01f      	beq.n	34008b6a <RCCEx_GetOTGPHYCLKFreq+0xae>
34008b2a:	d815      	bhi.n	34008b58 <RCCEx_GetOTGPHYCLKFreq+0x9c>
34008b2c:	b9d3      	cbnz	r3, 34008b64 <RCCEx_GetOTGPHYCLKFreq+0xa8>
            usb_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34008b2e:	f7ff fd65 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            usb_frequency = usb_frequency / ic_divider;
34008b32:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34008b36:	e7d6      	b.n	34008ae6 <RCCEx_GetOTGPHYCLKFreq+0x2a>
      if (LL_RCC_HSE_IsReady() != 0U)
34008b38:	f7fc fc74 	bl	34005424 <LL_RCC_HSE_IsReady>
34008b3c:	2800      	cmp	r0, #0
34008b3e:	d0d1      	beq.n	34008ae4 <RCCEx_GetOTGPHYCLKFreq+0x28>
        usb_frequency = HSE_VALUE / 2U;
34008b40:	480f      	ldr	r0, [pc, #60]	@ (34008b80 <RCCEx_GetOTGPHYCLKFreq+0xc4>)
34008b42:	e7d0      	b.n	34008ae6 <RCCEx_GetOTGPHYCLKFreq+0x2a>
      if (LL_RCC_HSE_IsReady() != 0U)
34008b44:	f7fc fc6e 	bl	34005424 <LL_RCC_HSE_IsReady>
34008b48:	2800      	cmp	r0, #0
34008b4a:	d0cb      	beq.n	34008ae4 <RCCEx_GetOTGPHYCLKFreq+0x28>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
34008b4c:	f7fc fc62 	bl	34005414 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
34008b50:	2800      	cmp	r0, #0
34008b52:	d1f5      	bne.n	34008b40 <RCCEx_GetOTGPHYCLKFreq+0x84>
          usb_frequency = HSE_VALUE;
34008b54:	480b      	ldr	r0, [pc, #44]	@ (34008b84 <RCCEx_GetOTGPHYCLKFreq+0xc8>)
  return usb_frequency;
34008b56:	e7c6      	b.n	34008ae6 <RCCEx_GetOTGPHYCLKFreq+0x2a>
        switch (LL_RCC_IC15_GetSource())
34008b58:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008b5c:	d1c2      	bne.n	34008ae4 <RCCEx_GetOTGPHYCLKFreq+0x28>
            usb_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34008b5e:	f7ff fe0d 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34008b62:	e7e6      	b.n	34008b32 <RCCEx_GetOTGPHYCLKFreq+0x76>
            usb_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34008b64:	f7ff fd8a 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34008b68:	e7e3      	b.n	34008b32 <RCCEx_GetOTGPHYCLKFreq+0x76>
            usb_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34008b6a:	f7ff fdc7 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34008b6e:	e7e0      	b.n	34008b32 <RCCEx_GetOTGPHYCLKFreq+0x76>
34008b70:	03020c14 	.word	0x03020c14
34008b74:	03011414 	.word	0x03011414
34008b78:	03030c14 	.word	0x03030c14
34008b7c:	56028000 	.word	0x56028000
34008b80:	016e3600 	.word	0x016e3600
34008b84:	02dc6c00 	.word	0x02dc6c00

34008b88 <RCCEx_GetOTGPHYCKREFCLKFreq>:
{
34008b88:	b508      	push	{r3, lr}
  return LL_RCC_GetClockSource(Periph);
34008b8a:	f7fc fc7d 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
34008b8e:	4b11      	ldr	r3, [pc, #68]	@ (34008bd4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x4c>)
34008b90:	4298      	cmp	r0, r3
34008b92:	d01c      	beq.n	34008bce <RCCEx_GetOTGPHYCKREFCLKFreq+0x46>
34008b94:	d805      	bhi.n	34008ba2 <RCCEx_GetOTGPHYCKREFCLKFreq+0x1a>
34008b96:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
34008b9a:	4298      	cmp	r0, r3
34008b9c:	d012      	beq.n	34008bc4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x3c>
  uint32_t usb_frequency = RCC_PERIPH_FREQUENCY_NO;
34008b9e:	2000      	movs	r0, #0
}
34008ba0:	bd08      	pop	{r3, pc}
  switch (LL_RCC_GetUSBClockSource(OTGPHYxCKREFSource))
34008ba2:	4b0d      	ldr	r3, [pc, #52]	@ (34008bd8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x50>)
34008ba4:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
34008ba8:	4298      	cmp	r0, r3
34008baa:	d1f8      	bne.n	34008b9e <RCCEx_GetOTGPHYCKREFCLKFreq+0x16>
      if (LL_RCC_HSE_IsReady() != 0U)
34008bac:	f7fc fc3a 	bl	34005424 <LL_RCC_HSE_IsReady>
34008bb0:	2800      	cmp	r0, #0
34008bb2:	d0f4      	beq.n	34008b9e <RCCEx_GetOTGPHYCKREFCLKFreq+0x16>
        if (LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock() == 0UL)
34008bb4:	f7fc fc2e 	bl	34005414 <LL_RCC_HSE_IsSelectedHSEDiv2AsDiv2Clock>
          usb_frequency = HSE_VALUE;
34008bb8:	4b08      	ldr	r3, [pc, #32]	@ (34008bdc <RCCEx_GetOTGPHYCKREFCLKFreq+0x54>)
34008bba:	2800      	cmp	r0, #0
34008bbc:	4808      	ldr	r0, [pc, #32]	@ (34008be0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x58>)
34008bbe:	bf08      	it	eq
34008bc0:	4618      	moveq	r0, r3
34008bc2:	e7ed      	b.n	34008ba0 <RCCEx_GetOTGPHYCKREFCLKFreq+0x18>
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
34008bc4:	4807      	ldr	r0, [pc, #28]	@ (34008be4 <RCCEx_GetOTGPHYCKREFCLKFreq+0x5c>)
}
34008bc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      usb_frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34008bca:	f7ff bf77 	b.w	34008abc <RCCEx_GetOTGPHYCLKFreq>
34008bce:	4806      	ldr	r0, [pc, #24]	@ (34008be8 <RCCEx_GetOTGPHYCKREFCLKFreq+0x60>)
34008bd0:	e7f9      	b.n	34008bc6 <RCCEx_GetOTGPHYCKREFCLKFreq+0x3e>
34008bd2:	bf00      	nop
34008bd4:	01001814 	.word	0x01001814
34008bd8:	01011014 	.word	0x01011014
34008bdc:	02dc6c00 	.word	0x02dc6c00
34008be0:	016e3600 	.word	0x016e3600
34008be4:	03000c14 	.word	0x03000c14
34008be8:	03001414 	.word	0x03001414

34008bec <RCCEx_GetUSARTCLKFreq>:
{
34008bec:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
34008bee:	f7fc fc4b 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008bf2:	4b6f      	ldr	r3, [pc, #444]	@ (34008db0 <RCCEx_GetUSARTCLKFreq+0x1c4>)
34008bf4:	4298      	cmp	r0, r3
34008bf6:	d039      	beq.n	34008c6c <RCCEx_GetUSARTCLKFreq+0x80>
34008bf8:	d852      	bhi.n	34008ca0 <RCCEx_GetUSARTCLKFreq+0xb4>
34008bfa:	f5a3 3300 	sub.w	r3, r3, #131072	@ 0x20000
34008bfe:	4298      	cmp	r0, r3
34008c00:	f000 80b5 	beq.w	34008d6e <RCCEx_GetUSARTCLKFreq+0x182>
34008c04:	d813      	bhi.n	34008c2e <RCCEx_GetUSARTCLKFreq+0x42>
34008c06:	f6a3 73fc 	subw	r3, r3, #4092	@ 0xffc
34008c0a:	4298      	cmp	r0, r3
34008c0c:	f000 80af 	beq.w	34008d6e <RCCEx_GetUSARTCLKFreq+0x182>
34008c10:	d80b      	bhi.n	34008c2a <RCCEx_GetUSARTCLKFreq+0x3e>
34008c12:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
34008c16:	4298      	cmp	r0, r3
34008c18:	f000 80a9 	beq.w	34008d6e <RCCEx_GetUSARTCLKFreq+0x182>
34008c1c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008c20:	4298      	cmp	r0, r3
34008c22:	f000 80ae 	beq.w	34008d82 <RCCEx_GetUSARTCLKFreq+0x196>
  uint32_t usart_frequency = RCC_PERIPH_FREQUENCY_NO;
34008c26:	2000      	movs	r0, #0
}
34008c28:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008c2a:	4b62      	ldr	r3, [pc, #392]	@ (34008db4 <RCCEx_GetUSARTCLKFreq+0x1c8>)
34008c2c:	e7f8      	b.n	34008c20 <RCCEx_GetUSARTCLKFreq+0x34>
34008c2e:	4b62      	ldr	r3, [pc, #392]	@ (34008db8 <RCCEx_GetUSARTCLKFreq+0x1cc>)
34008c30:	4298      	cmp	r0, r3
34008c32:	d00c      	beq.n	34008c4e <RCCEx_GetUSARTCLKFreq+0x62>
34008c34:	d80f      	bhi.n	34008c56 <RCCEx_GetUSARTCLKFreq+0x6a>
34008c36:	f6a3 73fc 	subw	r3, r3, #4092	@ 0xffc
34008c3a:	4298      	cmp	r0, r3
34008c3c:	d007      	beq.n	34008c4e <RCCEx_GetUSARTCLKFreq+0x62>
34008c3e:	bf8e      	itee	hi
34008c40:	4b5e      	ldrhi	r3, [pc, #376]	@ (34008dbc <RCCEx_GetUSARTCLKFreq+0x1d0>)
34008c42:	f420 6080 	bicls.w	r0, r0, #1024	@ 0x400
34008c46:	f2a3 4304 	subwls	r3, r3, #1028	@ 0x404
34008c4a:	4298      	cmp	r0, r3
34008c4c:	d1eb      	bne.n	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
}
34008c4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      usart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34008c52:	f7ff bdd3 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008c56:	4b5a      	ldr	r3, [pc, #360]	@ (34008dc0 <RCCEx_GetUSARTCLKFreq+0x1d4>)
34008c58:	4298      	cmp	r0, r3
34008c5a:	d007      	beq.n	34008c6c <RCCEx_GetUSARTCLKFreq+0x80>
34008c5c:	bf8e      	itee	hi
34008c5e:	4b59      	ldrhi	r3, [pc, #356]	@ (34008dc4 <RCCEx_GetUSARTCLKFreq+0x1d8>)
34008c60:	f420 6080 	bicls.w	r0, r0, #1024	@ 0x400
34008c64:	f2a3 4304 	subwls	r3, r3, #1028	@ 0x404
34008c68:	4298      	cmp	r0, r3
34008c6a:	d1dc      	bne.n	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
      if (LL_RCC_IC9_IsEnabled() != 0U)
34008c6c:	f7fc fc3e 	bl	340054ec <LL_RCC_IC9_IsEnabled>
34008c70:	2800      	cmp	r0, #0
34008c72:	d0d8      	beq.n	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
        ic_divider = LL_RCC_IC9_GetDivider();
34008c74:	f7fc fc42 	bl	340054fc <LL_RCC_IC9_GetDivider>
34008c78:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
34008c7a:	4b53      	ldr	r3, [pc, #332]	@ (34008dc8 <RCCEx_GetUSARTCLKFreq+0x1dc>)
34008c7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
34008c80:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC14_GetSource())
34008c84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008c88:	f000 808e 	beq.w	34008da8 <RCCEx_GetUSARTCLKFreq+0x1bc>
34008c8c:	f200 8082 	bhi.w	34008d94 <RCCEx_GetUSARTCLKFreq+0x1a8>
34008c90:	2b00      	cmp	r3, #0
34008c92:	f040 8086 	bne.w	34008da2 <RCCEx_GetUSARTCLKFreq+0x1b6>
            usart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34008c96:	f7ff fcb1 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            usart_frequency = usart_frequency / ic_divider;
34008c9a:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34008c9e:	e7c3      	b.n	34008c28 <RCCEx_GetUSARTCLKFreq+0x3c>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008ca0:	4b4a      	ldr	r3, [pc, #296]	@ (34008dcc <RCCEx_GetUSARTCLKFreq+0x1e0>)
34008ca2:	4298      	cmp	r0, r3
34008ca4:	d045      	beq.n	34008d32 <RCCEx_GetUSARTCLKFreq+0x146>
34008ca6:	d833      	bhi.n	34008d10 <RCCEx_GetUSARTCLKFreq+0x124>
34008ca8:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34008cac:	4298      	cmp	r0, r3
34008cae:	d028      	beq.n	34008d02 <RCCEx_GetUSARTCLKFreq+0x116>
34008cb0:	d81c      	bhi.n	34008cec <RCCEx_GetUSARTCLKFreq+0x100>
34008cb2:	f5a3 437b 	sub.w	r3, r3, #64256	@ 0xfb00
34008cb6:	3bfc      	subs	r3, #252	@ 0xfc
34008cb8:	4298      	cmp	r0, r3
34008cba:	d006      	beq.n	34008cca <RCCEx_GetUSARTCLKFreq+0xde>
34008cbc:	d810      	bhi.n	34008ce0 <RCCEx_GetUSARTCLKFreq+0xf4>
34008cbe:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
34008cc2:	f2a3 4304 	subw	r3, r3, #1028	@ 0x404
34008cc6:	4298      	cmp	r0, r3
34008cc8:	d1ad      	bne.n	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34008cca:	f7fc fc21 	bl	34005510 <LL_RCC_IC14_IsEnabled>
34008cce:	2800      	cmp	r0, #0
34008cd0:	d0a9      	beq.n	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
        ic_divider = LL_RCC_IC14_GetDivider();
34008cd2:	f7fc fc25 	bl	34005520 <LL_RCC_IC14_GetDivider>
34008cd6:	4b3c      	ldr	r3, [pc, #240]	@ (34008dc8 <RCCEx_GetUSARTCLKFreq+0x1dc>)
34008cd8:	4604      	mov	r4, r0
34008cda:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34008cde:	e7cf      	b.n	34008c80 <RCCEx_GetUSARTCLKFreq+0x94>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008ce0:	4b3b      	ldr	r3, [pc, #236]	@ (34008dd0 <RCCEx_GetUSARTCLKFreq+0x1e4>)
34008ce2:	4298      	cmp	r0, r3
34008ce4:	d0f1      	beq.n	34008cca <RCCEx_GetUSARTCLKFreq+0xde>
34008ce6:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
34008cea:	e7ec      	b.n	34008cc6 <RCCEx_GetUSARTCLKFreq+0xda>
34008cec:	4b39      	ldr	r3, [pc, #228]	@ (34008dd4 <RCCEx_GetUSARTCLKFreq+0x1e8>)
34008cee:	4298      	cmp	r0, r3
34008cf0:	d007      	beq.n	34008d02 <RCCEx_GetUSARTCLKFreq+0x116>
34008cf2:	bf8e      	itee	hi
34008cf4:	4b38      	ldrhi	r3, [pc, #224]	@ (34008dd8 <RCCEx_GetUSARTCLKFreq+0x1ec>)
34008cf6:	f020 0004 	bicls.w	r0, r0, #4
34008cfa:	f5a3 6380 	subls.w	r3, r3, #1024	@ 0x400
34008cfe:	4298      	cmp	r0, r3
34008d00:	d191      	bne.n	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
      if (LL_RCC_LSE_IsReady() != 0U)
34008d02:	f7fc fba7 	bl	34005454 <LL_RCC_LSE_IsReady>
34008d06:	3800      	subs	r0, #0
34008d08:	bf18      	it	ne
34008d0a:	2001      	movne	r0, #1
34008d0c:	03c0      	lsls	r0, r0, #15
34008d0e:	e78b      	b.n	34008c28 <RCCEx_GetUSARTCLKFreq+0x3c>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008d10:	4b32      	ldr	r3, [pc, #200]	@ (34008ddc <RCCEx_GetUSARTCLKFreq+0x1f0>)
34008d12:	4298      	cmp	r0, r3
34008d14:	d020      	beq.n	34008d58 <RCCEx_GetUSARTCLKFreq+0x16c>
34008d16:	d813      	bhi.n	34008d40 <RCCEx_GetUSARTCLKFreq+0x154>
34008d18:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
34008d1c:	4298      	cmp	r0, r3
34008d1e:	d008      	beq.n	34008d32 <RCCEx_GetUSARTCLKFreq+0x146>
34008d20:	bf8e      	itee	hi
34008d22:	4b2f      	ldrhi	r3, [pc, #188]	@ (34008de0 <RCCEx_GetUSARTCLKFreq+0x1f4>)
34008d24:	f020 0004 	bicls.w	r0, r0, #4
34008d28:	f5a3 6380 	subls.w	r3, r3, #1024	@ 0x400
34008d2c:	4298      	cmp	r0, r3
34008d2e:	f47f af7a 	bne.w	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
      if (LL_RCC_MSI_IsReady() != 0U)
34008d32:	f7fc fb87 	bl	34005444 <LL_RCC_MSI_IsReady>
34008d36:	2800      	cmp	r0, #0
34008d38:	f43f af75 	beq.w	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
        usart_frequency = MSI_VALUE;
34008d3c:	4829      	ldr	r0, [pc, #164]	@ (34008de4 <RCCEx_GetUSARTCLKFreq+0x1f8>)
  return usart_frequency;
34008d3e:	e773      	b.n	34008c28 <RCCEx_GetUSARTCLKFreq+0x3c>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
34008d40:	4b29      	ldr	r3, [pc, #164]	@ (34008de8 <RCCEx_GetUSARTCLKFreq+0x1fc>)
34008d42:	4298      	cmp	r0, r3
34008d44:	d008      	beq.n	34008d58 <RCCEx_GetUSARTCLKFreq+0x16c>
34008d46:	bf8e      	itee	hi
34008d48:	4b28      	ldrhi	r3, [pc, #160]	@ (34008dec <RCCEx_GetUSARTCLKFreq+0x200>)
34008d4a:	f020 0004 	bicls.w	r0, r0, #4
34008d4e:	f5a3 6380 	subls.w	r3, r3, #1024	@ 0x400
34008d52:	4298      	cmp	r0, r3
34008d54:	f47f af67 	bne.w	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
      if (LL_RCC_HSI_IsReady() != 0U)
34008d58:	f7fc fb6c 	bl	34005434 <LL_RCC_HSI_IsReady>
34008d5c:	2800      	cmp	r0, #0
34008d5e:	f43f af62 	beq.w	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34008d62:	4b19      	ldr	r3, [pc, #100]	@ (34008dc8 <RCCEx_GetUSARTCLKFreq+0x1dc>)
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34008d64:	4822      	ldr	r0, [pc, #136]	@ (34008df0 <RCCEx_GetUSARTCLKFreq+0x204>)
34008d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34008d68:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34008d6c:	e007      	b.n	34008d7e <RCCEx_GetUSARTCLKFreq+0x192>
      usart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34008d6e:	f7fc faeb 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34008d72:	f7fc fbf1 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34008d76:	4b14      	ldr	r3, [pc, #80]	@ (34008dc8 <RCCEx_GetUSARTCLKFreq+0x1dc>)
34008d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
34008d7a:	f3c3 1302 	ubfx	r3, r3, #4, #3
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34008d7e:	40d8      	lsrs	r0, r3
34008d80:	e752      	b.n	34008c28 <RCCEx_GetUSARTCLKFreq+0x3c>
      usart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34008d82:	f7fc fae1 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34008d86:	f7fc fbe7 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
34008d8a:	4b0f      	ldr	r3, [pc, #60]	@ (34008dc8 <RCCEx_GetUSARTCLKFreq+0x1dc>)
34008d8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008d8e:	f003 0307 	and.w	r3, r3, #7
34008d92:	e7f4      	b.n	34008d7e <RCCEx_GetUSARTCLKFreq+0x192>
        switch (LL_RCC_IC14_GetSource())
34008d94:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008d98:	f47f af45 	bne.w	34008c26 <RCCEx_GetUSARTCLKFreq+0x3a>
            usart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34008d9c:	f7ff fcee 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34008da0:	e77b      	b.n	34008c9a <RCCEx_GetUSARTCLKFreq+0xae>
            usart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34008da2:	f7ff fc6b 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34008da6:	e778      	b.n	34008c9a <RCCEx_GetUSARTCLKFreq+0xae>
            usart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34008da8:	f7ff fca8 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34008dac:	e775      	b.n	34008c9a <RCCEx_GetUSARTCLKFreq+0xae>
34008dae:	bf00      	nop
34008db0:	07021430 	.word	0x07021430
34008db4:	07000830 	.word	0x07000830
34008db8:	07011430 	.word	0x07011430
34008dbc:	07010830 	.word	0x07010830
34008dc0:	07020434 	.word	0x07020434
34008dc4:	07020830 	.word	0x07020830
34008dc8:	56028000 	.word	0x56028000
34008dcc:	07050030 	.word	0x07050030
34008dd0:	07030830 	.word	0x07030830
34008dd4:	07040830 	.word	0x07040830
34008dd8:	07041430 	.word	0x07041430
34008ddc:	07060030 	.word	0x07060030
34008de0:	07051430 	.word	0x07051430
34008de4:	003d0900 	.word	0x003d0900
34008de8:	07060830 	.word	0x07060830
34008dec:	07061430 	.word	0x07061430
34008df0:	03d09000 	.word	0x03d09000

34008df4 <RCCEx_GetUARTCLKFreq>:
{
34008df4:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
34008df6:	f7fc fb47 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008dfa:	4b77      	ldr	r3, [pc, #476]	@ (34008fd8 <RCCEx_GetUARTCLKFreq+0x1e4>)
34008dfc:	4298      	cmp	r0, r3
34008dfe:	d03e      	beq.n	34008e7e <RCCEx_GetUARTCLKFreq+0x8a>
34008e00:	d859      	bhi.n	34008eb6 <RCCEx_GetUARTCLKFreq+0xc2>
34008e02:	f5a3 3300 	sub.w	r3, r3, #131072	@ 0x20000
34008e06:	4298      	cmp	r0, r3
34008e08:	f000 80c6 	beq.w	34008f98 <RCCEx_GetUARTCLKFreq+0x1a4>
34008e0c:	d814      	bhi.n	34008e38 <RCCEx_GetUARTCLKFreq+0x44>
34008e0e:	4b73      	ldr	r3, [pc, #460]	@ (34008fdc <RCCEx_GetUARTCLKFreq+0x1e8>)
34008e10:	4298      	cmp	r0, r3
34008e12:	f000 80cb 	beq.w	34008fac <RCCEx_GetUARTCLKFreq+0x1b8>
34008e16:	3b01      	subs	r3, #1
34008e18:	4298      	cmp	r0, r3
34008e1a:	d90b      	bls.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
34008e1c:	f420 6200 	bic.w	r2, r0, #2048	@ 0x800
34008e20:	f603 73fd 	addw	r3, r3, #4093	@ 0xffd
34008e24:	429a      	cmp	r2, r3
34008e26:	f000 80b7 	beq.w	34008f98 <RCCEx_GetUARTCLKFreq+0x1a4>
34008e2a:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
34008e2e:	4298      	cmp	r0, r3
34008e30:	f000 80b2 	beq.w	34008f98 <RCCEx_GetUARTCLKFreq+0x1a4>
  uint32_t uart_frequency = RCC_PERIPH_FREQUENCY_NO;
34008e34:	2000      	movs	r0, #0
}
34008e36:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008e38:	4b69      	ldr	r3, [pc, #420]	@ (34008fe0 <RCCEx_GetUARTCLKFreq+0x1ec>)
34008e3a:	4298      	cmp	r0, r3
34008e3c:	d00d      	beq.n	34008e5a <RCCEx_GetUARTCLKFreq+0x66>
34008e3e:	d812      	bhi.n	34008e66 <RCCEx_GetUARTCLKFreq+0x72>
34008e40:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
34008e44:	4298      	cmp	r0, r3
34008e46:	d008      	beq.n	34008e5a <RCCEx_GetUARTCLKFreq+0x66>
34008e48:	d80b      	bhi.n	34008e62 <RCCEx_GetUARTCLKFreq+0x6e>
34008e4a:	f6a3 73fc 	subw	r3, r3, #4092	@ 0xffc
34008e4e:	4298      	cmp	r0, r3
34008e50:	d003      	beq.n	34008e5a <RCCEx_GetUARTCLKFreq+0x66>
34008e52:	f603 33fc 	addw	r3, r3, #3068	@ 0xbfc
34008e56:	4298      	cmp	r0, r3
34008e58:	d1ec      	bne.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
}
34008e5a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      uart_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34008e5e:	f7ff bccd 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008e62:	4b60      	ldr	r3, [pc, #384]	@ (34008fe4 <RCCEx_GetUARTCLKFreq+0x1f0>)
34008e64:	e7f7      	b.n	34008e56 <RCCEx_GetUARTCLKFreq+0x62>
34008e66:	4b60      	ldr	r3, [pc, #384]	@ (34008fe8 <RCCEx_GetUARTCLKFreq+0x1f4>)
34008e68:	4298      	cmp	r0, r3
34008e6a:	d008      	beq.n	34008e7e <RCCEx_GetUARTCLKFreq+0x8a>
34008e6c:	d821      	bhi.n	34008eb2 <RCCEx_GetUARTCLKFreq+0xbe>
34008e6e:	f6a3 73fc 	subw	r3, r3, #4092	@ 0xffc
34008e72:	4298      	cmp	r0, r3
34008e74:	d003      	beq.n	34008e7e <RCCEx_GetUARTCLKFreq+0x8a>
34008e76:	f603 33fc 	addw	r3, r3, #3068	@ 0xbfc
34008e7a:	4298      	cmp	r0, r3
34008e7c:	d1da      	bne.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
      if (LL_RCC_IC9_IsEnabled() != 0U)
34008e7e:	f7fc fb35 	bl	340054ec <LL_RCC_IC9_IsEnabled>
34008e82:	2800      	cmp	r0, #0
34008e84:	d0d6      	beq.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
        ic_divider = LL_RCC_IC9_GetDivider();
34008e86:	f7fc fb39 	bl	340054fc <LL_RCC_IC9_GetDivider>
34008e8a:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
34008e8c:	4b57      	ldr	r3, [pc, #348]	@ (34008fec <RCCEx_GetUARTCLKFreq+0x1f8>)
34008e8e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
34008e92:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC14_GetSource())
34008e96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34008e9a:	f000 809a 	beq.w	34008fd2 <RCCEx_GetUARTCLKFreq+0x1de>
34008e9e:	f200 808e 	bhi.w	34008fbe <RCCEx_GetUARTCLKFreq+0x1ca>
34008ea2:	2b00      	cmp	r3, #0
34008ea4:	f040 8092 	bne.w	34008fcc <RCCEx_GetUARTCLKFreq+0x1d8>
            uart_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34008ea8:	f7ff fba8 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            uart_frequency = uart_frequency / ic_divider;
34008eac:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34008eb0:	e7c1      	b.n	34008e36 <RCCEx_GetUARTCLKFreq+0x42>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008eb2:	4b4f      	ldr	r3, [pc, #316]	@ (34008ff0 <RCCEx_GetUARTCLKFreq+0x1fc>)
34008eb4:	e7e1      	b.n	34008e7a <RCCEx_GetUARTCLKFreq+0x86>
34008eb6:	4b4f      	ldr	r3, [pc, #316]	@ (34008ff4 <RCCEx_GetUARTCLKFreq+0x200>)
34008eb8:	4298      	cmp	r0, r3
34008eba:	d04a      	beq.n	34008f52 <RCCEx_GetUARTCLKFreq+0x15e>
34008ebc:	d836      	bhi.n	34008f2c <RCCEx_GetUARTCLKFreq+0x138>
34008ebe:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34008ec2:	4298      	cmp	r0, r3
34008ec4:	d029      	beq.n	34008f1a <RCCEx_GetUARTCLKFreq+0x126>
34008ec6:	d81c      	bhi.n	34008f02 <RCCEx_GetUARTCLKFreq+0x10e>
34008ec8:	f5a3 4370 	sub.w	r3, r3, #61440	@ 0xf000
34008ecc:	3b04      	subs	r3, #4
34008ece:	4298      	cmp	r0, r3
34008ed0:	d008      	beq.n	34008ee4 <RCCEx_GetUARTCLKFreq+0xf0>
34008ed2:	d812      	bhi.n	34008efa <RCCEx_GetUARTCLKFreq+0x106>
34008ed4:	f6a3 73fc 	subw	r3, r3, #4092	@ 0xffc
34008ed8:	4298      	cmp	r0, r3
34008eda:	d003      	beq.n	34008ee4 <RCCEx_GetUARTCLKFreq+0xf0>
34008edc:	f603 33fc 	addw	r3, r3, #3068	@ 0xbfc
34008ee0:	4298      	cmp	r0, r3
34008ee2:	d1a7      	bne.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34008ee4:	f7fc fb14 	bl	34005510 <LL_RCC_IC14_IsEnabled>
34008ee8:	2800      	cmp	r0, #0
34008eea:	d0a3      	beq.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
        ic_divider = LL_RCC_IC14_GetDivider();
34008eec:	f7fc fb18 	bl	34005520 <LL_RCC_IC14_GetDivider>
34008ef0:	4b3e      	ldr	r3, [pc, #248]	@ (34008fec <RCCEx_GetUARTCLKFreq+0x1f8>)
34008ef2:	4604      	mov	r4, r0
34008ef4:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
34008ef8:	e7cb      	b.n	34008e92 <RCCEx_GetUARTCLKFreq+0x9e>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008efa:	4b3f      	ldr	r3, [pc, #252]	@ (34008ff8 <RCCEx_GetUARTCLKFreq+0x204>)
34008efc:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
34008f00:	e7ee      	b.n	34008ee0 <RCCEx_GetUARTCLKFreq+0xec>
34008f02:	4b3e      	ldr	r3, [pc, #248]	@ (34008ffc <RCCEx_GetUARTCLKFreq+0x208>)
34008f04:	4298      	cmp	r0, r3
34008f06:	d008      	beq.n	34008f1a <RCCEx_GetUARTCLKFreq+0x126>
34008f08:	d80e      	bhi.n	34008f28 <RCCEx_GetUARTCLKFreq+0x134>
34008f0a:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
34008f0e:	4298      	cmp	r0, r3
34008f10:	d003      	beq.n	34008f1a <RCCEx_GetUARTCLKFreq+0x126>
34008f12:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008f16:	4298      	cmp	r0, r3
34008f18:	d18c      	bne.n	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
      if (LL_RCC_LSE_IsReady() != 0U)
34008f1a:	f7fc fa9b 	bl	34005454 <LL_RCC_LSE_IsReady>
34008f1e:	3800      	subs	r0, #0
34008f20:	bf18      	it	ne
34008f22:	2001      	movne	r0, #1
34008f24:	03c0      	lsls	r0, r0, #15
34008f26:	e786      	b.n	34008e36 <RCCEx_GetUARTCLKFreq+0x42>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008f28:	4b35      	ldr	r3, [pc, #212]	@ (34009000 <RCCEx_GetUARTCLKFreq+0x20c>)
34008f2a:	e7f4      	b.n	34008f16 <RCCEx_GetUARTCLKFreq+0x122>
34008f2c:	4b35      	ldr	r3, [pc, #212]	@ (34009004 <RCCEx_GetUARTCLKFreq+0x210>)
34008f2e:	4298      	cmp	r0, r3
34008f30:	d025      	beq.n	34008f7e <RCCEx_GetUARTCLKFreq+0x18a>
34008f32:	d817      	bhi.n	34008f64 <RCCEx_GetUARTCLKFreq+0x170>
34008f34:	f5a3 4368 	sub.w	r3, r3, #59392	@ 0xe800
34008f38:	3b04      	subs	r3, #4
34008f3a:	4298      	cmp	r0, r3
34008f3c:	d009      	beq.n	34008f52 <RCCEx_GetUARTCLKFreq+0x15e>
34008f3e:	d80f      	bhi.n	34008f60 <RCCEx_GetUARTCLKFreq+0x16c>
34008f40:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
34008f44:	4298      	cmp	r0, r3
34008f46:	d004      	beq.n	34008f52 <RCCEx_GetUARTCLKFreq+0x15e>
34008f48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008f4c:	4298      	cmp	r0, r3
34008f4e:	f47f af71 	bne.w	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
      if (LL_RCC_MSI_IsReady() != 0U)
34008f52:	f7fc fa77 	bl	34005444 <LL_RCC_MSI_IsReady>
34008f56:	2800      	cmp	r0, #0
34008f58:	f43f af6c 	beq.w	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
        uart_frequency = MSI_VALUE;
34008f5c:	482a      	ldr	r0, [pc, #168]	@ (34009008 <RCCEx_GetUARTCLKFreq+0x214>)
  return uart_frequency;
34008f5e:	e76a      	b.n	34008e36 <RCCEx_GetUARTCLKFreq+0x42>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008f60:	4b2a      	ldr	r3, [pc, #168]	@ (3400900c <RCCEx_GetUARTCLKFreq+0x218>)
34008f62:	e7f3      	b.n	34008f4c <RCCEx_GetUARTCLKFreq+0x158>
34008f64:	4b2a      	ldr	r3, [pc, #168]	@ (34009010 <RCCEx_GetUARTCLKFreq+0x21c>)
34008f66:	4298      	cmp	r0, r3
34008f68:	d009      	beq.n	34008f7e <RCCEx_GetUARTCLKFreq+0x18a>
34008f6a:	d813      	bhi.n	34008f94 <RCCEx_GetUARTCLKFreq+0x1a0>
34008f6c:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
34008f70:	4298      	cmp	r0, r3
34008f72:	d004      	beq.n	34008f7e <RCCEx_GetUARTCLKFreq+0x18a>
34008f74:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34008f78:	4298      	cmp	r0, r3
34008f7a:	f47f af5b 	bne.w	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
      if (LL_RCC_HSI_IsReady() != 0U)
34008f7e:	f7fc fa59 	bl	34005434 <LL_RCC_HSI_IsReady>
34008f82:	2800      	cmp	r0, #0
34008f84:	f43f af56 	beq.w	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34008f88:	4b18      	ldr	r3, [pc, #96]	@ (34008fec <RCCEx_GetUARTCLKFreq+0x1f8>)
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34008f8a:	4822      	ldr	r0, [pc, #136]	@ (34009014 <RCCEx_GetUARTCLKFreq+0x220>)
34008f8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34008f8e:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34008f92:	e009      	b.n	34008fa8 <RCCEx_GetUARTCLKFreq+0x1b4>
  switch (LL_RCC_GetUARTClockSource(UARTxSource))
34008f94:	4b20      	ldr	r3, [pc, #128]	@ (34009018 <RCCEx_GetUARTCLKFreq+0x224>)
34008f96:	e7ef      	b.n	34008f78 <RCCEx_GetUARTCLKFreq+0x184>
      uart_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34008f98:	f7fc f9d6 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34008f9c:	f7fc fadc 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
34008fa0:	4b12      	ldr	r3, [pc, #72]	@ (34008fec <RCCEx_GetUARTCLKFreq+0x1f8>)
34008fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34008fa4:	f003 0307 	and.w	r3, r3, #7
        uart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34008fa8:	40d8      	lsrs	r0, r3
34008faa:	e744      	b.n	34008e36 <RCCEx_GetUARTCLKFreq+0x42>
      uart_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34008fac:	f7fc f9cc 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34008fb0:	f7fc fad2 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34008fb4:	4b0d      	ldr	r3, [pc, #52]	@ (34008fec <RCCEx_GetUARTCLKFreq+0x1f8>)
34008fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
34008fb8:	f3c3 1302 	ubfx	r3, r3, #4, #3
34008fbc:	e7f4      	b.n	34008fa8 <RCCEx_GetUARTCLKFreq+0x1b4>
        switch (LL_RCC_IC14_GetSource())
34008fbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34008fc2:	f47f af37 	bne.w	34008e34 <RCCEx_GetUARTCLKFreq+0x40>
            uart_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34008fc6:	f7ff fbd9 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34008fca:	e76f      	b.n	34008eac <RCCEx_GetUARTCLKFreq+0xb8>
            uart_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34008fcc:	f7ff fb56 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34008fd0:	e76c      	b.n	34008eac <RCCEx_GetUARTCLKFreq+0xb8>
            uart_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34008fd2:	f7ff fb93 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34008fd6:	e769      	b.n	34008eac <RCCEx_GetUARTCLKFreq+0xb8>
34008fd8:	07021c30 	.word	0x07021c30
34008fdc:	07000034 	.word	0x07000034
34008fe0:	07011c30 	.word	0x07011c30
34008fe4:	07011830 	.word	0x07011830
34008fe8:	07021030 	.word	0x07021030
34008fec:	56028000 	.word	0x56028000
34008ff0:	07021830 	.word	0x07021830
34008ff4:	07050034 	.word	0x07050034
34008ff8:	07031830 	.word	0x07031830
34008ffc:	07041830 	.word	0x07041830
34009000:	07041c30 	.word	0x07041c30
34009004:	07060034 	.word	0x07060034
34009008:	003d0900 	.word	0x003d0900
3400900c:	07051c30 	.word	0x07051c30
34009010:	07061830 	.word	0x07061830
34009014:	03d09000 	.word	0x03d09000
34009018:	07061c30 	.word	0x07061c30

3400901c <RCCEx_GetSPICLKFreq>:
{
3400901c:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
3400901e:	f7fc fa33 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
34009022:	4b89      	ldr	r3, [pc, #548]	@ (34009248 <RCCEx_GetSPICLKFreq+0x22c>)
34009024:	4298      	cmp	r0, r3
34009026:	d055      	beq.n	340090d4 <RCCEx_GetSPICLKFreq+0xb8>
34009028:	d865      	bhi.n	340090f6 <RCCEx_GetSPICLKFreq+0xda>
3400902a:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
3400902e:	4298      	cmp	r0, r3
34009030:	f000 80ca 	beq.w	340091c8 <RCCEx_GetSPICLKFreq+0x1ac>
34009034:	d81e      	bhi.n	34009074 <RCCEx_GetSPICLKFreq+0x58>
34009036:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
3400903a:	4298      	cmp	r0, r3
3400903c:	f000 80ba 	beq.w	340091b4 <RCCEx_GetSPICLKFreq+0x198>
34009040:	d80a      	bhi.n	34009058 <RCCEx_GetSPICLKFreq+0x3c>
34009042:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
34009046:	4298      	cmp	r0, r3
34009048:	d00b      	beq.n	34009062 <RCCEx_GetSPICLKFreq+0x46>
3400904a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3400904e:	4298      	cmp	r0, r3
34009050:	f000 80b0 	beq.w	340091b4 <RCCEx_GetSPICLKFreq+0x198>
  uint32_t spi_frequency = RCC_PERIPH_FREQUENCY_NO;
34009054:	2000      	movs	r0, #0
}
34009056:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
34009058:	4b7c      	ldr	r3, [pc, #496]	@ (3400924c <RCCEx_GetSPICLKFreq+0x230>)
3400905a:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
3400905e:	4298      	cmp	r0, r3
34009060:	d1f8      	bne.n	34009054 <RCCEx_GetSPICLKFreq+0x38>
      spi_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34009062:	f7fc f971 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34009066:	f7fc fa77 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
3400906a:	4b79      	ldr	r3, [pc, #484]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
3400906c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
3400906e:	f3c3 1302 	ubfx	r3, r3, #4, #3
34009072:	e0a7      	b.n	340091c4 <RCCEx_GetSPICLKFreq+0x1a8>
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
34009074:	4b77      	ldr	r3, [pc, #476]	@ (34009254 <RCCEx_GetSPICLKFreq+0x238>)
34009076:	4298      	cmp	r0, r3
34009078:	f000 80af 	beq.w	340091da <RCCEx_GetSPICLKFreq+0x1be>
3400907c:	d81d      	bhi.n	340090ba <RCCEx_GetSPICLKFreq+0x9e>
3400907e:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
34009082:	4298      	cmp	r0, r3
34009084:	d00a      	beq.n	3400909c <RCCEx_GetSPICLKFreq+0x80>
34009086:	d80d      	bhi.n	340090a4 <RCCEx_GetSPICLKFreq+0x88>
34009088:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
3400908c:	4298      	cmp	r0, r3
3400908e:	d005      	beq.n	3400909c <RCCEx_GetSPICLKFreq+0x80>
34009090:	f420 6000 	bic.w	r0, r0, #2048	@ 0x800
34009094:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
34009098:	4298      	cmp	r0, r3
3400909a:	d1db      	bne.n	34009054 <RCCEx_GetSPICLKFreq+0x38>
}
3400909c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      spi_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340090a0:	f7ff bbac 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
340090a4:	4b6c      	ldr	r3, [pc, #432]	@ (34009258 <RCCEx_GetSPICLKFreq+0x23c>)
340090a6:	4298      	cmp	r0, r3
340090a8:	d0f8      	beq.n	3400909c <RCCEx_GetSPICLKFreq+0x80>
340090aa:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
340090ae:	4298      	cmp	r0, r3
340090b0:	f000 8093 	beq.w	340091da <RCCEx_GetSPICLKFreq+0x1be>
340090b4:	f5a3 4370 	sub.w	r3, r3, #61440	@ 0xf000
340090b8:	e7ee      	b.n	34009098 <RCCEx_GetSPICLKFreq+0x7c>
340090ba:	4b68      	ldr	r3, [pc, #416]	@ (3400925c <RCCEx_GetSPICLKFreq+0x240>)
340090bc:	4298      	cmp	r0, r3
340090be:	d009      	beq.n	340090d4 <RCCEx_GetSPICLKFreq+0xb8>
340090c0:	d813      	bhi.n	340090ea <RCCEx_GetSPICLKFreq+0xce>
340090c2:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
340090c6:	4298      	cmp	r0, r3
340090c8:	f000 8087 	beq.w	340091da <RCCEx_GetSPICLKFreq+0x1be>
340090cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
340090d0:	4298      	cmp	r0, r3
340090d2:	d1bf      	bne.n	34009054 <RCCEx_GetSPICLKFreq+0x38>
      if (LL_RCC_IC9_IsEnabled() != 0U)
340090d4:	f7fc fa0a 	bl	340054ec <LL_RCC_IC9_IsEnabled>
340090d8:	2800      	cmp	r0, #0
340090da:	d0bb      	beq.n	34009054 <RCCEx_GetSPICLKFreq+0x38>
        ic_divider = LL_RCC_IC9_GetDivider();
340090dc:	f7fc fa0e 	bl	340054fc <LL_RCC_IC9_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
340090e0:	4b5b      	ldr	r3, [pc, #364]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
340090e2:	4604      	mov	r4, r0
340090e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
340090e8:	e082      	b.n	340091f0 <RCCEx_GetSPICLKFreq+0x1d4>
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
340090ea:	4b5d      	ldr	r3, [pc, #372]	@ (34009260 <RCCEx_GetSPICLKFreq+0x244>)
340090ec:	4298      	cmp	r0, r3
340090ee:	d074      	beq.n	340091da <RCCEx_GetSPICLKFreq+0x1be>
340090f0:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
340090f4:	e7ec      	b.n	340090d0 <RCCEx_GetSPICLKFreq+0xb4>
340090f6:	4b5b      	ldr	r3, [pc, #364]	@ (34009264 <RCCEx_GetSPICLKFreq+0x248>)
340090f8:	4298      	cmp	r0, r3
340090fa:	d043      	beq.n	34009184 <RCCEx_GetSPICLKFreq+0x168>
340090fc:	d830      	bhi.n	34009160 <RCCEx_GetSPICLKFreq+0x144>
340090fe:	f5a3 33fa 	sub.w	r3, r3, #128000	@ 0x1f400
34009102:	4298      	cmp	r0, r3
34009104:	d0e6      	beq.n	340090d4 <RCCEx_GetSPICLKFreq+0xb8>
34009106:	d808      	bhi.n	3400911a <RCCEx_GetSPICLKFreq+0xfe>
34009108:	f420 6280 	bic.w	r2, r0, #1024	@ 0x400
3400910c:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
34009110:	429a      	cmp	r2, r3
34009112:	d079      	beq.n	34009208 <RCCEx_GetSPICLKFreq+0x1ec>
34009114:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
34009118:	e7da      	b.n	340090d0 <RCCEx_GetSPICLKFreq+0xb4>
3400911a:	4b53      	ldr	r3, [pc, #332]	@ (34009268 <RCCEx_GetSPICLKFreq+0x24c>)
3400911c:	4298      	cmp	r0, r3
3400911e:	d00d      	beq.n	3400913c <RCCEx_GetSPICLKFreq+0x120>
34009120:	d814      	bhi.n	3400914c <RCCEx_GetSPICLKFreq+0x130>
34009122:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
34009126:	4298      	cmp	r0, r3
34009128:	d008      	beq.n	3400913c <RCCEx_GetSPICLKFreq+0x120>
3400912a:	d80d      	bhi.n	34009148 <RCCEx_GetSPICLKFreq+0x12c>
3400912c:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
34009130:	4298      	cmp	r0, r3
34009132:	d003      	beq.n	3400913c <RCCEx_GetSPICLKFreq+0x120>
34009134:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34009138:	4298      	cmp	r0, r3
3400913a:	d18b      	bne.n	34009054 <RCCEx_GetSPICLKFreq+0x38>
      if (LL_RCC_MSI_IsReady() != 0U)
3400913c:	f7fc f982 	bl	34005444 <LL_RCC_MSI_IsReady>
34009140:	2800      	cmp	r0, #0
34009142:	d087      	beq.n	34009054 <RCCEx_GetSPICLKFreq+0x38>
        spi_frequency = MSI_VALUE;
34009144:	4849      	ldr	r0, [pc, #292]	@ (3400926c <RCCEx_GetSPICLKFreq+0x250>)
  return spi_frequency;
34009146:	e786      	b.n	34009056 <RCCEx_GetSPICLKFreq+0x3a>
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
34009148:	4b49      	ldr	r3, [pc, #292]	@ (34009270 <RCCEx_GetSPICLKFreq+0x254>)
3400914a:	e7f5      	b.n	34009138 <RCCEx_GetSPICLKFreq+0x11c>
3400914c:	4b49      	ldr	r3, [pc, #292]	@ (34009274 <RCCEx_GetSPICLKFreq+0x258>)
3400914e:	4298      	cmp	r0, r3
34009150:	d018      	beq.n	34009184 <RCCEx_GetSPICLKFreq+0x168>
34009152:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34009156:	4298      	cmp	r0, r3
34009158:	d014      	beq.n	34009184 <RCCEx_GetSPICLKFreq+0x168>
3400915a:	f5a3 4370 	sub.w	r3, r3, #61440	@ 0xf000
3400915e:	e7eb      	b.n	34009138 <RCCEx_GetSPICLKFreq+0x11c>
34009160:	4b45      	ldr	r3, [pc, #276]	@ (34009278 <RCCEx_GetSPICLKFreq+0x25c>)
34009162:	4298      	cmp	r0, r3
34009164:	d069      	beq.n	3400923a <RCCEx_GetSPICLKFreq+0x21e>
34009166:	d81e      	bhi.n	340091a6 <RCCEx_GetSPICLKFreq+0x18a>
34009168:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
3400916c:	4298      	cmp	r0, r3
3400916e:	d018      	beq.n	340091a2 <RCCEx_GetSPICLKFreq+0x186>
34009170:	f420 6380 	bic.w	r3, r0, #1024	@ 0x400
34009174:	d811      	bhi.n	3400919a <RCCEx_GetSPICLKFreq+0x17e>
34009176:	4a41      	ldr	r2, [pc, #260]	@ (3400927c <RCCEx_GetSPICLKFreq+0x260>)
34009178:	4293      	cmp	r3, r2
3400917a:	d003      	beq.n	34009184 <RCCEx_GetSPICLKFreq+0x168>
3400917c:	4b40      	ldr	r3, [pc, #256]	@ (34009280 <RCCEx_GetSPICLKFreq+0x264>)
3400917e:	4298      	cmp	r0, r3
34009180:	f47f af68 	bne.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
      if (LL_RCC_HSI_IsReady() != 0U)
34009184:	f7fc f956 	bl	34005434 <LL_RCC_HSI_IsReady>
34009188:	2800      	cmp	r0, #0
3400918a:	f43f af63 	beq.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400918e:	4b30      	ldr	r3, [pc, #192]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
        spi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34009190:	483c      	ldr	r0, [pc, #240]	@ (34009284 <RCCEx_GetSPICLKFreq+0x268>)
34009192:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34009194:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34009198:	e014      	b.n	340091c4 <RCCEx_GetSPICLKFreq+0x1a8>
  switch (LL_RCC_GetSPIClockSource(SPIxSource))
3400919a:	4a3b      	ldr	r2, [pc, #236]	@ (34009288 <RCCEx_GetSPICLKFreq+0x26c>)
3400919c:	4293      	cmp	r3, r2
3400919e:	f47f af59 	bne.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
340091a2:	483a      	ldr	r0, [pc, #232]	@ (3400928c <RCCEx_GetSPICLKFreq+0x270>)
340091a4:	e757      	b.n	34009056 <RCCEx_GetSPICLKFreq+0x3a>
340091a6:	4b3a      	ldr	r3, [pc, #232]	@ (34009290 <RCCEx_GetSPICLKFreq+0x274>)
340091a8:	4298      	cmp	r0, r3
340091aa:	d046      	beq.n	3400923a <RCCEx_GetSPICLKFreq+0x21e>
340091ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
340091b0:	4298      	cmp	r0, r3
340091b2:	e7f4      	b.n	3400919e <RCCEx_GetSPICLKFreq+0x182>
      spi_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340091b4:	f7fc f8c8 	bl	34005348 <HAL_RCC_GetSysClockFreq>
340091b8:	f7fc f9ce 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
340091bc:	4b24      	ldr	r3, [pc, #144]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
340091be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340091c0:	f003 0307 	and.w	r3, r3, #7
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
340091c4:	40d8      	lsrs	r0, r3
      break;
340091c6:	e746      	b.n	34009056 <RCCEx_GetSPICLKFreq+0x3a>
      spi_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340091c8:	f7fc f8be 	bl	34005348 <HAL_RCC_GetSysClockFreq>
340091cc:	f7fc f9c4 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
340091d0:	4b1f      	ldr	r3, [pc, #124]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
340091d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
340091d4:	f3c3 3302 	ubfx	r3, r3, #12, #3
340091d8:	e7f4      	b.n	340091c4 <RCCEx_GetSPICLKFreq+0x1a8>
      if (LL_RCC_IC8_IsEnabled() != 0U)
340091da:	f7fc f975 	bl	340054c8 <LL_RCC_IC8_IsEnabled>
340091de:	2800      	cmp	r0, #0
340091e0:	f43f af38 	beq.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
        ic_divider = LL_RCC_IC8_GetDivider();
340091e4:	f7fc f978 	bl	340054d8 <LL_RCC_IC8_GetDivider>
340091e8:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
340091ea:	4b19      	ldr	r3, [pc, #100]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
340091ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
340091f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC14_GetSource())
340091f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340091f8:	d01c      	beq.n	34009234 <RCCEx_GetSPICLKFreq+0x218>
340091fa:	d811      	bhi.n	34009220 <RCCEx_GetSPICLKFreq+0x204>
340091fc:	b9bb      	cbnz	r3, 3400922e <RCCEx_GetSPICLKFreq+0x212>
            spi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340091fe:	f7ff f9fd 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            spi_frequency = spi_frequency / ic_divider;
34009202:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34009206:	e726      	b.n	34009056 <RCCEx_GetSPICLKFreq+0x3a>
      if (LL_RCC_IC14_IsEnabled() != 0U)
34009208:	f7fc f982 	bl	34005510 <LL_RCC_IC14_IsEnabled>
3400920c:	2800      	cmp	r0, #0
3400920e:	f43f af21 	beq.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
        ic_divider = LL_RCC_IC14_GetDivider();
34009212:	f7fc f985 	bl	34005520 <LL_RCC_IC14_GetDivider>
34009216:	4b0e      	ldr	r3, [pc, #56]	@ (34009250 <RCCEx_GetSPICLKFreq+0x234>)
34009218:	4604      	mov	r4, r0
3400921a:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
3400921e:	e7e7      	b.n	340091f0 <RCCEx_GetSPICLKFreq+0x1d4>
        switch (LL_RCC_IC14_GetSource())
34009220:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34009224:	f47f af16 	bne.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
            spi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34009228:	f7ff faa8 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
3400922c:	e7e9      	b.n	34009202 <RCCEx_GetSPICLKFreq+0x1e6>
            spi_frequency = HAL_RCCEx_GetPLL2CLKFreq();
3400922e:	f7ff fa25 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34009232:	e7e6      	b.n	34009202 <RCCEx_GetSPICLKFreq+0x1e6>
            spi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34009234:	f7ff fa62 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34009238:	e7e3      	b.n	34009202 <RCCEx_GetSPICLKFreq+0x1e6>
      if (LL_RCC_HSE_IsReady() != 0U)
3400923a:	f7fc f8f3 	bl	34005424 <LL_RCC_HSE_IsReady>
3400923e:	2800      	cmp	r0, #0
34009240:	f43f af08 	beq.w	34009054 <RCCEx_GetSPICLKFreq+0x38>
        spi_frequency = HSE_VALUE;
34009244:	4813      	ldr	r0, [pc, #76]	@ (34009294 <RCCEx_GetSPICLKFreq+0x278>)
34009246:	e706      	b.n	34009056 <RCCEx_GetSPICLKFreq+0x3a>
34009248:	07030820 	.word	0x07030820
3400924c:	07001020 	.word	0x07001020
34009250:	56028000 	.word	0x56028000
34009254:	07020820 	.word	0x07020820
34009258:	07011820 	.word	0x07011820
3400925c:	07021420 	.word	0x07021420
34009260:	07021820 	.word	0x07021820
34009264:	07050c20 	.word	0x07050c20
34009268:	07041420 	.word	0x07041420
3400926c:	003d0900 	.word	0x003d0900
34009270:	07041020 	.word	0x07041020
34009274:	07050420 	.word	0x07050420
34009278:	07061020 	.word	0x07061020
3400927c:	07051020 	.word	0x07051020
34009280:	07051820 	.word	0x07051820
34009284:	03d09000 	.word	0x03d09000
34009288:	07060820 	.word	0x07060820
3400928c:	00bb8000 	.word	0x00bb8000
34009290:	07061420 	.word	0x07061420
34009294:	02dc6c00 	.word	0x02dc6c00

34009298 <RCCEx_GetSAICLKFreq>:
{
34009298:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
3400929a:	f7fc f8f5 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetSAIClockSource(SAIxSource))
3400929e:	4b49      	ldr	r3, [pc, #292]	@ (340093c4 <RCCEx_GetSAICLKFreq+0x12c>)
340092a0:	4298      	cmp	r0, r3
340092a2:	d04a      	beq.n	3400933a <RCCEx_GetSAICLKFreq+0xa2>
340092a4:	d839      	bhi.n	3400931a <RCCEx_GetSAICLKFreq+0x82>
340092a6:	f5a3 3300 	sub.w	r3, r3, #131072	@ 0x20000
340092aa:	4298      	cmp	r0, r3
340092ac:	d021      	beq.n	340092f2 <RCCEx_GetSAICLKFreq+0x5a>
340092ae:	d815      	bhi.n	340092dc <RCCEx_GetSAICLKFreq+0x44>
340092b0:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
340092b4:	4298      	cmp	r0, r3
340092b6:	d00d      	beq.n	340092d4 <RCCEx_GetSAICLKFreq+0x3c>
340092b8:	d809      	bhi.n	340092ce <RCCEx_GetSAICLKFreq+0x36>
340092ba:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
340092be:	4298      	cmp	r0, r3
340092c0:	d04e      	beq.n	34009360 <RCCEx_GetSAICLKFreq+0xc8>
340092c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
340092c6:	4298      	cmp	r0, r3
340092c8:	d04a      	beq.n	34009360 <RCCEx_GetSAICLKFreq+0xc8>
  uint32_t sai_frequency = RCC_PERIPH_FREQUENCY_NO;
340092ca:	2000      	movs	r0, #0
}
340092cc:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetSAIClockSource(SAIxSource))
340092ce:	4b3e      	ldr	r3, [pc, #248]	@ (340093c8 <RCCEx_GetSAICLKFreq+0x130>)
340092d0:	4298      	cmp	r0, r3
340092d2:	d1fa      	bne.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
}
340092d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      sai_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340092d8:	f7ff ba90 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetSAIClockSource(SAIxSource))
340092dc:	4b3b      	ldr	r3, [pc, #236]	@ (340093cc <RCCEx_GetSAICLKFreq+0x134>)
340092de:	4298      	cmp	r0, r3
340092e0:	d04d      	beq.n	3400937e <RCCEx_GetSAICLKFreq+0xe6>
340092e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
340092e6:	4298      	cmp	r0, r3
340092e8:	d049      	beq.n	3400937e <RCCEx_GetSAICLKFreq+0xe6>
340092ea:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
340092ee:	4298      	cmp	r0, r3
340092f0:	d1eb      	bne.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
      if (LL_RCC_IC7_IsEnabled() != 0U)
340092f2:	f7fc f8d7 	bl	340054a4 <LL_RCC_IC7_IsEnabled>
340092f6:	2800      	cmp	r0, #0
340092f8:	d0e7      	beq.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
        ic_divider = LL_RCC_IC7_GetDivider();
340092fa:	f7fc f8db 	bl	340054b4 <LL_RCC_IC7_GetDivider>
340092fe:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
34009300:	4b33      	ldr	r3, [pc, #204]	@ (340093d0 <RCCEx_GetSAICLKFreq+0x138>)
34009302:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34009306:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC8_GetSource())
3400930a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400930e:	d047      	beq.n	340093a0 <RCCEx_GetSAICLKFreq+0x108>
34009310:	d840      	bhi.n	34009394 <RCCEx_GetSAICLKFreq+0xfc>
34009312:	bb7b      	cbnz	r3, 34009374 <RCCEx_GetSAICLKFreq+0xdc>
            sai_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34009314:	f7ff f972 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
34009318:	e02e      	b.n	34009378 <RCCEx_GetSAICLKFreq+0xe0>
  switch (LL_RCC_GetSAIClockSource(SAIxSource))
3400931a:	4b2e      	ldr	r3, [pc, #184]	@ (340093d4 <RCCEx_GetSAICLKFreq+0x13c>)
3400931c:	4298      	cmp	r0, r3
3400931e:	d01d      	beq.n	3400935c <RCCEx_GetSAICLKFreq+0xc4>
34009320:	d811      	bhi.n	34009346 <RCCEx_GetSAICLKFreq+0xae>
34009322:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009326:	4298      	cmp	r0, r3
34009328:	d03d      	beq.n	340093a6 <RCCEx_GetSAICLKFreq+0x10e>
3400932a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
3400932e:	4298      	cmp	r0, r3
34009330:	d039      	beq.n	340093a6 <RCCEx_GetSAICLKFreq+0x10e>
34009332:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009336:	4298      	cmp	r0, r3
34009338:	d1c7      	bne.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
      if (LL_RCC_MSI_IsReady() != 0U)
3400933a:	f7fc f883 	bl	34005444 <LL_RCC_MSI_IsReady>
3400933e:	2800      	cmp	r0, #0
34009340:	d0c3      	beq.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
        sai_frequency = MSI_VALUE;
34009342:	4825      	ldr	r0, [pc, #148]	@ (340093d8 <RCCEx_GetSAICLKFreq+0x140>)
  return sai_frequency;
34009344:	e7c2      	b.n	340092cc <RCCEx_GetSAICLKFreq+0x34>
  switch (LL_RCC_GetSAIClockSource(SAIxSource))
34009346:	4b25      	ldr	r3, [pc, #148]	@ (340093dc <RCCEx_GetSAICLKFreq+0x144>)
34009348:	4298      	cmp	r0, r3
3400934a:	d036      	beq.n	340093ba <RCCEx_GetSAICLKFreq+0x122>
3400934c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34009350:	4298      	cmp	r0, r3
34009352:	d032      	beq.n	340093ba <RCCEx_GetSAICLKFreq+0x122>
34009354:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009358:	4298      	cmp	r0, r3
3400935a:	d1b6      	bne.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
3400935c:	4820      	ldr	r0, [pc, #128]	@ (340093e0 <RCCEx_GetSAICLKFreq+0x148>)
3400935e:	e7b5      	b.n	340092cc <RCCEx_GetSAICLKFreq+0x34>
      sai_frequency = RCCEx_GetPCLK2Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34009360:	f7fb fff2 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34009364:	f7fc f8f8 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE2));
34009368:	4b19      	ldr	r3, [pc, #100]	@ (340093d0 <RCCEx_GetSAICLKFreq+0x138>)
3400936a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
3400936c:	f3c3 1302 	ubfx	r3, r3, #4, #3
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34009370:	40d8      	lsrs	r0, r3
34009372:	e7ab      	b.n	340092cc <RCCEx_GetSAICLKFreq+0x34>
            sai_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34009374:	f7ff f982 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
            sai_frequency = sai_frequency / ic_divider;
34009378:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
3400937c:	e7a6      	b.n	340092cc <RCCEx_GetSAICLKFreq+0x34>
      if (LL_RCC_IC8_IsEnabled() != 0U)
3400937e:	f7fc f8a3 	bl	340054c8 <LL_RCC_IC8_IsEnabled>
34009382:	2800      	cmp	r0, #0
34009384:	d0a1      	beq.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
        ic_divider = LL_RCC_IC8_GetDivider();
34009386:	f7fc f8a7 	bl	340054d8 <LL_RCC_IC8_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
3400938a:	4b11      	ldr	r3, [pc, #68]	@ (340093d0 <RCCEx_GetSAICLKFreq+0x138>)
3400938c:	4604      	mov	r4, r0
3400938e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
34009392:	e7b8      	b.n	34009306 <RCCEx_GetSAICLKFreq+0x6e>
        switch (LL_RCC_IC8_GetSource())
34009394:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34009398:	d197      	bne.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
            sai_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3400939a:	f7ff f9ef 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
3400939e:	e7eb      	b.n	34009378 <RCCEx_GetSAICLKFreq+0xe0>
            sai_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340093a0:	f7ff f9ac 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
340093a4:	e7e8      	b.n	34009378 <RCCEx_GetSAICLKFreq+0xe0>
      if (LL_RCC_HSI_IsReady() != 0U)
340093a6:	f7fc f845 	bl	34005434 <LL_RCC_HSI_IsReady>
340093aa:	2800      	cmp	r0, #0
340093ac:	d08d      	beq.n	340092ca <RCCEx_GetSAICLKFreq+0x32>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
340093ae:	4b08      	ldr	r3, [pc, #32]	@ (340093d0 <RCCEx_GetSAICLKFreq+0x138>)
        sai_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340093b0:	480c      	ldr	r0, [pc, #48]	@ (340093e4 <RCCEx_GetSAICLKFreq+0x14c>)
340093b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340093b4:	f3c3 13c1 	ubfx	r3, r3, #7, #2
340093b8:	e7da      	b.n	34009370 <RCCEx_GetSAICLKFreq+0xd8>
}
340093ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      sai_frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
340093be:	f7ff baa3 	b.w	34008908 <RCCEx_GetSPDIFRXCLKFreq.constprop.0>
340093c2:	bf00      	nop
340093c4:	07041418 	.word	0x07041418
340093c8:	07011818 	.word	0x07011818
340093cc:	07031418 	.word	0x07031418
340093d0:	56028000 	.word	0x56028000
340093d4:	07061418 	.word	0x07061418
340093d8:	003d0900 	.word	0x003d0900
340093dc:	07071418 	.word	0x07071418
340093e0:	00bb8000 	.word	0x00bb8000
340093e4:	03d09000 	.word	0x03d09000

340093e8 <RCCEx_GetI3CCLKFreq>:
{
340093e8:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
340093ea:	f7fc f84d 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetI3CClockSource(I3CxSource))
340093ee:	4b3d      	ldr	r3, [pc, #244]	@ (340094e4 <RCCEx_GetI3CCLKFreq+0xfc>)
340093f0:	4298      	cmp	r0, r3
340093f2:	d060      	beq.n	340094b6 <RCCEx_GetI3CCLKFreq+0xce>
340093f4:	d830      	bhi.n	34009458 <RCCEx_GetI3CCLKFreq+0x70>
340093f6:	f5a3 33fe 	sub.w	r3, r3, #130048	@ 0x1fc00
340093fa:	4298      	cmp	r0, r3
340093fc:	d057      	beq.n	340094ae <RCCEx_GetI3CCLKFreq+0xc6>
340093fe:	d80d      	bhi.n	3400941c <RCCEx_GetI3CCLKFreq+0x34>
34009400:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009404:	4298      	cmp	r0, r3
34009406:	d048      	beq.n	3400949a <RCCEx_GetI3CCLKFreq+0xb2>
34009408:	f503 437c 	add.w	r3, r3, #64512	@ 0xfc00
3400940c:	4298      	cmp	r0, r3
3400940e:	d04e      	beq.n	340094ae <RCCEx_GetI3CCLKFreq+0xc6>
34009410:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009414:	4298      	cmp	r0, r3
34009416:	d040      	beq.n	3400949a <RCCEx_GetI3CCLKFreq+0xb2>
  uint32_t i3c_frequency = RCC_PERIPH_FREQUENCY_NO;
34009418:	2000      	movs	r0, #0
}
3400941a:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetI3CClockSource(I3CxSource))
3400941c:	4b32      	ldr	r3, [pc, #200]	@ (340094e8 <RCCEx_GetI3CCLKFreq+0x100>)
3400941e:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
34009422:	4298      	cmp	r0, r3
34009424:	d1f8      	bne.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
34009426:	4b31      	ldr	r3, [pc, #196]	@ (340094ec <RCCEx_GetI3CCLKFreq+0x104>)
34009428:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
3400942c:	0592      	lsls	r2, r2, #22
3400942e:	d5f3      	bpl.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
34009430:	f8d3 00e8 	ldr.w	r0, [r3, #232]	@ 0xe8
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34009434:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
34009438:	f3c0 4007 	ubfx	r0, r0, #16, #8
3400943c:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
3400943e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC15_GetSource())
34009442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34009446:	d04a      	beq.n	340094de <RCCEx_GetI3CCLKFreq+0xf6>
34009448:	d840      	bhi.n	340094cc <RCCEx_GetI3CCLKFreq+0xe4>
3400944a:	2b00      	cmp	r3, #0
3400944c:	d144      	bne.n	340094d8 <RCCEx_GetI3CCLKFreq+0xf0>
            i3c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
3400944e:	f7ff f8d5 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            i3c_frequency = i3c_frequency / ic_divider;
34009452:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34009456:	e7e0      	b.n	3400941a <RCCEx_GetI3CCLKFreq+0x32>
  switch (LL_RCC_GetI3CClockSource(I3CxSource))
34009458:	4b25      	ldr	r3, [pc, #148]	@ (340094f0 <RCCEx_GetI3CCLKFreq+0x108>)
3400945a:	4298      	cmp	r0, r3
3400945c:	d008      	beq.n	34009470 <RCCEx_GetI3CCLKFreq+0x88>
3400945e:	d80d      	bhi.n	3400947c <RCCEx_GetI3CCLKFreq+0x94>
34009460:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009464:	4298      	cmp	r0, r3
34009466:	d026      	beq.n	340094b6 <RCCEx_GetI3CCLKFreq+0xce>
34009468:	f503 437c 	add.w	r3, r3, #64512	@ 0xfc00
3400946c:	4298      	cmp	r0, r3
3400946e:	d1d3      	bne.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
      if (LL_RCC_MSI_IsReady() != 0U)
34009470:	f7fb ffe8 	bl	34005444 <LL_RCC_MSI_IsReady>
34009474:	2800      	cmp	r0, #0
34009476:	d0cf      	beq.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
        i3c_frequency = MSI_VALUE;
34009478:	481e      	ldr	r0, [pc, #120]	@ (340094f4 <RCCEx_GetI3CCLKFreq+0x10c>)
  return i3c_frequency;
3400947a:	e7ce      	b.n	3400941a <RCCEx_GetI3CCLKFreq+0x32>
  switch (LL_RCC_GetI3CClockSource(I3CxSource))
3400947c:	4b1e      	ldr	r3, [pc, #120]	@ (340094f8 <RCCEx_GetI3CCLKFreq+0x110>)
3400947e:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
34009482:	4298      	cmp	r0, r3
34009484:	d1c8      	bne.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
      if (LL_RCC_HSI_IsReady() != 0U)
34009486:	f7fb ffd5 	bl	34005434 <LL_RCC_HSI_IsReady>
3400948a:	2800      	cmp	r0, #0
3400948c:	d0c4      	beq.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400948e:	4b17      	ldr	r3, [pc, #92]	@ (340094ec <RCCEx_GetI3CCLKFreq+0x104>)
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34009490:	481a      	ldr	r0, [pc, #104]	@ (340094fc <RCCEx_GetI3CCLKFreq+0x114>)
34009492:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
34009494:	f3c3 13c1 	ubfx	r3, r3, #7, #2
34009498:	e007      	b.n	340094aa <RCCEx_GetI3CCLKFreq+0xc2>
      i3c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3400949a:	f7fb ff55 	bl	34005348 <HAL_RCC_GetSysClockFreq>
3400949e:	f7fc f85b 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
340094a2:	4b12      	ldr	r3, [pc, #72]	@ (340094ec <RCCEx_GetI3CCLKFreq+0x104>)
340094a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340094a6:	f003 0307 	and.w	r3, r3, #7
        i3c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340094aa:	40d8      	lsrs	r0, r3
340094ac:	e7b5      	b.n	3400941a <RCCEx_GetI3CCLKFreq+0x32>
}
340094ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      i3c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340094b2:	f7ff b9a3 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
      if (LL_RCC_IC15_IsEnabled() != 0U)
340094b6:	f7fc f83d 	bl	34005534 <LL_RCC_IC15_IsEnabled>
340094ba:	2800      	cmp	r0, #0
340094bc:	d0ac      	beq.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
        ic_divider = LL_RCC_IC15_GetDivider();
340094be:	f7fc f841 	bl	34005544 <LL_RCC_IC15_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
340094c2:	4b0a      	ldr	r3, [pc, #40]	@ (340094ec <RCCEx_GetI3CCLKFreq+0x104>)
340094c4:	4604      	mov	r4, r0
340094c6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340094ca:	e7b8      	b.n	3400943e <RCCEx_GetI3CCLKFreq+0x56>
        switch (LL_RCC_IC15_GetSource())
340094cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340094d0:	d1a2      	bne.n	34009418 <RCCEx_GetI3CCLKFreq+0x30>
            i3c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340094d2:	f7ff f953 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
340094d6:	e7bc      	b.n	34009452 <RCCEx_GetI3CCLKFreq+0x6a>
            i3c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340094d8:	f7ff f8d0 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
340094dc:	e7b9      	b.n	34009452 <RCCEx_GetI3CCLKFreq+0x6a>
            i3c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340094de:	f7ff f90d 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
340094e2:	e7b6      	b.n	34009452 <RCCEx_GetI3CCLKFreq+0x6a>
340094e4:	0703100c 	.word	0x0703100c
340094e8:	0702100c 	.word	0x0702100c
340094ec:	56028000 	.word	0x56028000
340094f0:	0704140c 	.word	0x0704140c
340094f4:	003d0900 	.word	0x003d0900
340094f8:	0705100c 	.word	0x0705100c
340094fc:	03d09000 	.word	0x03d09000

34009500 <RCCEx_GetSDMMCCLKFreq>:
{
34009500:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
34009502:	f7fb ffc1 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
34009506:	4b2d      	ldr	r3, [pc, #180]	@ (340095bc <RCCEx_GetSDMMCCLKFreq+0xbc>)
34009508:	4298      	cmp	r0, r3
3400950a:	d01d      	beq.n	34009548 <RCCEx_GetSDMMCCLKFreq+0x48>
3400950c:	d813      	bhi.n	34009536 <RCCEx_GetSDMMCCLKFreq+0x36>
3400950e:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009512:	4298      	cmp	r0, r3
34009514:	d00b      	beq.n	3400952e <RCCEx_GetSDMMCCLKFreq+0x2e>
34009516:	d807      	bhi.n	34009528 <RCCEx_GetSDMMCCLKFreq+0x28>
34009518:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
3400951c:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
34009520:	4298      	cmp	r0, r3
34009522:	d02a      	beq.n	3400957a <RCCEx_GetSDMMCCLKFreq+0x7a>
  uint32_t sdmmc_frequency = RCC_PERIPH_FREQUENCY_NO;
34009524:	2000      	movs	r0, #0
}
34009526:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
34009528:	4b25      	ldr	r3, [pc, #148]	@ (340095c0 <RCCEx_GetSDMMCCLKFreq+0xc0>)
3400952a:	4298      	cmp	r0, r3
3400952c:	d1fa      	bne.n	34009524 <RCCEx_GetSDMMCCLKFreq+0x24>
}
3400952e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      sdmmc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34009532:	f7ff b963 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetSDMMCClockSource(SDMMCxSource))
34009536:	4b23      	ldr	r3, [pc, #140]	@ (340095c4 <RCCEx_GetSDMMCCLKFreq+0xc4>)
34009538:	f420 6280 	bic.w	r2, r0, #1024	@ 0x400
3400953c:	429a      	cmp	r2, r3
3400953e:	d022      	beq.n	34009586 <RCCEx_GetSDMMCCLKFreq+0x86>
34009540:	f5a3 437c 	sub.w	r3, r3, #64512	@ 0xfc00
34009544:	4298      	cmp	r0, r3
34009546:	d1ed      	bne.n	34009524 <RCCEx_GetSDMMCCLKFreq+0x24>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34009548:	4b1f      	ldr	r3, [pc, #124]	@ (340095c8 <RCCEx_GetSDMMCCLKFreq+0xc8>)
3400954a:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
3400954e:	f010 0008 	ands.w	r0, r0, #8
34009552:	d0e8      	beq.n	34009526 <RCCEx_GetSDMMCCLKFreq+0x26>
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34009554:	f8d3 00d0 	ldr.w	r0, [r3, #208]	@ 0xd0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34009558:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
3400955c:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009560:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
34009562:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC5_GetSource())
34009566:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400956a:	d023      	beq.n	340095b4 <RCCEx_GetSDMMCCLKFreq+0xb4>
3400956c:	d819      	bhi.n	340095a2 <RCCEx_GetSDMMCCLKFreq+0xa2>
3400956e:	b9f3      	cbnz	r3, 340095ae <RCCEx_GetSDMMCCLKFreq+0xae>
            sdmmc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34009570:	f7ff f844 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            sdmmc_frequency = sdmmc_frequency / ic_divider;
34009574:	fbb0 f0f4 	udiv	r0, r0, r4
  return sdmmc_frequency;
34009578:	e7d5      	b.n	34009526 <RCCEx_GetSDMMCCLKFreq+0x26>
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
3400957a:	f7fb fee5 	bl	34005348 <HAL_RCC_GetSysClockFreq>
}
3400957e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      sdmmc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34009582:	f7fb bfe9 	b.w	34005558 <RCCEx_GetHCLKFreq>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC5EN) == RCC_DIVENR_IC5EN) ? 1UL : 0UL);
34009586:	4b10      	ldr	r3, [pc, #64]	@ (340095c8 <RCCEx_GetSDMMCCLKFreq+0xc8>)
34009588:	f8d3 0240 	ldr.w	r0, [r3, #576]	@ 0x240
3400958c:	f010 0010 	ands.w	r0, r0, #16
34009590:	d0c9      	beq.n	34009526 <RCCEx_GetSDMMCCLKFreq+0x26>
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
34009592:	f8d3 00d4 	ldr.w	r0, [r3, #212]	@ 0xd4
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
34009596:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
  return ((READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5INT) >> RCC_IC5CFGR_IC5INT_Pos) + 1UL);
3400959a:	f3c0 4007 	ubfx	r0, r0, #16, #8
3400959e:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC5CFGR, RCC_IC5CFGR_IC5SEL));
340095a0:	e7df      	b.n	34009562 <RCCEx_GetSDMMCCLKFreq+0x62>
        switch (LL_RCC_IC5_GetSource())
340095a2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340095a6:	d1bd      	bne.n	34009524 <RCCEx_GetSDMMCCLKFreq+0x24>
            sdmmc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340095a8:	f7ff f8e8 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
340095ac:	e7e2      	b.n	34009574 <RCCEx_GetSDMMCCLKFreq+0x74>
            sdmmc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340095ae:	f7ff f865 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
340095b2:	e7df      	b.n	34009574 <RCCEx_GetSDMMCCLKFreq+0x74>
            sdmmc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340095b4:	f7ff f8a2 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
340095b8:	e7dc      	b.n	34009574 <RCCEx_GetSDMMCCLKFreq+0x74>
340095ba:	bf00      	nop
340095bc:	0302001c 	.word	0x0302001c
340095c0:	0301041c 	.word	0x0301041c
340095c4:	0303001c 	.word	0x0303001c
340095c8:	56028000 	.word	0x56028000

340095cc <RCCEx_GetI2CCLKFreq>:
{
340095cc:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
340095ce:	f7fb ff5b 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
340095d2:	4b50      	ldr	r3, [pc, #320]	@ (34009714 <RCCEx_GetI2CCLKFreq+0x148>)
340095d4:	4298      	cmp	r0, r3
340095d6:	f000 8085 	beq.w	340096e4 <RCCEx_GetI2CCLKFreq+0x118>
340095da:	d84b      	bhi.n	34009674 <RCCEx_GetI2CCLKFreq+0xa8>
340095dc:	f5a3 33fc 	sub.w	r3, r3, #129024	@ 0x1f800
340095e0:	4298      	cmp	r0, r3
340095e2:	d01a      	beq.n	3400961a <RCCEx_GetI2CCLKFreq+0x4e>
340095e4:	d81d      	bhi.n	34009622 <RCCEx_GetI2CCLKFreq+0x56>
340095e6:	f5a3 437c 	sub.w	r3, r3, #64512	@ 0xfc00
340095ea:	4298      	cmp	r0, r3
340095ec:	d008      	beq.n	34009600 <RCCEx_GetI2CCLKFreq+0x34>
340095ee:	f420 6380 	bic.w	r3, r0, #1024	@ 0x400
340095f2:	d80f      	bhi.n	34009614 <RCCEx_GetI2CCLKFreq+0x48>
340095f4:	4a48      	ldr	r2, [pc, #288]	@ (34009718 <RCCEx_GetI2CCLKFreq+0x14c>)
340095f6:	4293      	cmp	r3, r2
340095f8:	d002      	beq.n	34009600 <RCCEx_GetI2CCLKFreq+0x34>
340095fa:	4b48      	ldr	r3, [pc, #288]	@ (3400971c <RCCEx_GetI2CCLKFreq+0x150>)
340095fc:	4298      	cmp	r0, r3
340095fe:	d14a      	bne.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
      i2c_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34009600:	f7fb fea2 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34009604:	f7fb ffa8 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
34009608:	4b45      	ldr	r3, [pc, #276]	@ (34009720 <RCCEx_GetI2CCLKFreq+0x154>)
3400960a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400960c:	f003 0307 	and.w	r3, r3, #7
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34009610:	40d8      	lsrs	r0, r3
34009612:	e041      	b.n	34009698 <RCCEx_GetI2CCLKFreq+0xcc>
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
34009614:	4a43      	ldr	r2, [pc, #268]	@ (34009724 <RCCEx_GetI2CCLKFreq+0x158>)
34009616:	4293      	cmp	r3, r2
34009618:	d13d      	bne.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
}
3400961a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      i2c_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
3400961e:	f7ff b8ed 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
34009622:	4b41      	ldr	r3, [pc, #260]	@ (34009728 <RCCEx_GetI2CCLKFreq+0x15c>)
34009624:	4298      	cmp	r0, r3
34009626:	d008      	beq.n	3400963a <RCCEx_GetI2CCLKFreq+0x6e>
34009628:	d820      	bhi.n	3400966c <RCCEx_GetI2CCLKFreq+0xa0>
3400962a:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
3400962e:	4298      	cmp	r0, r3
34009630:	d0f3      	beq.n	3400961a <RCCEx_GetI2CCLKFreq+0x4e>
34009632:	f503 4374 	add.w	r3, r3, #62464	@ 0xf400
34009636:	4298      	cmp	r0, r3
34009638:	d12d      	bne.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC10EN) == RCC_DIVENR_IC10EN) ? 1UL : 0UL);
3400963a:	4b39      	ldr	r3, [pc, #228]	@ (34009720 <RCCEx_GetI2CCLKFreq+0x154>)
3400963c:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
34009640:	0592      	lsls	r2, r2, #22
34009642:	d528      	bpl.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
34009644:	f8d3 00e8 	ldr.w	r0, [r3, #232]	@ 0xe8
  return (uint32_t)(READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10SEL));
34009648:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
  return ((READ_BIT(RCC->IC10CFGR, RCC_IC10CFGR_IC10INT) >> RCC_IC10CFGR_IC10INT_Pos) + 1UL);
3400964c:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009650:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
34009652:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC15_GetSource())
34009656:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
3400965a:	d057      	beq.n	3400970c <RCCEx_GetI2CCLKFreq+0x140>
3400965c:	d84d      	bhi.n	340096fa <RCCEx_GetI2CCLKFreq+0x12e>
3400965e:	2b00      	cmp	r3, #0
34009660:	d151      	bne.n	34009706 <RCCEx_GetI2CCLKFreq+0x13a>
            i2c_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34009662:	f7fe ffcb 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            i2c_frequency = i2c_frequency / ic_divider;
34009666:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
3400966a:	e015      	b.n	34009698 <RCCEx_GetI2CCLKFreq+0xcc>
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
3400966c:	4b2f      	ldr	r3, [pc, #188]	@ (3400972c <RCCEx_GetI2CCLKFreq+0x160>)
3400966e:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
34009672:	e7e0      	b.n	34009636 <RCCEx_GetI2CCLKFreq+0x6a>
34009674:	4b2e      	ldr	r3, [pc, #184]	@ (34009730 <RCCEx_GetI2CCLKFreq+0x164>)
34009676:	4298      	cmp	r0, r3
34009678:	d014      	beq.n	340096a4 <RCCEx_GetI2CCLKFreq+0xd8>
3400967a:	d819      	bhi.n	340096b0 <RCCEx_GetI2CCLKFreq+0xe4>
3400967c:	f5a3 437c 	sub.w	r3, r3, #64512	@ 0xfc00
34009680:	4298      	cmp	r0, r3
34009682:	d02f      	beq.n	340096e4 <RCCEx_GetI2CCLKFreq+0x118>
34009684:	d809      	bhi.n	3400969a <RCCEx_GetI2CCLKFreq+0xce>
34009686:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
3400968a:	4298      	cmp	r0, r3
3400968c:	d02a      	beq.n	340096e4 <RCCEx_GetI2CCLKFreq+0x118>
3400968e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34009692:	4298      	cmp	r0, r3
34009694:	d026      	beq.n	340096e4 <RCCEx_GetI2CCLKFreq+0x118>
  uint32_t i2c_frequency = RCC_PERIPH_FREQUENCY_NO;
34009696:	2000      	movs	r0, #0
}
34009698:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
3400969a:	4b26      	ldr	r3, [pc, #152]	@ (34009734 <RCCEx_GetI2CCLKFreq+0x168>)
3400969c:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
340096a0:	4298      	cmp	r0, r3
340096a2:	d1f8      	bne.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
      if (LL_RCC_MSI_IsReady() != 0U)
340096a4:	f7fb fece 	bl	34005444 <LL_RCC_MSI_IsReady>
340096a8:	2800      	cmp	r0, #0
340096aa:	d0f4      	beq.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
        i2c_frequency = MSI_VALUE;
340096ac:	4822      	ldr	r0, [pc, #136]	@ (34009738 <RCCEx_GetI2CCLKFreq+0x16c>)
  return i2c_frequency;
340096ae:	e7f3      	b.n	34009698 <RCCEx_GetI2CCLKFreq+0xcc>
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
340096b0:	4b22      	ldr	r3, [pc, #136]	@ (3400973c <RCCEx_GetI2CCLKFreq+0x170>)
340096b2:	4298      	cmp	r0, r3
340096b4:	d008      	beq.n	340096c8 <RCCEx_GetI2CCLKFreq+0xfc>
340096b6:	d811      	bhi.n	340096dc <RCCEx_GetI2CCLKFreq+0x110>
340096b8:	f5a3 4378 	sub.w	r3, r3, #63488	@ 0xf800
340096bc:	4298      	cmp	r0, r3
340096be:	d0f1      	beq.n	340096a4 <RCCEx_GetI2CCLKFreq+0xd8>
340096c0:	f503 4374 	add.w	r3, r3, #62464	@ 0xf400
340096c4:	4298      	cmp	r0, r3
340096c6:	d1e6      	bne.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
      if (LL_RCC_HSI_IsReady() != 0U)
340096c8:	f7fb feb4 	bl	34005434 <LL_RCC_HSI_IsReady>
340096cc:	2800      	cmp	r0, #0
340096ce:	d0e2      	beq.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
340096d0:	4b13      	ldr	r3, [pc, #76]	@ (34009720 <RCCEx_GetI2CCLKFreq+0x154>)
        i2c_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340096d2:	481b      	ldr	r0, [pc, #108]	@ (34009740 <RCCEx_GetI2CCLKFreq+0x174>)
340096d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
340096d6:	f3c3 13c1 	ubfx	r3, r3, #7, #2
340096da:	e799      	b.n	34009610 <RCCEx_GetI2CCLKFreq+0x44>
  switch (LL_RCC_GetI2CClockSource(I2CxSource))
340096dc:	4b19      	ldr	r3, [pc, #100]	@ (34009744 <RCCEx_GetI2CCLKFreq+0x178>)
340096de:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
340096e2:	e7ef      	b.n	340096c4 <RCCEx_GetI2CCLKFreq+0xf8>
      if (LL_RCC_IC15_IsEnabled() != 0U)
340096e4:	f7fb ff26 	bl	34005534 <LL_RCC_IC15_IsEnabled>
340096e8:	2800      	cmp	r0, #0
340096ea:	d0d4      	beq.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
        ic_divider = LL_RCC_IC15_GetDivider();
340096ec:	f7fb ff2a 	bl	34005544 <LL_RCC_IC15_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
340096f0:	4b0b      	ldr	r3, [pc, #44]	@ (34009720 <RCCEx_GetI2CCLKFreq+0x154>)
340096f2:	4604      	mov	r4, r0
340096f4:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340096f8:	e7ab      	b.n	34009652 <RCCEx_GetI2CCLKFreq+0x86>
        switch (LL_RCC_IC15_GetSource())
340096fa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340096fe:	d1ca      	bne.n	34009696 <RCCEx_GetI2CCLKFreq+0xca>
            i2c_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34009700:	f7ff f83c 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34009704:	e7af      	b.n	34009666 <RCCEx_GetI2CCLKFreq+0x9a>
            i2c_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34009706:	f7fe ffb9 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
3400970a:	e7ac      	b.n	34009666 <RCCEx_GetI2CCLKFreq+0x9a>
            i2c_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3400970c:	f7fe fff6 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34009710:	e7a9      	b.n	34009666 <RCCEx_GetI2CCLKFreq+0x9a>
34009712:	bf00      	nop
34009714:	0703000c 	.word	0x0703000c
34009718:	0700000c 	.word	0x0700000c
3400971c:	0700080c 	.word	0x0700080c
34009720:	56028000 	.word	0x56028000
34009724:	0701000c 	.word	0x0701000c
34009728:	0702040c 	.word	0x0702040c
3400972c:	0702080c 	.word	0x0702080c
34009730:	0704080c 	.word	0x0704080c
34009734:	0704000c 	.word	0x0704000c
34009738:	003d0900 	.word	0x003d0900
3400973c:	0705040c 	.word	0x0705040c
34009740:	03d09000 	.word	0x03d09000
34009744:	0705080c 	.word	0x0705080c

34009748 <RCCEx_GetLPTIMCLKFreq>:
{
34009748:	b510      	push	{r4, lr}
  return LL_RCC_GetClockSource(Periph);
3400974a:	f7fb fe9d 	bl	34005488 <LL_RCC_GetClockSource>
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3400974e:	4b63      	ldr	r3, [pc, #396]	@ (340098dc <RCCEx_GetLPTIMCLKFreq+0x194>)
34009750:	4298      	cmp	r0, r3
34009752:	d03a      	beq.n	340097ca <RCCEx_GetLPTIMCLKFreq+0x82>
34009754:	d850      	bhi.n	340097f8 <RCCEx_GetLPTIMCLKFreq+0xb0>
34009756:	f5a3 33fe 	sub.w	r3, r3, #130048	@ 0x1fc00
3400975a:	4298      	cmp	r0, r3
3400975c:	f000 80a7 	beq.w	340098ae <RCCEx_GetLPTIMCLKFreq+0x166>
34009760:	d813      	bhi.n	3400978a <RCCEx_GetLPTIMCLKFreq+0x42>
34009762:	f5a3 6340 	sub.w	r3, r3, #3072	@ 0xc00
34009766:	4298      	cmp	r0, r3
34009768:	f000 8097 	beq.w	3400989a <RCCEx_GetLPTIMCLKFreq+0x152>
3400976c:	3b01      	subs	r3, #1
3400976e:	4298      	cmp	r0, r3
34009770:	d909      	bls.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
34009772:	f203 4301 	addw	r3, r3, #1025	@ 0x401
34009776:	4298      	cmp	r0, r3
34009778:	f000 8099 	beq.w	340098ae <RCCEx_GetLPTIMCLKFreq+0x166>
3400977c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34009780:	4298      	cmp	r0, r3
34009782:	f000 8094 	beq.w	340098ae <RCCEx_GetLPTIMCLKFreq+0x166>
  uint32_t lptim_frequency = RCC_PERIPH_FREQUENCY_NO;
34009786:	2000      	movs	r0, #0
}
34009788:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3400978a:	4b55      	ldr	r3, [pc, #340]	@ (340098e0 <RCCEx_GetLPTIMCLKFreq+0x198>)
3400978c:	4298      	cmp	r0, r3
3400978e:	d015      	beq.n	340097bc <RCCEx_GetLPTIMCLKFreq+0x74>
34009790:	d808      	bhi.n	340097a4 <RCCEx_GetLPTIMCLKFreq+0x5c>
34009792:	f420 6280 	bic.w	r2, r0, #1024	@ 0x400
34009796:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
3400979a:	429a      	cmp	r2, r3
3400979c:	d00e      	beq.n	340097bc <RCCEx_GetLPTIMCLKFreq+0x74>
3400979e:	f5a3 4370 	sub.w	r3, r3, #61440	@ 0xf000
340097a2:	e7ed      	b.n	34009780 <RCCEx_GetLPTIMCLKFreq+0x38>
340097a4:	4b4f      	ldr	r3, [pc, #316]	@ (340098e4 <RCCEx_GetLPTIMCLKFreq+0x19c>)
340097a6:	4298      	cmp	r0, r3
340097a8:	d00f      	beq.n	340097ca <RCCEx_GetLPTIMCLKFreq+0x82>
340097aa:	d80b      	bhi.n	340097c4 <RCCEx_GetLPTIMCLKFreq+0x7c>
340097ac:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
340097b0:	4298      	cmp	r0, r3
340097b2:	d003      	beq.n	340097bc <RCCEx_GetLPTIMCLKFreq+0x74>
340097b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
340097b8:	4298      	cmp	r0, r3
340097ba:	d1e4      	bne.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
}
340097bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      lptim_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
340097c0:	f7ff b81c 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
340097c4:	4b48      	ldr	r3, [pc, #288]	@ (340098e8 <RCCEx_GetLPTIMCLKFreq+0x1a0>)
340097c6:	4298      	cmp	r0, r3
340097c8:	d1dd      	bne.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
      if (LL_RCC_IC15_IsEnabled() != 0U)
340097ca:	f7fb feb3 	bl	34005534 <LL_RCC_IC15_IsEnabled>
340097ce:	2800      	cmp	r0, #0
340097d0:	d0d9      	beq.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
        ic_divider = LL_RCC_IC15_GetDivider();
340097d2:	f7fb feb7 	bl	34005544 <LL_RCC_IC15_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC15CFGR, RCC_IC15CFGR_IC15SEL));
340097d6:	4b45      	ldr	r3, [pc, #276]	@ (340098ec <RCCEx_GetLPTIMCLKFreq+0x1a4>)
340097d8:	4604      	mov	r4, r0
340097da:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
340097de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC15_GetSource())
340097e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
340097e6:	d075      	beq.n	340098d4 <RCCEx_GetLPTIMCLKFreq+0x18c>
340097e8:	d86a      	bhi.n	340098c0 <RCCEx_GetLPTIMCLKFreq+0x178>
340097ea:	2b00      	cmp	r3, #0
340097ec:	d16f      	bne.n	340098ce <RCCEx_GetLPTIMCLKFreq+0x186>
            lptim_frequency = HAL_RCCEx_GetPLL1CLKFreq();
340097ee:	f7fe ff05 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            lptim_frequency = lptim_frequency / ic_divider;
340097f2:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
340097f6:	e7c7      	b.n	34009788 <RCCEx_GetLPTIMCLKFreq+0x40>
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
340097f8:	4b3d      	ldr	r3, [pc, #244]	@ (340098f0 <RCCEx_GetLPTIMCLKFreq+0x1a8>)
340097fa:	4298      	cmp	r0, r3
340097fc:	d034      	beq.n	34009868 <RCCEx_GetLPTIMCLKFreq+0x120>
340097fe:	d824      	bhi.n	3400984a <RCCEx_GetLPTIMCLKFreq+0x102>
34009800:	f5a3 437c 	sub.w	r3, r3, #64512	@ 0xfc00
34009804:	4298      	cmp	r0, r3
34009806:	d00f      	beq.n	34009828 <RCCEx_GetLPTIMCLKFreq+0xe0>
34009808:	d815      	bhi.n	34009836 <RCCEx_GetLPTIMCLKFreq+0xee>
3400980a:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
3400980e:	4298      	cmp	r0, r3
34009810:	d00a      	beq.n	34009828 <RCCEx_GetLPTIMCLKFreq+0xe0>
34009812:	d806      	bhi.n	34009822 <RCCEx_GetLPTIMCLKFreq+0xda>
34009814:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
34009818:	4298      	cmp	r0, r3
3400981a:	d0d6      	beq.n	340097ca <RCCEx_GetLPTIMCLKFreq+0x82>
3400981c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
34009820:	e7d1      	b.n	340097c6 <RCCEx_GetLPTIMCLKFreq+0x7e>
34009822:	4b34      	ldr	r3, [pc, #208]	@ (340098f4 <RCCEx_GetLPTIMCLKFreq+0x1ac>)
34009824:	4298      	cmp	r0, r3
34009826:	d1ae      	bne.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
      if (LL_RCC_LSE_IsReady() != 0U)
34009828:	f7fb fe14 	bl	34005454 <LL_RCC_LSE_IsReady>
3400982c:	3800      	subs	r0, #0
3400982e:	bf18      	it	ne
34009830:	2001      	movne	r0, #1
34009832:	03c0      	lsls	r0, r0, #15
34009834:	e7a8      	b.n	34009788 <RCCEx_GetLPTIMCLKFreq+0x40>
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
34009836:	4b30      	ldr	r3, [pc, #192]	@ (340098f8 <RCCEx_GetLPTIMCLKFreq+0x1b0>)
34009838:	4298      	cmp	r0, r3
3400983a:	d0f5      	beq.n	34009828 <RCCEx_GetLPTIMCLKFreq+0xe0>
3400983c:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
34009840:	4298      	cmp	r0, r3
34009842:	d011      	beq.n	34009868 <RCCEx_GetLPTIMCLKFreq+0x120>
34009844:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
34009848:	e7ec      	b.n	34009824 <RCCEx_GetLPTIMCLKFreq+0xdc>
3400984a:	4b2c      	ldr	r3, [pc, #176]	@ (340098fc <RCCEx_GetLPTIMCLKFreq+0x1b4>)
3400984c:	4298      	cmp	r0, r3
3400984e:	d015      	beq.n	3400987c <RCCEx_GetLPTIMCLKFreq+0x134>
34009850:	d81b      	bhi.n	3400988a <RCCEx_GetLPTIMCLKFreq+0x142>
34009852:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
34009856:	4298      	cmp	r0, r3
34009858:	d006      	beq.n	34009868 <RCCEx_GetLPTIMCLKFreq+0x120>
3400985a:	d80c      	bhi.n	34009876 <RCCEx_GetLPTIMCLKFreq+0x12e>
3400985c:	f420 6080 	bic.w	r0, r0, #1024	@ 0x400
34009860:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
34009864:	4298      	cmp	r0, r3
34009866:	d18e      	bne.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
34009868:	4b20      	ldr	r3, [pc, #128]	@ (340098ec <RCCEx_GetLPTIMCLKFreq+0x1a4>)
3400986a:	685b      	ldr	r3, [r3, #4]
      if (LL_RCC_LSI_IsReady() != 0U)
3400986c:	07db      	lsls	r3, r3, #31
3400986e:	d58a      	bpl.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
        lptim_frequency = LSI_VALUE;
34009870:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
  return lptim_frequency;
34009874:	e788      	b.n	34009788 <RCCEx_GetLPTIMCLKFreq+0x40>
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
34009876:	4b22      	ldr	r3, [pc, #136]	@ (34009900 <RCCEx_GetLPTIMCLKFreq+0x1b8>)
34009878:	4298      	cmp	r0, r3
3400987a:	d184      	bne.n	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
      lptim_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
3400987c:	f7fb fd64 	bl	34005348 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34009880:	4b1a      	ldr	r3, [pc, #104]	@ (340098ec <RCCEx_GetLPTIMCLKFreq+0x1a4>)
34009882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
34009884:	f3c3 6301 	ubfx	r3, r3, #24, #2
34009888:	e00f      	b.n	340098aa <RCCEx_GetLPTIMCLKFreq+0x162>
  switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))
3400988a:	4b1e      	ldr	r3, [pc, #120]	@ (34009904 <RCCEx_GetLPTIMCLKFreq+0x1bc>)
3400988c:	f420 6280 	bic.w	r2, r0, #1024	@ 0x400
34009890:	429a      	cmp	r2, r3
34009892:	d0f3      	beq.n	3400987c <RCCEx_GetLPTIMCLKFreq+0x134>
34009894:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
34009898:	e7ee      	b.n	34009878 <RCCEx_GetLPTIMCLKFreq+0x130>
      lptim_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3400989a:	f7fb fd55 	bl	34005348 <HAL_RCC_GetSysClockFreq>
3400989e:	f7fb fe5b 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
340098a2:	4b12      	ldr	r3, [pc, #72]	@ (340098ec <RCCEx_GetLPTIMCLKFreq+0x1a4>)
340098a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
340098a6:	f003 0307 	and.w	r3, r3, #7
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
340098aa:	40d8      	lsrs	r0, r3
      break;
340098ac:	e76c      	b.n	34009788 <RCCEx_GetLPTIMCLKFreq+0x40>
      lptim_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340098ae:	f7fb fd4b 	bl	34005348 <HAL_RCC_GetSysClockFreq>
340098b2:	f7fb fe51 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
340098b6:	4b0d      	ldr	r3, [pc, #52]	@ (340098ec <RCCEx_GetLPTIMCLKFreq+0x1a4>)
340098b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
340098ba:	f3c3 3302 	ubfx	r3, r3, #12, #3
340098be:	e7f4      	b.n	340098aa <RCCEx_GetLPTIMCLKFreq+0x162>
        switch (LL_RCC_IC15_GetSource())
340098c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
340098c4:	f47f af5f 	bne.w	34009786 <RCCEx_GetLPTIMCLKFreq+0x3e>
            lptim_frequency = HAL_RCCEx_GetPLL4CLKFreq();
340098c8:	f7fe ff58 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
340098cc:	e791      	b.n	340097f2 <RCCEx_GetLPTIMCLKFreq+0xaa>
            lptim_frequency = HAL_RCCEx_GetPLL2CLKFreq();
340098ce:	f7fe fed5 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
340098d2:	e78e      	b.n	340097f2 <RCCEx_GetLPTIMCLKFreq+0xaa>
            lptim_frequency = HAL_RCCEx_GetPLL3CLKFreq();
340098d4:	f7fe ff12 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
340098d8:	e78b      	b.n	340097f2 <RCCEx_GetLPTIMCLKFreq+0xaa>
340098da:	bf00      	nop
340098dc:	0702102c 	.word	0x0702102c
340098e0:	0701102c 	.word	0x0701102c
340098e4:	0702082c 	.word	0x0702082c
340098e8:	07020c2c 	.word	0x07020c2c
340098ec:	56028000 	.word	0x56028000
340098f0:	07040c2c 	.word	0x07040c2c
340098f4:	07030c2c 	.word	0x07030c2c
340098f8:	0703182c 	.word	0x0703182c
340098fc:	07050c2c 	.word	0x07050c2c
34009900:	0705082c 	.word	0x0705082c
34009904:	0705102c 	.word	0x0705102c

34009908 <HAL_RCCEx_GetPeriphCLKFreq>:
{
34009908:	b538      	push	{r3, r4, r5, lr}
  switch (PeriphClk)
3400990a:	f100 4360 	add.w	r3, r0, #3758096384	@ 0xe0000000
3400990e:	430b      	orrs	r3, r1
34009910:	f000 8447 	beq.w	3400a1a2 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
34009914:	4bbf      	ldr	r3, [pc, #764]	@ (34009c14 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>)
34009916:	4298      	cmp	r0, r3
34009918:	f171 0300 	sbcs.w	r3, r1, #0
3400991c:	f080 80e6 	bcs.w	34009aec <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
34009920:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
34009924:	430b      	orrs	r3, r1
34009926:	f000 835b 	beq.w	34009fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
3400992a:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
3400992e:	f171 0300 	sbcs.w	r3, r1, #0
34009932:	d26a      	bcs.n	34009a0a <HAL_RCCEx_GetPeriphCLKFreq+0x102>
34009934:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
34009938:	430b      	orrs	r3, r1
3400993a:	f000 82b9 	beq.w	34009eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
3400993e:	f240 2301 	movw	r3, #513	@ 0x201
34009942:	4298      	cmp	r0, r3
34009944:	f171 0300 	sbcs.w	r3, r1, #0
34009948:	d224      	bcs.n	34009994 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
3400994a:	2809      	cmp	r0, #9
3400994c:	f171 0300 	sbcs.w	r3, r1, #0
34009950:	d215      	bcs.n	3400997e <HAL_RCCEx_GetPeriphCLKFreq+0x76>
34009952:	ea50 0301 	orrs.w	r3, r0, r1
34009956:	d01b      	beq.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
34009958:	3801      	subs	r0, #1
3400995a:	f141 31ff 	adc.w	r1, r1, #4294967295	@ 0xffffffff
3400995e:	2808      	cmp	r0, #8
34009960:	f171 0100 	sbcs.w	r1, r1, #0
34009964:	d214      	bcs.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
34009966:	2807      	cmp	r0, #7
34009968:	d812      	bhi.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
3400996a:	e8df f010 	tbh	[pc, r0, lsl #1]
3400996e:	01a6      	.short	0x01a6
34009970:	0011020f 	.word	0x0011020f
34009974:	00110285 	.word	0x00110285
34009978:	00110011 	.word	0x00110011
3400997c:	0235      	.short	0x0235
3400997e:	f1a0 0310 	sub.w	r3, r0, #16
34009982:	430b      	orrs	r3, r1
34009984:	f000 8242 	beq.w	34009e0c <HAL_RCCEx_GetPeriphCLKFreq+0x504>
34009988:	3820      	subs	r0, #32
3400998a:	4308      	orrs	r0, r1
3400998c:	f000 8268 	beq.w	34009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
  uint32_t adf_frequency = RCC_PERIPH_FREQUENCY_NO;
34009990:	2000      	movs	r0, #0
34009992:	e219      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  switch (PeriphClk)
34009994:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
34009998:	430b      	orrs	r3, r1
3400999a:	f000 831d 	beq.w	34009fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d0>
3400999e:	f242 0301 	movw	r3, #8193	@ 0x2001
340099a2:	4298      	cmp	r0, r3
340099a4:	f171 0300 	sbcs.w	r3, r1, #0
340099a8:	d224      	bcs.n	340099f4 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
340099aa:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
340099ae:	430b      	orrs	r3, r1
340099b0:	f000 82df 	beq.w	34009f72 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
340099b4:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
340099b8:	430b      	orrs	r3, r1
340099ba:	f000 8308 	beq.w	34009fce <HAL_RCCEx_GetPeriphCLKFreq+0x6c6>
340099be:	f5a0 6080 	sub.w	r0, r0, #1024	@ 0x400
340099c2:	4308      	orrs	r0, r1
340099c4:	d1e4      	bne.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FDCANSEL));
340099c6:	4d94      	ldr	r5, [pc, #592]	@ (34009c18 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
340099c8:	f8d5 314c 	ldr.w	r3, [r5, #332]	@ 0x14c
340099cc:	f003 0303 	and.w	r3, r3, #3
  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))
340099d0:	2b02      	cmp	r3, #2
340099d2:	f000 82c1 	beq.w	34009f58 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
340099d6:	2b03      	cmp	r3, #3
340099d8:	f000 8256 	beq.w	34009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
340099dc:	2b01      	cmp	r3, #1
340099de:	f000 824b 	beq.w	34009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
      fdcan_frequency = RCCEx_GetPCLK1Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
340099e2:	f7fb fcb1 	bl	34005348 <HAL_RCC_GetSysClockFreq>
340099e6:	f7fb fdb7 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1));
340099ea:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
340099ec:	f003 0307 	and.w	r3, r3, #7
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
340099f0:	40d8      	lsrs	r0, r3
340099f2:	e1e9      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  switch (PeriphClk)
340099f4:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
340099f8:	430b      	orrs	r3, r1
340099fa:	f000 82ef 	beq.w	34009fdc <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
340099fe:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
34009a02:	4308      	orrs	r0, r1
34009a04:	d1c4      	bne.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C4_CLKSOURCE);
34009a06:	4885      	ldr	r0, [pc, #532]	@ (34009c1c <HAL_RCCEx_GetPeriphCLKFreq+0x314>)
34009a08:	e2e2      	b.n	34009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
  switch (PeriphClk)
34009a0a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
34009a0e:	430b      	orrs	r3, r1
34009a10:	f000 82f6 	beq.w	3400a000 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
34009a14:	4b82      	ldr	r3, [pc, #520]	@ (34009c20 <HAL_RCCEx_GetPeriphCLKFreq+0x318>)
34009a16:	4298      	cmp	r0, r3
34009a18:	f171 0300 	sbcs.w	r3, r1, #0
34009a1c:	d224      	bcs.n	34009a68 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
34009a1e:	f5a0 1380 	sub.w	r3, r0, #1048576	@ 0x100000
34009a22:	430b      	orrs	r3, r1
34009a24:	f000 82e8 	beq.w	34009ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
34009a28:	4b7e      	ldr	r3, [pc, #504]	@ (34009c24 <HAL_RCCEx_GetPeriphCLKFreq+0x31c>)
34009a2a:	4298      	cmp	r0, r3
34009a2c:	f171 0300 	sbcs.w	r3, r1, #0
34009a30:	d20f      	bcs.n	34009a52 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
34009a32:	f5a0 2380 	sub.w	r3, r0, #262144	@ 0x40000
34009a36:	430b      	orrs	r3, r1
34009a38:	f000 82d7 	beq.w	34009fea <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
34009a3c:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
34009a40:	430b      	orrs	r3, r1
34009a42:	f000 82d7 	beq.w	34009ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
34009a46:	f5a0 3000 	sub.w	r0, r0, #131072	@ 0x20000
34009a4a:	4308      	orrs	r0, r1
34009a4c:	d1a0      	bne.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
34009a4e:	4876      	ldr	r0, [pc, #472]	@ (34009c28 <HAL_RCCEx_GetPeriphCLKFreq+0x320>)
34009a50:	e2c7      	b.n	34009fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
  switch (PeriphClk)
34009a52:	f5a0 1300 	sub.w	r3, r0, #2097152	@ 0x200000
34009a56:	430b      	orrs	r3, r1
34009a58:	f000 82d0 	beq.w	34009ffc <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
34009a5c:	f5a0 0080 	sub.w	r0, r0, #4194304	@ 0x400000
34009a60:	4308      	orrs	r0, r1
34009a62:	d195      	bne.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM5_CLKSOURCE);
34009a64:	4871      	ldr	r0, [pc, #452]	@ (34009c2c <HAL_RCCEx_GetPeriphCLKFreq+0x324>)
34009a66:	e2c1      	b.n	34009fec <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
  switch (PeriphClk)
34009a68:	f100 437c 	add.w	r3, r0, #4227858432	@ 0xfc000000
34009a6c:	430b      	orrs	r3, r1
34009a6e:	f000 834d 	beq.w	3400a10c <HAL_RCCEx_GetPeriphCLKFreq+0x804>
34009a72:	4b6f      	ldr	r3, [pc, #444]	@ (34009c30 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
34009a74:	4298      	cmp	r0, r3
34009a76:	f171 0300 	sbcs.w	r3, r1, #0
34009a7a:	d228      	bcs.n	34009ace <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
34009a7c:	f100 437f 	add.w	r3, r0, #4278190080	@ 0xff000000
34009a80:	430b      	orrs	r3, r1
34009a82:	f000 8302 	beq.w	3400a08a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
34009a86:	f100 407e 	add.w	r0, r0, #4261412864	@ 0xfe000000
34009a8a:	4308      	orrs	r0, r1
34009a8c:	d180      	bne.n	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return (uint32_t)(READ_BIT(RCC->CCIPR5, RCC_CCIPR5_MDF1SEL));
34009a8e:	4d62      	ldr	r5, [pc, #392]	@ (34009c18 <HAL_RCCEx_GetPeriphCLKFreq+0x310>)
34009a90:	f8d5 3154 	ldr.w	r3, [r5, #340]	@ 0x154
34009a94:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
  switch (LL_RCC_GetMDFClockSource(MDFxSource))
34009a98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
34009a9c:	f000 8195 	beq.w	34009dca <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
34009aa0:	f200 8319 	bhi.w	3400a0d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
34009aa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
34009aa8:	f000 831f 	beq.w	3400a0ea <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
34009aac:	f240 81e1 	bls.w	34009e72 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
34009ab0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
34009ab4:	f47f af6c 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34009ab8:	f7fb fd06 	bl	340054c8 <LL_RCC_IC8_IsEnabled>
34009abc:	2800      	cmp	r0, #0
34009abe:	f43f af67 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        ic_divider = LL_RCC_IC8_GetDivider();
34009ac2:	f7fb fd09 	bl	340054d8 <LL_RCC_IC8_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34009ac6:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
34009aca:	4604      	mov	r4, r0
34009acc:	e191      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  switch (PeriphClk)
34009ace:	f100 4378 	add.w	r3, r0, #4160749568	@ 0xf8000000
34009ad2:	430b      	orrs	r3, r1
34009ad4:	f000 8344 	beq.w	3400a160 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
34009ad8:	f100 4070 	add.w	r0, r0, #4026531840	@ 0xf0000000
34009adc:	4308      	orrs	r0, r1
34009ade:	f47f af57 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI1_CLKSOURCE);
34009ae2:	4854      	ldr	r0, [pc, #336]	@ (34009c34 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
}
34009ae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
34009ae8:	f7ff bbd6 	b.w	34009298 <RCCEx_GetSAICLKFreq>
  switch (PeriphClk)
34009aec:	2300      	movs	r3, #0
34009aee:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
34009af2:	4291      	cmp	r1, r2
34009af4:	bf08      	it	eq
34009af6:	4298      	cmpeq	r0, r3
34009af8:	f000 836f 	beq.w	3400a1da <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
34009afc:	4283      	cmp	r3, r0
34009afe:	418a      	sbcs	r2, r1
34009b00:	d35f      	bcc.n	34009bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
34009b02:	2210      	movs	r2, #16
34009b04:	4291      	cmp	r1, r2
34009b06:	bf08      	it	eq
34009b08:	4298      	cmpeq	r0, r3
34009b0a:	f000 8359 	beq.w	3400a1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
34009b0e:	4283      	cmp	r3, r0
34009b10:	418a      	sbcs	r2, r1
34009b12:	d329      	bcc.n	34009b68 <HAL_RCCEx_GetPeriphCLKFreq+0x260>
34009b14:	2202      	movs	r2, #2
34009b16:	4291      	cmp	r1, r2
34009b18:	bf08      	it	eq
34009b1a:	4298      	cmpeq	r0, r3
34009b1c:	f000 8349 	beq.w	3400a1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
34009b20:	4283      	cmp	r3, r0
34009b22:	418a      	sbcs	r2, r1
34009b24:	d314      	bcc.n	34009b50 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
34009b26:	4299      	cmp	r1, r3
34009b28:	bf08      	it	eq
34009b2a:	f1b0 4f00 	cmpeq.w	r0, #2147483648	@ 0x80000000
34009b2e:	f000 833a 	beq.w	3400a1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x89e>
34009b32:	2901      	cmp	r1, #1
34009b34:	bf08      	it	eq
34009b36:	4298      	cmpeq	r0, r3
34009b38:	f000 8337 	beq.w	3400a1aa <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
34009b3c:	f100 4040 	add.w	r0, r0, #3221225472	@ 0xc0000000
34009b40:	4308      	orrs	r0, r1
34009b42:	f47f af25 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC1_CLKSOURCE);
34009b46:	483c      	ldr	r0, [pc, #240]	@ (34009c38 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
}
34009b48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
34009b4c:	f7ff bcd8 	b.w	34009500 <RCCEx_GetSDMMCCLKFreq>
  switch (PeriphClk)
34009b50:	2904      	cmp	r1, #4
34009b52:	bf08      	it	eq
34009b54:	4298      	cmpeq	r0, r3
34009b56:	f000 8331 	beq.w	3400a1bc <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
34009b5a:	2908      	cmp	r1, #8
34009b5c:	bf08      	it	eq
34009b5e:	4298      	cmpeq	r0, r3
34009b60:	f47f af16 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI3_CLKSOURCE);
34009b64:	4835      	ldr	r0, [pc, #212]	@ (34009c3c <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
34009b66:	e325      	b.n	3400a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
  switch (PeriphClk)
34009b68:	f44f 7200 	mov.w	r2, #512	@ 0x200
34009b6c:	4291      	cmp	r1, r2
34009b6e:	bf08      	it	eq
34009b70:	4298      	cmpeq	r0, r3
34009b72:	f000 832e 	beq.w	3400a1d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
34009b76:	4283      	cmp	r3, r0
34009b78:	418a      	sbcs	r2, r1
34009b7a:	d311      	bcc.n	34009ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>
34009b7c:	2940      	cmp	r1, #64	@ 0x40
34009b7e:	bf08      	it	eq
34009b80:	4298      	cmpeq	r0, r3
34009b82:	f000 831f 	beq.w	3400a1c4 <HAL_RCCEx_GetPeriphCLKFreq+0x8bc>
34009b86:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
34009b8a:	bf08      	it	eq
34009b8c:	4298      	cmpeq	r0, r3
34009b8e:	f000 831b 	beq.w	3400a1c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
34009b92:	2920      	cmp	r1, #32
34009b94:	bf08      	it	eq
34009b96:	2800      	cmpeq	r0, #0
34009b98:	f47f aefa 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI5_CLKSOURCE);
34009b9c:	4828      	ldr	r0, [pc, #160]	@ (34009c40 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
34009b9e:	e309      	b.n	3400a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
  switch (PeriphClk)
34009ba0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
34009ba4:	bf08      	it	eq
34009ba6:	4298      	cmpeq	r0, r3
34009ba8:	f000 8315 	beq.w	3400a1d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
34009bac:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
34009bb0:	bf08      	it	eq
34009bb2:	4298      	cmpeq	r0, r3
34009bb4:	f47f aeec 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART4_CLKSOURCE);
34009bb8:	4822      	ldr	r0, [pc, #136]	@ (34009c44 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
}
34009bba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
34009bbe:	f7ff b919 	b.w	34008df4 <RCCEx_GetUARTCLKFreq>
  switch (PeriphClk)
34009bc2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
34009bc6:	4291      	cmp	r1, r2
34009bc8:	bf08      	it	eq
34009bca:	4298      	cmpeq	r0, r3
34009bcc:	f000 830f 	beq.w	3400a1ee <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
34009bd0:	4283      	cmp	r3, r0
34009bd2:	418a      	sbcs	r2, r1
34009bd4:	d34b      	bcc.n	34009c6e <HAL_RCCEx_GetPeriphCLKFreq+0x366>
34009bd6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
34009bda:	4291      	cmp	r1, r2
34009bdc:	bf08      	it	eq
34009bde:	4298      	cmpeq	r0, r3
34009be0:	f000 8301 	beq.w	3400a1e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
34009be4:	4283      	cmp	r3, r0
34009be6:	418a      	sbcs	r2, r1
34009be8:	d330      	bcc.n	34009c4c <HAL_RCCEx_GetPeriphCLKFreq+0x344>
34009bea:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
34009bee:	bf08      	it	eq
34009bf0:	4298      	cmpeq	r0, r3
34009bf2:	f000 82f4 	beq.w	3400a1de <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
34009bf6:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
34009bfa:	bf08      	it	eq
34009bfc:	4298      	cmpeq	r0, r3
34009bfe:	f000 82f0 	beq.w	3400a1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
34009c02:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
34009c06:	bf08      	it	eq
34009c08:	2800      	cmpeq	r0, #0
34009c0a:	f47f aec1 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART6_CLKSOURCE);
34009c0e:	480e      	ldr	r0, [pc, #56]	@ (34009c48 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
34009c10:	e2db      	b.n	3400a1ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
34009c12:	bf00      	nop
34009c14:	20000001 	.word	0x20000001
34009c18:	56028000 	.word	0x56028000
34009c1c:	07000c0c 	.word	0x07000c0c
34009c20:	00800001 	.word	0x00800001
34009c24:	00100001 	.word	0x00100001
34009c28:	0700140c 	.word	0x0700140c
34009c2c:	0700182c 	.word	0x0700182c
34009c30:	04000001 	.word	0x04000001
34009c34:	07001418 	.word	0x07001418
34009c38:	0300001c 	.word	0x0300001c
34009c3c:	07000c20 	.word	0x07000c20
34009c40:	07001420 	.word	0x07001420
34009c44:	07000c30 	.word	0x07000c30
34009c48:	07001430 	.word	0x07001430
  switch (PeriphClk)
34009c4c:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
34009c50:	bf08      	it	eq
34009c52:	4298      	cmpeq	r0, r3
34009c54:	f000 82c9 	beq.w	3400a1ea <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
34009c58:	f5b1 2f80 	cmp.w	r1, #262144	@ 0x40000
34009c5c:	bf08      	it	eq
34009c5e:	4298      	cmpeq	r0, r3
34009c60:	f47f ae96 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY1CKREF_CLKSOURCE);
34009c64:	48b4      	ldr	r0, [pc, #720]	@ (34009f38 <HAL_RCCEx_GetPeriphCLKFreq+0x630>)
}
34009c66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
34009c6a:	f7fe bf8d 	b.w	34008b88 <RCCEx_GetOTGPHYCKREFCLKFreq>
  switch (PeriphClk)
34009c6e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
34009c72:	4291      	cmp	r1, r2
34009c74:	bf08      	it	eq
34009c76:	4298      	cmpeq	r0, r3
34009c78:	f000 82c0 	beq.w	3400a1fc <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
34009c7c:	4283      	cmp	r3, r0
34009c7e:	418a      	sbcs	r2, r1
34009c80:	d30d      	bcc.n	34009c9e <HAL_RCCEx_GetPeriphCLKFreq+0x396>
34009c82:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
34009c86:	bf08      	it	eq
34009c88:	4298      	cmpeq	r0, r3
34009c8a:	f000 82b5 	beq.w	3400a1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
34009c8e:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
34009c92:	bf08      	it	eq
34009c94:	4298      	cmpeq	r0, r3
34009c96:	f47f ae7b 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
34009c9a:	48a8      	ldr	r0, [pc, #672]	@ (34009f3c <HAL_RCCEx_GetPeriphCLKFreq+0x634>)
34009c9c:	e2a8      	b.n	3400a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  switch (PeriphClk)
34009c9e:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
34009ca2:	bf08      	it	eq
34009ca4:	4298      	cmpeq	r0, r3
34009ca6:	f000 82ae 	beq.w	3400a206 <HAL_RCCEx_GetPeriphCLKFreq+0x8fe>
34009caa:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
34009cae:	bf08      	it	eq
34009cb0:	4298      	cmpeq	r0, r3
34009cb2:	f47f ae6d 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
34009cb6:	48a2      	ldr	r0, [pc, #648]	@ (34009f40 <HAL_RCCEx_GetPeriphCLKFreq+0x638>)
34009cb8:	e2a1      	b.n	3400a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADC12SEL));
34009cba:	4da2      	ldr	r5, [pc, #648]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009cbc:	f8d5 3144 	ldr.w	r3, [r5, #324]	@ 0x144
34009cc0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
  switch (LL_RCC_GetADCClockSource(ADCxSource))
34009cc4:	2b40      	cmp	r3, #64	@ 0x40
34009cc6:	d053      	beq.n	34009d70 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
34009cc8:	d814      	bhi.n	34009cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
34009cca:	2b20      	cmp	r3, #32
34009ccc:	d025      	beq.n	34009d1a <HAL_RCCEx_GetPeriphCLKFreq+0x412>
34009cce:	d805      	bhi.n	34009cdc <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
34009cd0:	bb03      	cbnz	r3, 34009d14 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
      adc_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34009cd2:	f7fb fb39 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34009cd6:	f7fb fc3f 	bl	34005558 <RCCEx_GetHCLKFreq>
      break;
34009cda:	e002      	b.n	34009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
  switch (LL_RCC_GetADCClockSource(ADCxSource))
34009cdc:	2b30      	cmp	r3, #48	@ 0x30
34009cde:	d034      	beq.n	34009d4a <HAL_RCCEx_GetPeriphCLKFreq+0x442>
  uint32_t adc_frequency = RCC_PERIPH_FREQUENCY_NO;
34009ce0:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADCPRE) >> RCC_CCIPR1_ADCPRE_Pos);
34009ce2:	4b98      	ldr	r3, [pc, #608]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009ce4:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
34009ce8:	f3c3 2307 	ubfx	r3, r3, #8, #8
  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
34009cec:	3301      	adds	r3, #1
34009cee:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
34009cf2:	e069      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  switch (LL_RCC_GetADCClockSource(ADCxSource))
34009cf4:	2b60      	cmp	r3, #96	@ 0x60
34009cf6:	d047      	beq.n	34009d88 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
34009cf8:	2b70      	cmp	r3, #112	@ 0x70
34009cfa:	d03f      	beq.n	34009d7c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
34009cfc:	2b50      	cmp	r3, #80	@ 0x50
34009cfe:	d1ef      	bne.n	34009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
      if (LL_RCC_HSI_IsReady() != 0U)
34009d00:	f7fb fb98 	bl	34005434 <LL_RCC_HSI_IsReady>
34009d04:	2800      	cmp	r0, #0
34009d06:	d0eb      	beq.n	34009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34009d08:	6cab      	ldr	r3, [r5, #72]	@ 0x48
        adc_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
34009d0a:	488f      	ldr	r0, [pc, #572]	@ (34009f48 <HAL_RCCEx_GetPeriphCLKFreq+0x640>)
34009d0c:	f3c3 13c1 	ubfx	r3, r3, #7, #2
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34009d10:	40d8      	lsrs	r0, r3
      break;
34009d12:	e7e6      	b.n	34009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
      adc_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34009d14:	f7fe fd72 	bl	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
      break;
34009d18:	e7e3      	b.n	34009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
      if (LL_RCC_IC7_IsEnabled() != 0U)
34009d1a:	f7fb fbc3 	bl	340054a4 <LL_RCC_IC7_IsEnabled>
34009d1e:	2800      	cmp	r0, #0
34009d20:	d0de      	beq.n	34009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
        ic_divider = LL_RCC_IC7_GetDivider();
34009d22:	f7fb fbc7 	bl	340054b4 <LL_RCC_IC7_GetDivider>
34009d26:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
34009d28:	f8d5 30dc 	ldr.w	r3, [r5, #220]	@ 0xdc
  return (uint32_t)(READ_BIT(RCC->IC8CFGR, RCC_IC8CFGR_IC8SEL));
34009d2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC8_GetSource())
34009d30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34009d34:	d019      	beq.n	34009d6a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
34009d36:	d812      	bhi.n	34009d5e <HAL_RCCEx_GetPeriphCLKFreq+0x456>
34009d38:	b913      	cbnz	r3, 34009d40 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
            adc_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34009d3a:	f7fe fc5f 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
34009d3e:	e001      	b.n	34009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
            adc_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34009d40:	f7fe fc9c 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
            adc_frequency = adc_frequency / ic_divider;
34009d44:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34009d48:	e7cb      	b.n	34009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
      if (LL_RCC_IC8_IsEnabled() != 0U)
34009d4a:	f7fb fbbd 	bl	340054c8 <LL_RCC_IC8_IsEnabled>
34009d4e:	2800      	cmp	r0, #0
34009d50:	d0c6      	beq.n	34009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
        ic_divider = LL_RCC_IC8_GetDivider();
34009d52:	f7fb fbc1 	bl	340054d8 <LL_RCC_IC8_GetDivider>
34009d56:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
34009d5a:	4604      	mov	r4, r0
34009d5c:	e7e6      	b.n	34009d2c <HAL_RCCEx_GetPeriphCLKFreq+0x424>
        switch (LL_RCC_IC8_GetSource())
34009d5e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34009d62:	d1bd      	bne.n	34009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
            adc_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34009d64:	f7fe fd0a 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34009d68:	e7ec      	b.n	34009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
            adc_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34009d6a:	f7fe fcc7 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34009d6e:	e7e9      	b.n	34009d44 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
      if (LL_RCC_MSI_IsReady() != 0U)
34009d70:	f7fb fb68 	bl	34005444 <LL_RCC_MSI_IsReady>
34009d74:	2800      	cmp	r0, #0
34009d76:	d0b3      	beq.n	34009ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
        adc_frequency = MSI_VALUE;
34009d78:	4874      	ldr	r0, [pc, #464]	@ (34009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x644>)
34009d7a:	e7b2      	b.n	34009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
      adc_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
34009d7c:	f7fb fae4 	bl	34005348 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
34009d80:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
34009d82:	f3c3 6301 	ubfx	r3, r3, #24, #2
34009d86:	e7c3      	b.n	34009d10 <HAL_RCCEx_GetPeriphCLKFreq+0x408>
  switch (LL_RCC_GetADCClockSource(ADCxSource))
34009d88:	4871      	ldr	r0, [pc, #452]	@ (34009f50 <HAL_RCCEx_GetPeriphCLKFreq+0x648>)
34009d8a:	e7aa      	b.n	34009ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_ADF1SEL));
34009d8c:	4d6d      	ldr	r5, [pc, #436]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009d8e:	f8d5 3144 	ldr.w	r3, [r5, #324]	@ 0x144
34009d92:	f003 0307 	and.w	r3, r3, #7
  switch (LL_RCC_GetADFClockSource(ADFxSource))
34009d96:	3b01      	subs	r3, #1
34009d98:	2b06      	cmp	r3, #6
34009d9a:	f200 80f5 	bhi.w	34009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
34009d9e:	a201      	add	r2, pc, #4	@ (adr r2, 34009da4 <HAL_RCCEx_GetPeriphCLKFreq+0x49c>)
34009da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
34009da4:	34009e79 	.word	0x34009e79
34009da8:	3400a0eb 	.word	0x3400a0eb
34009dac:	34009ab9 	.word	0x34009ab9
34009db0:	34009dcb 	.word	0x34009dcb
34009db4:	34009e39 	.word	0x34009e39
34009db8:	3400a20b 	.word	0x3400a20b
34009dbc:	3400a101 	.word	0x3400a101
            adf_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34009dc0:	f7fe fc5c 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
            adf_frequency = adf_frequency / ic_divider;
34009dc4:	fbb0 f0f4 	udiv	r0, r0, r4
}
34009dc8:	bd38      	pop	{r3, r4, r5, pc}
      if (LL_RCC_MSI_IsReady() != 0U)
34009dca:	f7fb fb3b 	bl	34005444 <LL_RCC_MSI_IsReady>
34009dce:	2800      	cmp	r0, #0
34009dd0:	f43f adde 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        adf_frequency = MSI_VALUE;
34009dd4:	485d      	ldr	r0, [pc, #372]	@ (34009f4c <HAL_RCCEx_GetPeriphCLKFreq+0x644>)
34009dd6:	e7f7      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC18EN) == RCC_DIVENR_IC18EN) ? 1UL : 0UL);
34009dd8:	4b5a      	ldr	r3, [pc, #360]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009dda:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
34009dde:	0395      	lsls	r5, r2, #14
34009de0:	f57f add6 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34009de4:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
  return (uint32_t)(READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18SEL));
34009de8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  return ((READ_BIT(RCC->IC18CFGR, RCC_IC18CFGR_IC18INT) >> RCC_IC18CFGR_IC18INT_Pos) + 1UL);
34009dec:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009df0:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
34009df2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC20_GetSource())
34009df6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
34009dfa:	f000 81ae 	beq.w	3400a15a <HAL_RCCEx_GetPeriphCLKFreq+0x852>
34009dfe:	f200 81a5 	bhi.w	3400a14c <HAL_RCCEx_GetPeriphCLKFreq+0x844>
34009e02:	2b00      	cmp	r3, #0
34009e04:	d1dc      	bne.n	34009dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
            pssi_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34009e06:	f7fe fbf9 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
34009e0a:	e7db      	b.n	34009dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
  return (uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_DCMIPPSEL));
34009e0c:	4d4d      	ldr	r5, [pc, #308]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009e0e:	f8d5 3144 	ldr.w	r3, [r5, #324]	@ 0x144
34009e12:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
34009e16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
34009e1a:	d014      	beq.n	34009e46 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
34009e1c:	d808      	bhi.n	34009e30 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
34009e1e:	bb5b      	cbnz	r3, 34009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
      ltdc_frequency = RCCEx_GetPCLK5Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
34009e20:	f7fb fa92 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34009e24:	f7fb fb98 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE5));
34009e28:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
  return LL_RCC_CALC_PCLK5_FREQ(HCLK_Frequency, LL_RCC_GetAPB5Prescaler());
34009e2a:	f3c3 4302 	ubfx	r3, r3, #16, #3
34009e2e:	e5df      	b.n	340099f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
  switch (LL_RCC_GetDCMIPPClockSource(DCMIPPxSource))
34009e30:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
  switch (LL_RCC_GetMDFClockSource(MDFxSource))
34009e34:	f47f adac 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      if (LL_RCC_HSI_IsReady() != 0U)
34009e38:	f7fb fafc 	bl	34005434 <LL_RCC_HSI_IsReady>
34009e3c:	2800      	cmp	r0, #0
34009e3e:	f43f ada7 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
34009e42:	6cab      	ldr	r3, [r5, #72]	@ 0x48
34009e44:	e136      	b.n	3400a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC17EN) == RCC_DIVENR_IC17EN) ? 1UL : 0UL);
34009e46:	f8d5 3240 	ldr.w	r3, [r5, #576]	@ 0x240
34009e4a:	03dc      	lsls	r4, r3, #15
34009e4c:	f57f ada0 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
34009e50:	f8d5 0104 	ldr.w	r0, [r5, #260]	@ 0x104
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
34009e54:	f8d5 3104 	ldr.w	r3, [r5, #260]	@ 0x104
  return ((READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17INT) >> RCC_IC17CFGR_IC17INT_Pos) + 1UL);
34009e58:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009e5c:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC17CFGR, RCC_IC17CFGR_IC17SEL));
34009e5e:	e7c8      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1CLKSEL));
34009e60:	4a38      	ldr	r2, [pc, #224]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009e62:	f8d2 3148 	ldr.w	r3, [r2, #328]	@ 0x148
34009e66:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
  switch (LL_RCC_GetETHClockSource(ETH1xSource))
34009e6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
34009e6e:	d012      	beq.n	34009e96 <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
34009e70:	d806      	bhi.n	34009e80 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
34009e72:	2b00      	cmp	r3, #0
34009e74:	f000 8088 	beq.w	34009f88 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
}
34009e78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      adf_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34009e7c:	f7fe bcbe 	b.w	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
  switch (LL_RCC_GetETHClockSource(ETH1xSource))
34009e80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
34009e84:	f47f ad84 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      if (LL_RCC_HSE_IsReady() != 0U)
34009e88:	f7fb facc 	bl	34005424 <LL_RCC_HSE_IsReady>
34009e8c:	2800      	cmp	r0, #0
34009e8e:	f43f ad7f 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        eth1_frequency = HSE_VALUE;
34009e92:	4830      	ldr	r0, [pc, #192]	@ (34009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>)
34009e94:	e798      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC12EN) == RCC_DIVENR_IC12EN) ? 1UL : 0UL);
34009e96:	f8d2 3240 	ldr.w	r3, [r2, #576]	@ 0x240
34009e9a:	0518      	lsls	r0, r3, #20
34009e9c:	f57f ad78 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
34009ea0:	f8d2 00f0 	ldr.w	r0, [r2, #240]	@ 0xf0
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
34009ea4:	f8d2 30f0 	ldr.w	r3, [r2, #240]	@ 0xf0
  return ((READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12INT) >> RCC_IC12CFGR_IC12INT_Pos) + 1UL);
34009ea8:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009eac:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC12CFGR, RCC_IC12CFGR_IC12SEL));
34009eae:	e7a0      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  return (uint32_t)(READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPSEL));
34009eb0:	4a24      	ldr	r2, [pc, #144]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009eb2:	f8d2 3148 	ldr.w	r3, [r2, #328]	@ 0x148
34009eb6:	f003 0303 	and.w	r3, r3, #3
  switch (LL_RCC_GetETHPTPClockSource(ETH1PTPxSource))
34009eba:	2b02      	cmp	r3, #2
34009ebc:	d010      	beq.n	34009ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>
34009ebe:	2b03      	cmp	r3, #3
34009ec0:	d034      	beq.n	34009f2c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
34009ec2:	2b01      	cmp	r3, #1
34009ec4:	d009      	beq.n	34009eda <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
      eth1ptp_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34009ec6:	f7fb fa3f 	bl	34005348 <HAL_RCC_GetSysClockFreq>
34009eca:	f7fb fb45 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (READ_BIT(RCC->CCIPR2, RCC_CCIPR2_ETH1PTPDIV));
34009ece:	4b1d      	ldr	r3, [pc, #116]	@ (34009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
34009ed0:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
  return (eth1ptp_frequency / __HAL_RCC_GET_ETH1PTP_DIVIDER());
34009ed4:	f3c3 1303 	ubfx	r3, r3, #4, #4
34009ed8:	e708      	b.n	34009cec <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
      eth1ptp_frequency = RCCEx_GetCLKPCLKFreq(LL_RCC_CLKP_CLKSOURCE);
34009eda:	f7fe fc8f 	bl	340087fc <RCCEx_GetCLKPCLKFreq.constprop.0>
      break;
34009ede:	e7f6      	b.n	34009ece <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC13EN) == RCC_DIVENR_IC13EN) ? 1UL : 0UL);
34009ee0:	f8d2 3240 	ldr.w	r3, [r2, #576]	@ 0x240
34009ee4:	04d9      	lsls	r1, r3, #19
34009ee6:	d516      	bpl.n	34009f16 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
34009ee8:	f8d2 00f4 	ldr.w	r0, [r2, #244]	@ 0xf4
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
34009eec:	f8d2 30f4 	ldr.w	r3, [r2, #244]	@ 0xf4
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
34009ef0:	f3c0 4007 	ubfx	r0, r0, #16, #8
  return (uint32_t)(READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13SEL));
34009ef4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        switch (LL_RCC_IC13_GetSource())
34009ef8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
  return ((READ_BIT(RCC->IC13CFGR, RCC_IC13CFGR_IC13INT) >> RCC_IC13CFGR_IC13INT_Pos) + 1UL);
34009efc:	f100 0401 	add.w	r4, r0, #1
34009f00:	d00e      	beq.n	34009f20 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
34009f02:	d805      	bhi.n	34009f10 <HAL_RCCEx_GetPeriphCLKFreq+0x608>
34009f04:	b94b      	cbnz	r3, 34009f1a <HAL_RCCEx_GetPeriphCLKFreq+0x612>
            eth1ptp_frequency = HAL_RCCEx_GetPLL1CLKFreq();
34009f06:	f7fe fb79 	bl	340085fc <HAL_RCCEx_GetPLL1CLKFreq>
            eth1ptp_frequency = eth1ptp_frequency / ic_divider;
34009f0a:	fbb0 f0f4 	udiv	r0, r0, r4
            break;
34009f0e:	e7de      	b.n	34009ece <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        switch (LL_RCC_IC13_GetSource())
34009f10:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
34009f14:	d007      	beq.n	34009f26 <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
        eth1ptp_frequency = HSE_VALUE;
34009f16:	2000      	movs	r0, #0
34009f18:	e7d9      	b.n	34009ece <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            eth1ptp_frequency = HAL_RCCEx_GetPLL2CLKFreq();
34009f1a:	f7fe fbaf 	bl	3400867c <HAL_RCCEx_GetPLL2CLKFreq>
34009f1e:	e7f4      	b.n	34009f0a <HAL_RCCEx_GetPeriphCLKFreq+0x602>
            eth1ptp_frequency = HAL_RCCEx_GetPLL3CLKFreq();
34009f20:	f7fe fbec 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
34009f24:	e7f1      	b.n	34009f0a <HAL_RCCEx_GetPeriphCLKFreq+0x602>
            eth1ptp_frequency = HAL_RCCEx_GetPLL4CLKFreq();
34009f26:	f7fe fc29 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
34009f2a:	e7ee      	b.n	34009f0a <HAL_RCCEx_GetPeriphCLKFreq+0x602>
      if (LL_RCC_HSE_IsReady() != 0U)
34009f2c:	f7fb fa7a 	bl	34005424 <LL_RCC_HSE_IsReady>
34009f30:	2800      	cmp	r0, #0
34009f32:	d0f0      	beq.n	34009f16 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        eth1ptp_frequency = HSE_VALUE;
34009f34:	4807      	ldr	r0, [pc, #28]	@ (34009f54 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>)
34009f36:	e7ca      	b.n	34009ece <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
34009f38:	01001014 	.word	0x01001014
34009f3c:	03001414 	.word	0x03001414
34009f40:	03000814 	.word	0x03000814
34009f44:	56028000 	.word	0x56028000
34009f48:	03d09000 	.word	0x03d09000
34009f4c:	003d0900 	.word	0x003d0900
34009f50:	00bb8000 	.word	0x00bb8000
34009f54:	02dc6c00 	.word	0x02dc6c00
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC19EN) == RCC_DIVENR_IC19EN) ? 1UL : 0UL);
34009f58:	f8d5 3240 	ldr.w	r3, [r5, #576]	@ 0x240
34009f5c:	035b      	lsls	r3, r3, #13
34009f5e:	f57f ad17 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
34009f62:	f8d5 010c 	ldr.w	r0, [r5, #268]	@ 0x10c
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
34009f66:	f8d5 310c 	ldr.w	r3, [r5, #268]	@ 0x10c
  return ((READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19INT) >> RCC_IC19CFGR_IC19INT_Pos) + 1UL);
34009f6a:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009f6e:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC19CFGR, RCC_IC19CFGR_IC19SEL));
34009f70:	e73f      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  return (uint32_t)(READ_BIT(RCC->CCIPR3, RCC_CCIPR3_FMCSEL));
34009f72:	4ba7      	ldr	r3, [pc, #668]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
34009f74:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
34009f78:	f002 0230 	and.w	r2, r2, #48	@ 0x30
  switch (LL_RCC_GetFMCClockSource(FMCxSource))
34009f7c:	2a20      	cmp	r2, #32
34009f7e:	d019      	beq.n	34009fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
34009f80:	d808      	bhi.n	34009f94 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
34009f82:	2a00      	cmp	r2, #0
34009f84:	f47f af78 	bne.w	34009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34009f88:	f7fb f9de 	bl	34005348 <HAL_RCC_GetSysClockFreq>
}
34009f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      adf_frequency = RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq());
34009f90:	f7fb bae2 	b.w	34005558 <RCCEx_GetHCLKFreq>
  switch (LL_RCC_GetFMCClockSource(FMCxSource))
34009f94:	2a30      	cmp	r2, #48	@ 0x30
34009f96:	f47f acfb 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC4EN) == RCC_DIVENR_IC4EN) ? 1UL : 0UL);
34009f9a:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
34009f9e:	0714      	lsls	r4, r2, #28
34009fa0:	f57f acf6 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34009fa4:	f8d3 00d0 	ldr.w	r0, [r3, #208]	@ 0xd0
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34009fa8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
  return ((READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4INT) >> RCC_IC4CFGR_IC4INT_Pos) + 1UL);
34009fac:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009fb0:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC4CFGR, RCC_IC4CFGR_IC4SEL));
34009fb2:	e71e      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC3EN) == RCC_DIVENR_IC3EN) ? 1UL : 0UL);
34009fb4:	f8d3 2240 	ldr.w	r2, [r3, #576]	@ 0x240
34009fb8:	0755      	lsls	r5, r2, #29
34009fba:	f57f ace9 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
34009fbe:	f8d3 00cc 	ldr.w	r0, [r3, #204]	@ 0xcc
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34009fc2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
  return ((READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3INT) >> RCC_IC3CFGR_IC3INT_Pos) + 1UL);
34009fc6:	f3c0 4007 	ubfx	r0, r0, #16, #8
34009fca:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC3CFGR, RCC_IC3CFGR_IC3SEL));
34009fcc:	e711      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C1_CLKSOURCE);
34009fce:	4891      	ldr	r0, [pc, #580]	@ (3400a214 <HAL_RCCEx_GetPeriphCLKFreq+0x90c>)
}
34009fd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C2_CLKSOURCE);
34009fd4:	f7ff bafa 	b.w	340095cc <RCCEx_GetI2CCLKFreq>
34009fd8:	488f      	ldr	r0, [pc, #572]	@ (3400a218 <HAL_RCCEx_GetPeriphCLKFreq+0x910>)
34009fda:	e7f9      	b.n	34009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
      frequency = RCCEx_GetI2CCLKFreq(LL_RCC_I2C3_CLKSOURCE);
34009fdc:	488f      	ldr	r0, [pc, #572]	@ (3400a21c <HAL_RCCEx_GetPeriphCLKFreq+0x914>)
34009fde:	e7f7      	b.n	34009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c8>
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C1_CLKSOURCE);
34009fe0:	488f      	ldr	r0, [pc, #572]	@ (3400a220 <HAL_RCCEx_GetPeriphCLKFreq+0x918>)
}
34009fe2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetI3CCLKFreq(LL_RCC_I3C2_CLKSOURCE);
34009fe6:	f7ff b9ff 	b.w	340093e8 <RCCEx_GetI3CCLKFreq>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM1_CLKSOURCE);
34009fea:	488e      	ldr	r0, [pc, #568]	@ (3400a224 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>)
}
34009fec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM2_CLKSOURCE);
34009ff0:	f7ff bbaa 	b.w	34009748 <RCCEx_GetLPTIMCLKFreq>
34009ff4:	488c      	ldr	r0, [pc, #560]	@ (3400a228 <HAL_RCCEx_GetPeriphCLKFreq+0x920>)
34009ff6:	e7f9      	b.n	34009fec <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM3_CLKSOURCE);
34009ff8:	488c      	ldr	r0, [pc, #560]	@ (3400a22c <HAL_RCCEx_GetPeriphCLKFreq+0x924>)
34009ffa:	e7f7      	b.n	34009fec <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
      frequency = RCCEx_GetLPTIMCLKFreq(LL_RCC_LPTIM4_CLKSOURCE);
34009ffc:	488c      	ldr	r0, [pc, #560]	@ (3400a230 <HAL_RCCEx_GetPeriphCLKFreq+0x928>)
34009ffe:	e7f5      	b.n	34009fec <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
  return (uint32_t)(READ_BIT(RCC->CCIPR14, RCC_CCIPR14_LPUART1SEL));
3400a000:	4a83      	ldr	r2, [pc, #524]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a002:	f8d2 3178 	ldr.w	r3, [r2, #376]	@ 0x178
3400a006:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3400a00a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400a00e:	d031      	beq.n	3400a074 <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
3400a010:	d812      	bhi.n	3400a038 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
3400a012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a016:	f43f af2f 	beq.w	34009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
3400a01a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400a01e:	d01d      	beq.n	3400a05c <HAL_RCCEx_GetPeriphCLKFreq+0x754>
3400a020:	2b00      	cmp	r3, #0
3400a022:	f47f acb5 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      lpuart_frequency = RCCEx_GetPCLK4Freq(RCCEx_GetHCLKFreq(HAL_RCC_GetSysClockFreq()));
3400a026:	f7fb f98f 	bl	34005348 <HAL_RCC_GetSysClockFreq>
3400a02a:	f7fb fa95 	bl	34005558 <RCCEx_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE4));
3400a02e:	4b78      	ldr	r3, [pc, #480]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a030:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  return LL_RCC_CALC_PCLK4_FREQ(HCLK_Frequency, LL_RCC_GetAPB4Prescaler());
3400a032:	f3c3 3302 	ubfx	r3, r3, #12, #3
3400a036:	e4db      	b.n	340099f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))
3400a038:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
3400a03c:	f43f aec5 	beq.w	34009dca <HAL_RCCEx_GetPeriphCLKFreq+0x4c2>
3400a040:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3400a044:	d02f      	beq.n	3400a0a6 <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
3400a046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
  switch (LL_RCC_GetRTCClockSource())
3400a04a:	f47f aca1 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      if (LL_RCC_LSE_IsReady() != 0U)
3400a04e:	f7fb fa01 	bl	34005454 <LL_RCC_LSE_IsReady>
3400a052:	3800      	subs	r0, #0
3400a054:	bf18      	it	ne
3400a056:	2001      	movne	r0, #1
3400a058:	03c0      	lsls	r0, r0, #15
3400a05a:	e6b5      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
      if (LL_RCC_IC9_IsEnabled() != 0U)
3400a05c:	f7fb fa46 	bl	340054ec <LL_RCC_IC9_IsEnabled>
3400a060:	2800      	cmp	r0, #0
3400a062:	f43f ac95 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        ic_divider = LL_RCC_IC9_GetDivider();
3400a066:	f7fb fa49 	bl	340054fc <LL_RCC_IC9_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC9CFGR, RCC_IC9CFGR_IC9SEL));
3400a06a:	4b69      	ldr	r3, [pc, #420]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a06c:	4604      	mov	r4, r0
3400a06e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
3400a072:	e6be      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
      if (LL_RCC_IC14_IsEnabled() != 0U)
3400a074:	f7fb fa4c 	bl	34005510 <LL_RCC_IC14_IsEnabled>
3400a078:	2800      	cmp	r0, #0
3400a07a:	f43f ac89 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        ic_divider = LL_RCC_IC14_GetDivider();
3400a07e:	f7fb fa4f 	bl	34005520 <LL_RCC_IC14_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC14CFGR, RCC_IC14CFGR_IC14SEL));
3400a082:	f8d2 30f8 	ldr.w	r3, [r2, #248]	@ 0xf8
3400a086:	4604      	mov	r4, r0
3400a088:	e6b3      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  return (uint32_t)(READ_BIT(RCC->CCIPR4, RCC_CCIPR4_LTDCSEL));
3400a08a:	4d61      	ldr	r5, [pc, #388]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a08c:	f8d5 3150 	ldr.w	r3, [r5, #336]	@ 0x150
3400a090:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
  switch (LL_RCC_GetLTDCClockSource(LTDCxSource))
3400a094:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400a098:	d010      	beq.n	3400a0bc <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>
3400a09a:	f67f aec0 	bls.w	34009e1e <HAL_RCCEx_GetPeriphCLKFreq+0x516>
3400a09e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
3400a0a2:	f47f ac75 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      if (LL_RCC_HSI_IsReady() != 0U)
3400a0a6:	f7fb f9c5 	bl	34005434 <LL_RCC_HSI_IsReady>
3400a0aa:	2800      	cmp	r0, #0
3400a0ac:	f43f ac70 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400a0b0:	4b57      	ldr	r3, [pc, #348]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a0b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
        pssi_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_HSICFGR_HSIDIV_Pos);
3400a0b4:	485f      	ldr	r0, [pc, #380]	@ (3400a234 <HAL_RCCEx_GetPeriphCLKFreq+0x92c>)
3400a0b6:	f3c3 13c1 	ubfx	r3, r3, #7, #2
3400a0ba:	e499      	b.n	340099f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC16EN) == RCC_DIVENR_IC16EN) ? 1UL : 0UL);
3400a0bc:	f8d5 3240 	ldr.w	r3, [r5, #576]	@ 0x240
3400a0c0:	0418      	lsls	r0, r3, #16
3400a0c2:	f57f ac65 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
3400a0c6:	f8d5 0100 	ldr.w	r0, [r5, #256]	@ 0x100
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
3400a0ca:	f8d5 3100 	ldr.w	r3, [r5, #256]	@ 0x100
  return ((READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16INT) >> RCC_IC16CFGR_IC16INT_Pos) + 1UL);
3400a0ce:	f3c0 4007 	ubfx	r0, r0, #16, #8
3400a0d2:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC16CFGR, RCC_IC16CFGR_IC16SEL));
3400a0d4:	e68d      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
  switch (LL_RCC_GetMDFClockSource(MDFxSource))
3400a0d6:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
3400a0da:	f000 8096 	beq.w	3400a20a <HAL_RCCEx_GetPeriphCLKFreq+0x902>
3400a0de:	f5b3 2fe0 	cmp.w	r3, #458752	@ 0x70000
3400a0e2:	d00d      	beq.n	3400a100 <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
3400a0e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
3400a0e8:	e6a4      	b.n	34009e34 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
      if (LL_RCC_IC7_IsEnabled() != 0U)
3400a0ea:	f7fb f9db 	bl	340054a4 <LL_RCC_IC7_IsEnabled>
3400a0ee:	2800      	cmp	r0, #0
3400a0f0:	f43f ac4e 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        ic_divider = LL_RCC_IC7_GetDivider();
3400a0f4:	f7fb f9de 	bl	340054b4 <LL_RCC_IC7_GetDivider>
  return (uint32_t)(READ_BIT(RCC->IC7CFGR, RCC_IC7CFGR_IC7SEL));
3400a0f8:	f8d5 30dc 	ldr.w	r3, [r5, #220]	@ 0xdc
3400a0fc:	4604      	mov	r4, r0
3400a0fe:	e678      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
      adf_frequency = HAL_RCC_GetSysClockFreq() / (1UL << LL_RCC_GetTIMPrescaler());
3400a100:	f7fb f922 	bl	34005348 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_TIMPRE) >> RCC_CFGR2_TIMPRE_Pos);
3400a104:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
3400a106:	f3c3 6301 	ubfx	r3, r3, #24, #2
3400a10a:	e471      	b.n	340099f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_PSSISEL));
3400a10c:	4a40      	ldr	r2, [pc, #256]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a10e:	f8d2 315c 	ldr.w	r3, [r2, #348]	@ 0x15c
3400a112:	f003 0330 	and.w	r3, r3, #48	@ 0x30
  switch (LL_RCC_GetPSSIClockSource(PSSIxSource))
3400a116:	2b20      	cmp	r3, #32
3400a118:	d00b      	beq.n	3400a132 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
3400a11a:	f67f aeaa 	bls.w	34009e72 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
3400a11e:	2b30      	cmp	r3, #48	@ 0x30
3400a120:	f47f ac36 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
      if (LL_RCC_HSI_IsReady() != 0U)
3400a124:	f7fb f986 	bl	34005434 <LL_RCC_HSI_IsReady>
3400a128:	2800      	cmp	r0, #0
3400a12a:	f43f ac31 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return (READ_BIT(RCC->HSICFGR, RCC_HSICFGR_HSIDIV));
3400a12e:	6c93      	ldr	r3, [r2, #72]	@ 0x48
3400a130:	e7c0      	b.n	3400a0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
  return ((READ_BIT(RCC->DIVENR, RCC_DIVENR_IC20EN) == RCC_DIVENR_IC20EN) ? 1UL : 0UL);
3400a132:	f8d2 3240 	ldr.w	r3, [r2, #576]	@ 0x240
3400a136:	0319      	lsls	r1, r3, #12
3400a138:	f57f ac2a 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
3400a13c:	f8d2 0110 	ldr.w	r0, [r2, #272]	@ 0x110
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
3400a140:	f8d2 3110 	ldr.w	r3, [r2, #272]	@ 0x110
  return ((READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20INT) >> RCC_IC20CFGR_IC20INT_Pos) + 1UL);
3400a144:	f3c0 4007 	ubfx	r0, r0, #16, #8
3400a148:	1c44      	adds	r4, r0, #1
  return (uint32_t)(READ_BIT(RCC->IC20CFGR, RCC_IC20CFGR_IC20SEL));
3400a14a:	e652      	b.n	34009df2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        switch (LL_RCC_IC20_GetSource())
3400a14c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
3400a150:	f47f ac1e 	bne.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
            pssi_frequency = HAL_RCCEx_GetPLL4CLKFreq();
3400a154:	f7fe fb12 	bl	3400877c <HAL_RCCEx_GetPLL4CLKFreq>
3400a158:	e634      	b.n	34009dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
            pssi_frequency = HAL_RCCEx_GetPLL3CLKFreq();
3400a15a:	f7fe facf 	bl	340086fc <HAL_RCCEx_GetPLL3CLKFreq>
3400a15e:	e631      	b.n	34009dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x4bc>
  return (uint32_t)(READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCSEL));
3400a160:	4a2b      	ldr	r2, [pc, #172]	@ (3400a210 <HAL_RCCEx_GetPeriphCLKFreq+0x908>)
3400a162:	f8d2 315c 	ldr.w	r3, [r2, #348]	@ 0x15c
3400a166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
  switch (LL_RCC_GetRTCClockSource())
3400a16a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400a16e:	d005      	beq.n	3400a17c <HAL_RCCEx_GetPeriphCLKFreq+0x874>
3400a170:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
3400a174:	d009      	beq.n	3400a18a <HAL_RCCEx_GetPeriphCLKFreq+0x882>
3400a176:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
3400a17a:	e766      	b.n	3400a04a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
  return ((READ_BIT(RCC->SR, RCC_SR_LSIRDY) != 0UL) ? 1UL : 0UL);
3400a17c:	6853      	ldr	r3, [r2, #4]
      if (LL_RCC_LSI_IsReady() != 0U)
3400a17e:	07db      	lsls	r3, r3, #31
3400a180:	f57f ac06 	bpl.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        rtc_frequency = LSI_VALUE;
3400a184:	f44f 40fa 	mov.w	r0, #32000	@ 0x7d00
  return frequency;
3400a188:	e61e      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
      if (LL_RCC_HSE_IsReady() != 0U)
3400a18a:	f7fb f94b 	bl	34005424 <LL_RCC_HSE_IsReady>
3400a18e:	2800      	cmp	r0, #0
3400a190:	f43f abfe 	beq.w	34009990 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
3400a194:	f8d2 315c 	ldr.w	r3, [r2, #348]	@ 0x15c
        rtc_frequency = HSE_VALUE / prescaler;
3400a198:	4827      	ldr	r0, [pc, #156]	@ (3400a238 <HAL_RCCEx_GetPeriphCLKFreq+0x930>)
        uint32_t prescaler = (READ_BIT(RCC->CCIPR7, RCC_CCIPR7_RTCPRE) >> RCC_CCIPR7_RTCPRE_Pos) + 1U;
3400a19a:	f3c3 3305 	ubfx	r3, r3, #12, #6
3400a19e:	3301      	adds	r3, #1
3400a1a0:	e5a5      	b.n	34009cee <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
      frequency = RCCEx_GetSAICLKFreq(LL_RCC_SAI2_CLKSOURCE);
3400a1a2:	4826      	ldr	r0, [pc, #152]	@ (3400a23c <HAL_RCCEx_GetPeriphCLKFreq+0x934>)
3400a1a4:	e49e      	b.n	34009ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
      frequency = RCCEx_GetSDMMCCLKFreq(LL_RCC_SDMMC2_CLKSOURCE);
3400a1a6:	4826      	ldr	r0, [pc, #152]	@ (3400a240 <HAL_RCCEx_GetPeriphCLKFreq+0x938>)
3400a1a8:	e4ce      	b.n	34009b48 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
}
3400a1aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetSPDIFRXCLKFreq(LL_RCC_SPDIFRX1_CLKSOURCE);
3400a1ae:	f7fe bbab 	b.w	34008908 <RCCEx_GetSPDIFRXCLKFreq.constprop.0>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI1_CLKSOURCE);
3400a1b2:	4824      	ldr	r0, [pc, #144]	@ (3400a244 <HAL_RCCEx_GetPeriphCLKFreq+0x93c>)
}
3400a1b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
3400a1b8:	f7fe bf30 	b.w	3400901c <RCCEx_GetSPICLKFreq>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI2_CLKSOURCE);
3400a1bc:	4822      	ldr	r0, [pc, #136]	@ (3400a248 <HAL_RCCEx_GetPeriphCLKFreq+0x940>)
3400a1be:	e7f9      	b.n	3400a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI4_CLKSOURCE);
3400a1c0:	4822      	ldr	r0, [pc, #136]	@ (3400a24c <HAL_RCCEx_GetPeriphCLKFreq+0x944>)
3400a1c2:	e7f7      	b.n	3400a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
      frequency = RCCEx_GetSPICLKFreq(LL_RCC_SPI6_CLKSOURCE);
3400a1c4:	4822      	ldr	r0, [pc, #136]	@ (3400a250 <HAL_RCCEx_GetPeriphCLKFreq+0x948>)
3400a1c6:	e7f5      	b.n	3400a1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART1_CLKSOURCE);
3400a1c8:	4822      	ldr	r0, [pc, #136]	@ (3400a254 <HAL_RCCEx_GetPeriphCLKFreq+0x94c>)
}
3400a1ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
3400a1ce:	f7fe bd0d 	b.w	34008bec <RCCEx_GetUSARTCLKFreq>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART2_CLKSOURCE);
3400a1d2:	4821      	ldr	r0, [pc, #132]	@ (3400a258 <HAL_RCCEx_GetPeriphCLKFreq+0x950>)
3400a1d4:	e7f9      	b.n	3400a1ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART3_CLKSOURCE);
3400a1d6:	4821      	ldr	r0, [pc, #132]	@ (3400a25c <HAL_RCCEx_GetPeriphCLKFreq+0x954>)
3400a1d8:	e7f7      	b.n	3400a1ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART5_CLKSOURCE);
3400a1da:	4821      	ldr	r0, [pc, #132]	@ (3400a260 <HAL_RCCEx_GetPeriphCLKFreq+0x958>)
3400a1dc:	e4ed      	b.n	34009bba <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART7_CLKSOURCE);
3400a1de:	4821      	ldr	r0, [pc, #132]	@ (3400a264 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>)
3400a1e0:	e4eb      	b.n	34009bba <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART8_CLKSOURCE);
3400a1e2:	4821      	ldr	r0, [pc, #132]	@ (3400a268 <HAL_RCCEx_GetPeriphCLKFreq+0x960>)
3400a1e4:	e4e9      	b.n	34009bba <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
      frequency = RCCEx_GetUARTCLKFreq(LL_RCC_UART9_CLKSOURCE);
3400a1e6:	4821      	ldr	r0, [pc, #132]	@ (3400a26c <HAL_RCCEx_GetPeriphCLKFreq+0x964>)
3400a1e8:	e4e7      	b.n	34009bba <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
      frequency = RCCEx_GetUSARTCLKFreq(LL_RCC_USART10_CLKSOURCE);
3400a1ea:	4821      	ldr	r0, [pc, #132]	@ (3400a270 <HAL_RCCEx_GetPeriphCLKFreq+0x968>)
3400a1ec:	e7ed      	b.n	3400a1ca <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY1_CLKSOURCE);
3400a1ee:	4821      	ldr	r0, [pc, #132]	@ (3400a274 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>)
}
3400a1f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetOTGPHYCLKFreq(LL_RCC_OTGPHY2_CLKSOURCE);
3400a1f4:	f7fe bc62 	b.w	34008abc <RCCEx_GetOTGPHYCLKFreq>
      frequency = RCCEx_GetOTGPHYCKREFCLKFreq(LL_RCC_OTGPHY2CKREF_CLKSOURCE);
3400a1f8:	481f      	ldr	r0, [pc, #124]	@ (3400a278 <HAL_RCCEx_GetPeriphCLKFreq+0x970>)
3400a1fa:	e534      	b.n	34009c66 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI1_CLKSOURCE);
3400a1fc:	481f      	ldr	r0, [pc, #124]	@ (3400a27c <HAL_RCCEx_GetPeriphCLKFreq+0x974>)
}
3400a1fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI3_CLKSOURCE);
3400a202:	f7fe bbe1 	b.w	340089c8 <RCCEx_GetXSPICLKFreq>
      frequency = RCCEx_GetXSPICLKFreq(LL_RCC_XSPI2_CLKSOURCE);
3400a206:	481e      	ldr	r0, [pc, #120]	@ (3400a280 <HAL_RCCEx_GetPeriphCLKFreq+0x978>)
3400a208:	e7f9      	b.n	3400a1fe <HAL_RCCEx_GetPeriphCLKFreq+0x8f6>
  switch (LL_RCC_GetMDFClockSource(MDFxSource))
3400a20a:	481e      	ldr	r0, [pc, #120]	@ (3400a284 <HAL_RCCEx_GetPeriphCLKFreq+0x97c>)
3400a20c:	e5dc      	b.n	34009dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
3400a20e:	bf00      	nop
3400a210:	56028000 	.word	0x56028000
3400a214:	0700000c 	.word	0x0700000c
3400a218:	0700040c 	.word	0x0700040c
3400a21c:	0700080c 	.word	0x0700080c
3400a220:	0700100c 	.word	0x0700100c
3400a224:	0700082c 	.word	0x0700082c
3400a228:	07000c2c 	.word	0x07000c2c
3400a22c:	0700102c 	.word	0x0700102c
3400a230:	0700142c 	.word	0x0700142c
3400a234:	03d09000 	.word	0x03d09000
3400a238:	02dc6c00 	.word	0x02dc6c00
3400a23c:	07001818 	.word	0x07001818
3400a240:	0300041c 	.word	0x0300041c
3400a244:	07000420 	.word	0x07000420
3400a248:	07000820 	.word	0x07000820
3400a24c:	07001020 	.word	0x07001020
3400a250:	07001820 	.word	0x07001820
3400a254:	07000030 	.word	0x07000030
3400a258:	07000430 	.word	0x07000430
3400a25c:	07000830 	.word	0x07000830
3400a260:	07001030 	.word	0x07001030
3400a264:	07001830 	.word	0x07001830
3400a268:	07001c30 	.word	0x07001c30
3400a26c:	07000034 	.word	0x07000034
3400a270:	07000434 	.word	0x07000434
3400a274:	03000c14 	.word	0x03000c14
3400a278:	01001814 	.word	0x01001814
3400a27c:	03000014 	.word	0x03000014
3400a280:	03000414 	.word	0x03000414
3400a284:	00bb8000 	.word	0x00bb8000

3400a288 <HAL_RIF_RIMC_ConfigMasterAttributes>:
  *         This parameter can be one of @ref RIF_MASTER_INDEX
  * @param  pConfig Pointer on Master Isolation configuration structure
  * @retval None
  */
void HAL_RIF_RIMC_ConfigMasterAttributes(uint32_t MasterId, const RIMC_MasterConfig_t *pConfig)
{
3400a288:	b538      	push	{r3, r4, r5, lr}
3400a28a:	4604      	mov	r4, r0
  uint32_t master_cid;
  uint32_t rimc_attr_val;

  /* Check the parameter */
  assert_param(pConfig != (void *)NULL);
3400a28c:	460d      	mov	r5, r1
3400a28e:	b921      	cbnz	r1, 3400a29a <HAL_RIF_RIMC_ConfigMasterAttributes+0x12>
3400a290:	f240 1111 	movw	r1, #273	@ 0x111
3400a294:	4825      	ldr	r0, [pc, #148]	@ (3400a32c <HAL_RIF_RIMC_ConfigMasterAttributes+0xa4>)
3400a296:	f7f7 fa27 	bl	340016e8 <assert_failed>
  assert_param(IS_RIF_MASTER_INDEX(MasterId));
3400a29a:	2c0c      	cmp	r4, #12
3400a29c:	d904      	bls.n	3400a2a8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x20>
3400a29e:	f44f 7189 	mov.w	r1, #274	@ 0x112
3400a2a2:	4822      	ldr	r0, [pc, #136]	@ (3400a32c <HAL_RIF_RIMC_ConfigMasterAttributes+0xa4>)
3400a2a4:	f7f7 fa20 	bl	340016e8 <assert_failed>
  assert_param(IS_RIF_SINGLE_CID(pConfig->MasterCID));
3400a2a8:	682b      	ldr	r3, [r5, #0]
3400a2aa:	2b20      	cmp	r3, #32
3400a2ac:	d838      	bhi.n	3400a320 <HAL_RIF_RIMC_ConfigMasterAttributes+0x98>
3400a2ae:	2b03      	cmp	r3, #3
3400a2b0:	d82a      	bhi.n	3400a308 <HAL_RIF_RIMC_ConfigMasterAttributes+0x80>
3400a2b2:	3b01      	subs	r3, #1
3400a2b4:	2b01      	cmp	r3, #1
3400a2b6:	d82d      	bhi.n	3400a314 <HAL_RIF_RIMC_ConfigMasterAttributes+0x8c>
  assert_param(IS_RIF_MASTER_CID(pConfig->MasterCID));
3400a2b8:	682b      	ldr	r3, [r5, #0]
3400a2ba:	2b80      	cmp	r3, #128	@ 0x80
3400a2bc:	d001      	beq.n	3400a2c2 <HAL_RIF_RIMC_ConfigMasterAttributes+0x3a>
3400a2be:	2bff      	cmp	r3, #255	@ 0xff
3400a2c0:	d904      	bls.n	3400a2cc <HAL_RIF_RIMC_ConfigMasterAttributes+0x44>
3400a2c2:	f44f 718a 	mov.w	r1, #276	@ 0x114
3400a2c6:	4819      	ldr	r0, [pc, #100]	@ (3400a32c <HAL_RIF_RIMC_ConfigMasterAttributes+0xa4>)
3400a2c8:	f7f7 fa0e 	bl	340016e8 <assert_failed>
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(pConfig->SecPriv));
3400a2cc:	686b      	ldr	r3, [r5, #4]
3400a2ce:	2b03      	cmp	r3, #3
3400a2d0:	d904      	bls.n	3400a2dc <HAL_RIF_RIMC_ConfigMasterAttributes+0x54>
3400a2d2:	f240 1115 	movw	r1, #277	@ 0x115
3400a2d6:	4815      	ldr	r0, [pc, #84]	@ (3400a32c <HAL_RIF_RIMC_ConfigMasterAttributes+0xa4>)
3400a2d8:	f7f7 fa06 	bl	340016e8 <assert_failed>
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
3400a2dc:	682b      	ldr	r3, [r5, #0]
3400a2de:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
3400a2e2:	fab3 f283 	clz	r2, r3

  master_cid = POSITION_VAL(pConfig->MasterCID);
  rimc_attr_val = RIFSC->RIMC_ATTRx[MasterId];
3400a2e6:	00a0      	lsls	r0, r4, #2
3400a2e8:	f100 40a8 	add.w	r0, r0, #1409286144	@ 0x54000000
3400a2ec:	f500 3010 	add.w	r0, r0, #147456	@ 0x24000
3400a2f0:	f8d0 3c10 	ldr.w	r3, [r0, #3088]	@ 0xc10
  rimc_attr_val &= (~(RIFSC_RIMC_ATTRx_MCID | RIFSC_RIMC_ATTRx_MPRIV | RIFSC_RIMC_ATTRx_MSEC));
  rimc_attr_val |= ((master_cid << RIFSC_RIMC_ATTRx_MCID_Pos) | (pConfig->SecPriv << RIFSC_RIMC_ATTRx_MSEC_Pos));
3400a2f4:	6869      	ldr	r1, [r5, #4]
  rimc_attr_val &= (~(RIFSC_RIMC_ATTRx_MCID | RIFSC_RIMC_ATTRx_MPRIV | RIFSC_RIMC_ATTRx_MSEC));
3400a2f6:	f423 735c 	bic.w	r3, r3, #880	@ 0x370
3400a2fa:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  rimc_attr_val |= ((master_cid << RIFSC_RIMC_ATTRx_MCID_Pos) | (pConfig->SecPriv << RIFSC_RIMC_ATTRx_MSEC_Pos));
3400a2fe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  RIFSC->RIMC_ATTRx[MasterId] = rimc_attr_val;
3400a302:	f8c0 3c10 	str.w	r3, [r0, #3088]	@ 0xc10
}
3400a306:	bd38      	pop	{r3, r4, r5, pc}
3400a308:	4a09      	ldr	r2, [pc, #36]	@ (3400a330 <HAL_RIF_RIMC_ConfigMasterAttributes+0xa8>)
3400a30a:	3b04      	subs	r3, #4
3400a30c:	fa22 f303 	lsr.w	r3, r2, r3
3400a310:	07db      	lsls	r3, r3, #31
3400a312:	d4d1      	bmi.n	3400a2b8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x30>
  assert_param(IS_RIF_SINGLE_CID(pConfig->MasterCID));
3400a314:	f240 1113 	movw	r1, #275	@ 0x113
3400a318:	4804      	ldr	r0, [pc, #16]	@ (3400a32c <HAL_RIF_RIMC_ConfigMasterAttributes+0xa4>)
3400a31a:	f7f7 f9e5 	bl	340016e8 <assert_failed>
3400a31e:	e7cb      	b.n	3400a2b8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x30>
3400a320:	2b40      	cmp	r3, #64	@ 0x40
3400a322:	d0c9      	beq.n	3400a2b8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x30>
3400a324:	2b80      	cmp	r3, #128	@ 0x80
3400a326:	d1f5      	bne.n	3400a314 <HAL_RIF_RIMC_ConfigMasterAttributes+0x8c>
3400a328:	e7c6      	b.n	3400a2b8 <HAL_RIF_RIMC_ConfigMasterAttributes+0x30>
3400a32a:	bf00      	nop
3400a32c:	3401123c 	.word	0x3401123c
3400a330:	10001011 	.word	0x10001011

3400a334 <HAL_RIF_RISC_SetSlaveSecureAttributes>:
  */
void HAL_RIF_RISC_SetSlaveSecureAttributes(uint32_t PeriphId, uint32_t SecPriv)
{
  __IO uint32_t sec_reg_val;

  assert_param(IS_RIF_RISC_PERIPH_INDEX(PeriphId) || IS_RIF_RCC_PERIPH_INDEX(PeriphId));
3400a334:	4b38      	ldr	r3, [pc, #224]	@ (3400a418 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xe4>)
{
3400a336:	b537      	push	{r0, r1, r2, r4, r5, lr}
3400a338:	4298      	cmp	r0, r3
3400a33a:	4604      	mov	r4, r0
3400a33c:	460d      	mov	r5, r1
3400a33e:	d85c      	bhi.n	3400a3fa <HAL_RIF_RISC_SetSlaveSecureAttributes+0xc6>
3400a340:	3b1e      	subs	r3, #30
3400a342:	4298      	cmp	r0, r3
3400a344:	d83b      	bhi.n	3400a3be <HAL_RIF_RISC_SetSlaveSecureAttributes+0x8a>
3400a346:	4b35      	ldr	r3, [pc, #212]	@ (3400a41c <HAL_RIF_RISC_SetSlaveSecureAttributes+0xe8>)
3400a348:	4298      	cmp	r0, r3
3400a34a:	d84b      	bhi.n	3400a3e4 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xb0>
3400a34c:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
3400a350:	d23a      	bcs.n	3400a3c8 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x94>
3400a352:	4b33      	ldr	r3, [pc, #204]	@ (3400a420 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xec>)
3400a354:	4298      	cmp	r0, r3
3400a356:	d840      	bhi.n	3400a3da <HAL_RIF_RISC_SetSlaveSecureAttributes+0xa6>
3400a358:	1fc2      	subs	r2, r0, #7
3400a35a:	3b22      	subs	r3, #34	@ 0x22
3400a35c:	429a      	cmp	r2, r3
3400a35e:	d937      	bls.n	3400a3d0 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x9c>
  assert_param(IS_RIF_SEC_PRIV_ATTRIBUTE(SecPriv));
3400a360:	2d03      	cmp	r5, #3
3400a362:	d904      	bls.n	3400a36e <HAL_RIF_RISC_SetSlaveSecureAttributes+0x3a>
3400a364:	f44f 71ba 	mov.w	r1, #372	@ 0x174
3400a368:	482e      	ldr	r0, [pc, #184]	@ (3400a424 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xf0>)
3400a36a:	f7f7 f9bd 	bl	340016e8 <assert_failed>

  sec_reg_val = RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
3400a36e:	2201      	movs	r2, #1
  sec_reg_val = RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3400a370:	0f20      	lsrs	r0, r4, #28
3400a372:	0080      	lsls	r0, r0, #2
3400a374:	f100 40a8 	add.w	r0, r0, #1409286144	@ 0x54000000
3400a378:	f500 3010 	add.w	r0, r0, #147456	@ 0x24000
3400a37c:	6903      	ldr	r3, [r0, #16]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
3400a37e:	f004 041f 	and.w	r4, r4, #31
  sec_reg_val = RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3400a382:	9301      	str	r3, [sp, #4]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
3400a384:	9b01      	ldr	r3, [sp, #4]
3400a386:	40a2      	lsls	r2, r4
3400a388:	ea23 0302 	bic.w	r3, r3, r2
3400a38c:	9301      	str	r3, [sp, #4]
  sec_reg_val |= ((SecPriv & RIF_ATTRIBUTE_SEC) << (PeriphId & RIF_PERIPH_BIT_POSITION));
3400a38e:	9901      	ldr	r1, [sp, #4]
3400a390:	f005 0301 	and.w	r3, r5, #1
3400a394:	40a3      	lsls	r3, r4
3400a396:	430b      	orrs	r3, r1
3400a398:	9301      	str	r3, [sp, #4]
  RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
3400a39a:	9b01      	ldr	r3, [sp, #4]

  sec_reg_val = RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
  sec_reg_val |= (((SecPriv & RIF_ATTRIBUTE_PRIV) >> 1U) << (PeriphId & RIF_PERIPH_BIT_POSITION));
3400a39c:	f3c5 0140 	ubfx	r1, r5, #1, #1
  RIFSC->RISC_SECCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
3400a3a0:	6103      	str	r3, [r0, #16]
  sec_reg_val = RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3400a3a2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  sec_reg_val |= (((SecPriv & RIF_ATTRIBUTE_PRIV) >> 1U) << (PeriphId & RIF_PERIPH_BIT_POSITION));
3400a3a4:	40a1      	lsls	r1, r4
  sec_reg_val = RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT];
3400a3a6:	9301      	str	r3, [sp, #4]
  sec_reg_val &= (~(1U << (PeriphId & RIF_PERIPH_BIT_POSITION)));
3400a3a8:	9b01      	ldr	r3, [sp, #4]
3400a3aa:	ea23 0302 	bic.w	r3, r3, r2
3400a3ae:	9301      	str	r3, [sp, #4]
  sec_reg_val |= (((SecPriv & RIF_ATTRIBUTE_PRIV) >> 1U) << (PeriphId & RIF_PERIPH_BIT_POSITION));
3400a3b0:	9b01      	ldr	r3, [sp, #4]
3400a3b2:	4319      	orrs	r1, r3
3400a3b4:	9101      	str	r1, [sp, #4]
  RIFSC->RISC_PRIVCFGRx[PeriphId >> RIF_PERIPH_REG_SHIFT] = sec_reg_val;
3400a3b6:	9b01      	ldr	r3, [sp, #4]
3400a3b8:	6303      	str	r3, [r0, #48]	@ 0x30
}
3400a3ba:	b003      	add	sp, #12
3400a3bc:	bd30      	pop	{r4, r5, pc}
3400a3be:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
3400a3c2:	4b19      	ldr	r3, [pc, #100]	@ (3400a428 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xf4>)
3400a3c4:	3a02      	subs	r2, #2
3400a3c6:	e01d      	b.n	3400a404 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xd0>
3400a3c8:	4b18      	ldr	r3, [pc, #96]	@ (3400a42c <HAL_RIF_RISC_SetSlaveSecureAttributes+0xf8>)
3400a3ca:	f100 4260 	add.w	r2, r0, #3758096384	@ 0xe0000000
3400a3ce:	e019      	b.n	3400a404 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xd0>
3400a3d0:	f1a0 0308 	sub.w	r3, r0, #8
3400a3d4:	2b17      	cmp	r3, #23
3400a3d6:	d9c3      	bls.n	3400a360 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x2c>
3400a3d8:	e017      	b.n	3400a40a <HAL_RIF_RISC_SetSlaveSecureAttributes+0xd6>
3400a3da:	f100 4370 	add.w	r3, r0, #4026531840	@ 0xf0000000
3400a3de:	3b1c      	subs	r3, #28
3400a3e0:	2b02      	cmp	r3, #2
3400a3e2:	e7f8      	b.n	3400a3d6 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xa2>
3400a3e4:	4b12      	ldr	r3, [pc, #72]	@ (3400a430 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xfc>)
3400a3e6:	4298      	cmp	r0, r3
3400a3e8:	d803      	bhi.n	3400a3f2 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xbe>
3400a3ea:	f1b0 5f40 	cmp.w	r0, #805306368	@ 0x30000000
3400a3ee:	d2b7      	bcs.n	3400a360 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x2c>
3400a3f0:	e00b      	b.n	3400a40a <HAL_RIF_RISC_SetSlaveSecureAttributes+0xd6>
3400a3f2:	4b10      	ldr	r3, [pc, #64]	@ (3400a434 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x100>)
3400a3f4:	4298      	cmp	r0, r3
3400a3f6:	d0b3      	beq.n	3400a360 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x2c>
3400a3f8:	e007      	b.n	3400a40a <HAL_RIF_RISC_SetSlaveSecureAttributes+0xd6>
3400a3fa:	f100 4230 	add.w	r2, r0, #2952790016	@ 0xb0000000
3400a3fe:	2a1e      	cmp	r2, #30
3400a400:	d803      	bhi.n	3400a40a <HAL_RIF_RISC_SetSlaveSecureAttributes+0xd6>
3400a402:	4b0d      	ldr	r3, [pc, #52]	@ (3400a438 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x104>)
3400a404:	40d3      	lsrs	r3, r2
3400a406:	07db      	lsls	r3, r3, #31
3400a408:	d4aa      	bmi.n	3400a360 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x2c>
  assert_param(IS_RIF_RISC_PERIPH_INDEX(PeriphId) || IS_RIF_RCC_PERIPH_INDEX(PeriphId));
3400a40a:	f240 1173 	movw	r1, #371	@ 0x173
3400a40e:	4805      	ldr	r0, [pc, #20]	@ (3400a424 <HAL_RIF_RISC_SetSlaveSecureAttributes+0xf0>)
3400a410:	f7f7 f96a 	bl	340016e8 <assert_failed>
3400a414:	e7a4      	b.n	3400a360 <HAL_RIF_RISC_SetSlaveSecureAttributes+0x2c>
3400a416:	bf00      	nop
3400a418:	4000001f 	.word	0x4000001f
3400a41c:	2000001e 	.word	0x2000001e
3400a420:	1000001a 	.word	0x1000001a
3400a424:	3401123c 	.word	0x3401123c
3400a428:	2e838c0b 	.word	0x2e838c0b
3400a42c:	77dff03b 	.word	0x77dff03b
3400a430:	30000008 	.word	0x30000008
3400a434:	3000000a 	.word	0x3000000a
3400a438:	49deef7f 	.word	0x49deef7f

3400a43c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
3400a43c:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
3400a43e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3400a440:	e852 3f00 	ldrex	r3, [r2]
3400a444:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3400a448:	e842 3100 	strex	r1, r3, [r2]
   return(result);
3400a44c:	6802      	ldr	r2, [r0, #0]
3400a44e:	2900      	cmp	r1, #0
3400a450:	d1f5      	bne.n	3400a43e <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
3400a452:	4c0f      	ldr	r4, [pc, #60]	@ (3400a490 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3400a454:	f102 0308 	add.w	r3, r2, #8
3400a458:	e853 3f00 	ldrex	r3, [r3]
3400a45c:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3400a45e:	f102 0c08 	add.w	ip, r2, #8
3400a462:	e84c 3100 	strex	r1, r3, [ip]
3400a466:	2900      	cmp	r1, #0
3400a468:	d1f4      	bne.n	3400a454 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
3400a46a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
3400a46c:	2b01      	cmp	r3, #1
3400a46e:	d107      	bne.n	3400a480 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3400a470:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
3400a474:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3400a478:	e842 3100 	strex	r1, r3, [r2]
3400a47c:	2900      	cmp	r1, #0
3400a47e:	d1f7      	bne.n	3400a470 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
3400a480:	2320      	movs	r3, #32
3400a482:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3400a486:	2300      	movs	r3, #0
3400a488:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
3400a48a:	6743      	str	r3, [r0, #116]	@ 0x74
}
3400a48c:	bd10      	pop	{r4, pc}
3400a48e:	bf00      	nop
3400a490:	effffffe 	.word	0xeffffffe

3400a494 <HAL_UART_MspInit>:
}
3400a494:	4770      	bx	lr
	...

3400a498 <UART_SetConfig>:
{
3400a498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
3400a49a:	6842      	ldr	r2, [r0, #4]
3400a49c:	4bb0      	ldr	r3, [pc, #704]	@ (3400a760 <UART_SetConfig+0x2c8>)
{
3400a49e:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
3400a4a0:	429a      	cmp	r2, r3
3400a4a2:	d904      	bls.n	3400a4ae <UART_SetConfig+0x16>
3400a4a4:	f640 414f 	movw	r1, #3151	@ 0xc4f
3400a4a8:	48ae      	ldr	r0, [pc, #696]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a4aa:	f7f7 f91d 	bl	340016e8 <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
3400a4ae:	68a3      	ldr	r3, [r4, #8]
3400a4b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400a4b4:	d007      	beq.n	3400a4c6 <UART_SetConfig+0x2e>
3400a4b6:	f433 5380 	bics.w	r3, r3, #4096	@ 0x1000
3400a4ba:	d004      	beq.n	3400a4c6 <UART_SetConfig+0x2e>
3400a4bc:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
3400a4c0:	48a8      	ldr	r0, [pc, #672]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a4c2:	f7f7 f911 	bl	340016e8 <assert_failed>
  if (UART_INSTANCE_LOWPOWER(huart))
3400a4c6:	6822      	ldr	r2, [r4, #0]
3400a4c8:	49a7      	ldr	r1, [pc, #668]	@ (3400a768 <UART_SetConfig+0x2d0>)
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
3400a4ca:	68e3      	ldr	r3, [r4, #12]
  if (UART_INSTANCE_LOWPOWER(huart))
3400a4cc:	428a      	cmp	r2, r1
3400a4ce:	d004      	beq.n	3400a4da <UART_SetConfig+0x42>
3400a4d0:	f101 4170 	add.w	r1, r1, #4026531840	@ 0xf0000000
3400a4d4:	428a      	cmp	r2, r1
3400a4d6:	f040 80af 	bne.w	3400a638 <UART_SetConfig+0x1a0>
    assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits));
3400a4da:	f433 5300 	bics.w	r3, r3, #8192	@ 0x2000
3400a4de:	d004      	beq.n	3400a4ea <UART_SetConfig+0x52>
3400a4e0:	f640 4153 	movw	r1, #3155	@ 0xc53
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
3400a4e4:	489f      	ldr	r0, [pc, #636]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a4e6:	f7f7 f8ff 	bl	340016e8 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
3400a4ea:	6923      	ldr	r3, [r4, #16]
3400a4ec:	f433 6280 	bics.w	r2, r3, #1024	@ 0x400
3400a4f0:	d007      	beq.n	3400a502 <UART_SetConfig+0x6a>
3400a4f2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
3400a4f6:	d004      	beq.n	3400a502 <UART_SetConfig+0x6a>
3400a4f8:	f640 415b 	movw	r1, #3163	@ 0xc5b
3400a4fc:	4899      	ldr	r0, [pc, #612]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a4fe:	f7f7 f8f3 	bl	340016e8 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
3400a502:	6963      	ldr	r3, [r4, #20]
3400a504:	f033 020c 	bics.w	r2, r3, #12
3400a508:	d100      	bne.n	3400a50c <UART_SetConfig+0x74>
3400a50a:	b923      	cbnz	r3, 3400a516 <UART_SetConfig+0x7e>
3400a50c:	f640 415c 	movw	r1, #3164	@ 0xc5c
3400a510:	4894      	ldr	r0, [pc, #592]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a512:	f7f7 f8e9 	bl	340016e8 <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
3400a516:	69a3      	ldr	r3, [r4, #24]
3400a518:	f433 7340 	bics.w	r3, r3, #768	@ 0x300
3400a51c:	d004      	beq.n	3400a528 <UART_SetConfig+0x90>
3400a51e:	f640 415d 	movw	r1, #3165	@ 0xc5d
3400a522:	4890      	ldr	r0, [pc, #576]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a524:	f7f7 f8e0 	bl	340016e8 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
3400a528:	69e3      	ldr	r3, [r4, #28]
3400a52a:	f433 4300 	bics.w	r3, r3, #32768	@ 0x8000
3400a52e:	d004      	beq.n	3400a53a <UART_SetConfig+0xa2>
3400a530:	f640 415e 	movw	r1, #3166	@ 0xc5e
3400a534:	488b      	ldr	r0, [pc, #556]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a536:	f7f7 f8d7 	bl	340016e8 <assert_failed>
  assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler));
3400a53a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400a53c:	2b0b      	cmp	r3, #11
3400a53e:	d904      	bls.n	3400a54a <UART_SetConfig+0xb2>
3400a540:	f640 415f 	movw	r1, #3167	@ 0xc5f
3400a544:	4887      	ldr	r0, [pc, #540]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a546:	f7f7 f8cf 	bl	340016e8 <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
3400a54a:	6921      	ldr	r1, [r4, #16]
3400a54c:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
3400a54e:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
3400a550:	430a      	orrs	r2, r1
3400a552:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
3400a554:	6818      	ldr	r0, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
3400a556:	69e5      	ldr	r5, [r4, #28]
3400a558:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
3400a55a:	4984      	ldr	r1, [pc, #528]	@ (3400a76c <UART_SetConfig+0x2d4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
3400a55c:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
3400a55e:	4001      	ands	r1, r0
3400a560:	430a      	orrs	r2, r1
3400a562:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
3400a564:	685a      	ldr	r2, [r3, #4]
3400a566:	68e1      	ldr	r1, [r4, #12]
3400a568:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
3400a56c:	430a      	orrs	r2, r1
3400a56e:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
3400a570:	4a7d      	ldr	r2, [pc, #500]	@ (3400a768 <UART_SetConfig+0x2d0>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
3400a572:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
3400a574:	4293      	cmp	r3, r2
3400a576:	d005      	beq.n	3400a584 <UART_SetConfig+0xec>
3400a578:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a57c:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
3400a57e:	bf1c      	itt	ne
3400a580:	6a22      	ldrne	r2, [r4, #32]
3400a582:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
3400a584:	689a      	ldr	r2, [r3, #8]
3400a586:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
3400a58a:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
3400a58e:	430a      	orrs	r2, r1
3400a590:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
3400a592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
3400a594:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400a596:	f022 020f 	bic.w	r2, r2, #15
3400a59a:	430a      	orrs	r2, r1
3400a59c:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
3400a59e:	4a74      	ldr	r2, [pc, #464]	@ (3400a770 <UART_SetConfig+0x2d8>)
3400a5a0:	4293      	cmp	r3, r2
3400a5a2:	d07a      	beq.n	3400a69a <UART_SetConfig+0x202>
3400a5a4:	4a73      	ldr	r2, [pc, #460]	@ (3400a774 <UART_SetConfig+0x2dc>)
3400a5a6:	4293      	cmp	r3, r2
3400a5a8:	f000 809c 	beq.w	3400a6e4 <UART_SetConfig+0x24c>
3400a5ac:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400a5b0:	4293      	cmp	r3, r2
3400a5b2:	f000 809b 	beq.w	3400a6ec <UART_SetConfig+0x254>
3400a5b6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400a5ba:	4293      	cmp	r3, r2
3400a5bc:	f000 809a 	beq.w	3400a6f4 <UART_SetConfig+0x25c>
3400a5c0:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3400a5c4:	f000 809a 	beq.w	3400a6fc <UART_SetConfig+0x264>
3400a5c8:	4a6b      	ldr	r2, [pc, #428]	@ (3400a778 <UART_SetConfig+0x2e0>)
3400a5ca:	4293      	cmp	r3, r2
3400a5cc:	f000 809a 	beq.w	3400a704 <UART_SetConfig+0x26c>
3400a5d0:	4a6a      	ldr	r2, [pc, #424]	@ (3400a77c <UART_SetConfig+0x2e4>)
3400a5d2:	4293      	cmp	r3, r2
3400a5d4:	f000 809a 	beq.w	3400a70c <UART_SetConfig+0x274>
3400a5d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400a5dc:	4293      	cmp	r3, r2
3400a5de:	f000 8099 	beq.w	3400a714 <UART_SetConfig+0x27c>
3400a5e2:	4a67      	ldr	r2, [pc, #412]	@ (3400a780 <UART_SetConfig+0x2e8>)
3400a5e4:	4293      	cmp	r3, r2
3400a5e6:	f000 8099 	beq.w	3400a71c <UART_SetConfig+0x284>
3400a5ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400a5ee:	4293      	cmp	r3, r2
3400a5f0:	f000 8098 	beq.w	3400a724 <UART_SetConfig+0x28c>
3400a5f4:	4a5c      	ldr	r2, [pc, #368]	@ (3400a768 <UART_SetConfig+0x2d0>)
3400a5f6:	4293      	cmp	r3, r2
3400a5f8:	d02e      	beq.n	3400a658 <UART_SetConfig+0x1c0>
  if (UART_INSTANCE_LOWPOWER(huart))
3400a5fa:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a5fe:	4293      	cmp	r3, r2
3400a600:	f04f 0000 	mov.w	r0, #0
3400a604:	f04f 0100 	mov.w	r1, #0
3400a608:	d14a      	bne.n	3400a6a0 <UART_SetConfig+0x208>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3400a60a:	f7ff f97d 	bl	34009908 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
3400a60e:	2800      	cmp	r0, #0
3400a610:	d041      	beq.n	3400a696 <UART_SetConfig+0x1fe>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
3400a612:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400a614:	4a5b      	ldr	r2, [pc, #364]	@ (3400a784 <UART_SetConfig+0x2ec>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3400a616:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
3400a618:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3400a61c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
3400a620:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3400a624:	4299      	cmp	r1, r3
3400a626:	d91b      	bls.n	3400a660 <UART_SetConfig+0x1c8>
        ret = HAL_ERROR;
3400a628:	2001      	movs	r0, #1
  huart->NbRxDataToProcess = 1;
3400a62a:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
3400a62e:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
3400a630:	2300      	movs	r3, #0
  huart->TxISR = NULL;
3400a632:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
3400a636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
3400a638:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
3400a63c:	d004      	beq.n	3400a648 <UART_SetConfig+0x1b0>
3400a63e:	f640 4157 	movw	r1, #3159	@ 0xc57
3400a642:	4848      	ldr	r0, [pc, #288]	@ (3400a764 <UART_SetConfig+0x2cc>)
3400a644:	f7f7 f850 	bl	340016e8 <assert_failed>
    assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
3400a648:	6a23      	ldr	r3, [r4, #32]
3400a64a:	f433 6300 	bics.w	r3, r3, #2048	@ 0x800
3400a64e:	f43f af4c 	beq.w	3400a4ea <UART_SetConfig+0x52>
3400a652:	f640 4158 	movw	r1, #3160	@ 0xc58
3400a656:	e745      	b.n	3400a4e4 <UART_SetConfig+0x4c>
  UART_GETCLOCKSOURCE(huart, clocksource);
3400a658:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
3400a65c:	2100      	movs	r1, #0
3400a65e:	e7d4      	b.n	3400a60a <UART_SetConfig+0x172>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
3400a660:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
3400a664:	d8e0      	bhi.n	3400a628 <UART_SetConfig+0x190>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3400a666:	2300      	movs	r3, #0
3400a668:	4619      	mov	r1, r3
3400a66a:	f7f6 fa55 	bl	34000b18 <__aeabi_uldivmod>
3400a66e:	4606      	mov	r6, r0
3400a670:	460f      	mov	r7, r1
3400a672:	ea56 270f 	orrs.w	r7, r6, pc, lsl #8
3400a676:	0868      	lsrs	r0, r5, #1
3400a678:	1830      	adds	r0, r6, r0
3400a67a:	462a      	mov	r2, r5
3400a67c:	f04f 0300 	mov.w	r3, #0
3400a680:	f147 0100 	adc.w	r1, r7, #0
3400a684:	f7f6 fa48 	bl	34000b18 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
3400a688:	4b3f      	ldr	r3, [pc, #252]	@ (3400a788 <UART_SetConfig+0x2f0>)
3400a68a:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
3400a68e:	429a      	cmp	r2, r3
3400a690:	d8ca      	bhi.n	3400a628 <UART_SetConfig+0x190>
          huart->Instance->BRR = usartdiv;
3400a692:	6823      	ldr	r3, [r4, #0]
3400a694:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
3400a696:	2000      	movs	r0, #0
3400a698:	e7c7      	b.n	3400a62a <UART_SetConfig+0x192>
  UART_GETCLOCKSOURCE(huart, clocksource);
3400a69a:	2000      	movs	r0, #0
3400a69c:	f44f 7180 	mov.w	r1, #256	@ 0x100
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
3400a6a0:	f5b5 4f00 	cmp.w	r5, #32768	@ 0x8000
3400a6a4:	d142      	bne.n	3400a72c <UART_SetConfig+0x294>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3400a6a6:	f7ff f92f 	bl	34009908 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
3400a6aa:	2800      	cmp	r0, #0
3400a6ac:	d0f3      	beq.n	3400a696 <UART_SetConfig+0x1fe>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3400a6ae:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400a6b0:	4b34      	ldr	r3, [pc, #208]	@ (3400a784 <UART_SetConfig+0x2ec>)
3400a6b2:	6862      	ldr	r2, [r4, #4]
3400a6b4:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
3400a6b8:	fbb0 f0f3 	udiv	r0, r0, r3
3400a6bc:	0853      	lsrs	r3, r2, #1
3400a6be:	eb03 0340 	add.w	r3, r3, r0, lsl #1
3400a6c2:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
3400a6c6:	f64f 72ef 	movw	r2, #65519	@ 0xffef
3400a6ca:	f1a3 0110 	sub.w	r1, r3, #16
3400a6ce:	4291      	cmp	r1, r2
3400a6d0:	d8aa      	bhi.n	3400a628 <UART_SetConfig+0x190>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
3400a6d2:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
3400a6d6:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
3400a6d8:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
3400a6da:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
3400a6de:	4313      	orrs	r3, r2
3400a6e0:	60cb      	str	r3, [r1, #12]
3400a6e2:	e7d8      	b.n	3400a696 <UART_SetConfig+0x1fe>
  UART_GETCLOCKSOURCE(huart, clocksource);
3400a6e4:	2000      	movs	r0, #0
3400a6e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
3400a6ea:	e7d9      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a6ec:	2000      	movs	r0, #0
3400a6ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
3400a6f2:	e7d5      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a6f4:	2000      	movs	r0, #0
3400a6f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
3400a6fa:	e7d1      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a6fc:	2000      	movs	r0, #0
3400a6fe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
3400a702:	e7cd      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a704:	2000      	movs	r0, #0
3400a706:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
3400a70a:	e7c9      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a70c:	2000      	movs	r0, #0
3400a70e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
3400a712:	e7c5      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a714:	2000      	movs	r0, #0
3400a716:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
3400a71a:	e7c1      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a71c:	2000      	movs	r0, #0
3400a71e:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
3400a722:	e7bd      	b.n	3400a6a0 <UART_SetConfig+0x208>
3400a724:	2000      	movs	r0, #0
3400a726:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
3400a72a:	e7b9      	b.n	3400a6a0 <UART_SetConfig+0x208>
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
3400a72c:	f7ff f8ec 	bl	34009908 <HAL_RCCEx_GetPeriphCLKFreq>
    if (pclk != 0U)
3400a730:	2800      	cmp	r0, #0
3400a732:	d0b0      	beq.n	3400a696 <UART_SetConfig+0x1fe>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
3400a734:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400a736:	4b13      	ldr	r3, [pc, #76]	@ (3400a784 <UART_SetConfig+0x2ec>)
3400a738:	6862      	ldr	r2, [r4, #4]
3400a73a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
3400a73e:	fbb0 f3f3 	udiv	r3, r0, r3
3400a742:	eb03 0352 	add.w	r3, r3, r2, lsr #1
3400a746:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
3400a74a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
3400a74e:	f1a3 0110 	sub.w	r1, r3, #16
3400a752:	4291      	cmp	r1, r2
3400a754:	f63f af68 	bhi.w	3400a628 <UART_SetConfig+0x190>
        huart->Instance->BRR = (uint16_t)usartdiv;
3400a758:	6822      	ldr	r2, [r4, #0]
3400a75a:	60d3      	str	r3, [r2, #12]
3400a75c:	e79b      	b.n	3400a696 <UART_SetConfig+0x1fe>
3400a75e:	bf00      	nop
3400a760:	00bebc1f 	.word	0x00bebc1f
3400a764:	340112e4 	.word	0x340112e4
3400a768:	56000c00 	.word	0x56000c00
3400a76c:	cfff69f3 	.word	0xcfff69f3
3400a770:	52001000 	.word	0x52001000
3400a774:	50004400 	.word	0x50004400
3400a778:	52001400 	.word	0x52001400
3400a77c:	50007800 	.word	0x50007800
3400a780:	52001800 	.word	0x52001800
3400a784:	340126d0 	.word	0x340126d0
3400a788:	000ffcff 	.word	0x000ffcff

3400a78c <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
3400a78c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
3400a78e:	b510      	push	{r4, lr}
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
3400a790:	2bff      	cmp	r3, #255	@ 0xff
{
3400a792:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
3400a794:	d904      	bls.n	3400a7a0 <UART_AdvFeatureConfig+0x14>
3400a796:	f640 41e4 	movw	r1, #3300	@ 0xce4
3400a79a:	487e      	ldr	r0, [pc, #504]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a79c:	f7f6 ffa4 	bl	340016e8 <assert_failed>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
3400a7a0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a7a2:	0718      	lsls	r0, r3, #28
3400a7a4:	d50f      	bpl.n	3400a7c6 <UART_AdvFeatureConfig+0x3a>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
3400a7a6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
3400a7a8:	f433 4300 	bics.w	r3, r3, #32768	@ 0x8000
3400a7ac:	d004      	beq.n	3400a7b8 <UART_AdvFeatureConfig+0x2c>
3400a7ae:	f640 41e9 	movw	r1, #3305	@ 0xce9
3400a7b2:	4878      	ldr	r0, [pc, #480]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a7b4:	f7f6 ff98 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
3400a7b8:	6822      	ldr	r2, [r4, #0]
3400a7ba:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
3400a7bc:	6853      	ldr	r3, [r2, #4]
3400a7be:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
3400a7c2:	430b      	orrs	r3, r1
3400a7c4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
3400a7c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a7c8:	07d9      	lsls	r1, r3, #31
3400a7ca:	d50f      	bpl.n	3400a7ec <UART_AdvFeatureConfig+0x60>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
3400a7cc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400a7ce:	f433 3300 	bics.w	r3, r3, #131072	@ 0x20000
3400a7d2:	d004      	beq.n	3400a7de <UART_AdvFeatureConfig+0x52>
3400a7d4:	f44f 614f 	mov.w	r1, #3312	@ 0xcf0
3400a7d8:	486e      	ldr	r0, [pc, #440]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a7da:	f7f6 ff85 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
3400a7de:	6822      	ldr	r2, [r4, #0]
3400a7e0:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
3400a7e2:	6853      	ldr	r3, [r2, #4]
3400a7e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
3400a7e8:	430b      	orrs	r3, r1
3400a7ea:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
3400a7ec:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a7ee:	079a      	lsls	r2, r3, #30
3400a7f0:	d50f      	bpl.n	3400a812 <UART_AdvFeatureConfig+0x86>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
3400a7f2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
3400a7f4:	f433 3380 	bics.w	r3, r3, #65536	@ 0x10000
3400a7f8:	d004      	beq.n	3400a804 <UART_AdvFeatureConfig+0x78>
3400a7fa:	f640 41f7 	movw	r1, #3319	@ 0xcf7
3400a7fe:	4865      	ldr	r0, [pc, #404]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a800:	f7f6 ff72 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
3400a804:	6822      	ldr	r2, [r4, #0]
3400a806:	6b21      	ldr	r1, [r4, #48]	@ 0x30
3400a808:	6853      	ldr	r3, [r2, #4]
3400a80a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3400a80e:	430b      	orrs	r3, r1
3400a810:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
3400a812:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a814:	075b      	lsls	r3, r3, #29
3400a816:	d50f      	bpl.n	3400a838 <UART_AdvFeatureConfig+0xac>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
3400a818:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3400a81a:	f433 2380 	bics.w	r3, r3, #262144	@ 0x40000
3400a81e:	d004      	beq.n	3400a82a <UART_AdvFeatureConfig+0x9e>
3400a820:	f640 41fe 	movw	r1, #3326	@ 0xcfe
3400a824:	485b      	ldr	r0, [pc, #364]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a826:	f7f6 ff5f 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
3400a82a:	6822      	ldr	r2, [r4, #0]
3400a82c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3400a82e:	6853      	ldr	r3, [r2, #4]
3400a830:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
3400a834:	430b      	orrs	r3, r1
3400a836:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
3400a838:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a83a:	06d8      	lsls	r0, r3, #27
3400a83c:	d50f      	bpl.n	3400a85e <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
3400a83e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
3400a840:	f433 5380 	bics.w	r3, r3, #4096	@ 0x1000
3400a844:	d004      	beq.n	3400a850 <UART_AdvFeatureConfig+0xc4>
3400a846:	f640 5105 	movw	r1, #3333	@ 0xd05
3400a84a:	4852      	ldr	r0, [pc, #328]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a84c:	f7f6 ff4c 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
3400a850:	6822      	ldr	r2, [r4, #0]
3400a852:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
3400a854:	6893      	ldr	r3, [r2, #8]
3400a856:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
3400a85a:	430b      	orrs	r3, r1
3400a85c:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
3400a85e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a860:	0699      	lsls	r1, r3, #26
3400a862:	d50f      	bpl.n	3400a884 <UART_AdvFeatureConfig+0xf8>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
3400a864:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3400a866:	f433 5300 	bics.w	r3, r3, #8192	@ 0x2000
3400a86a:	d004      	beq.n	3400a876 <UART_AdvFeatureConfig+0xea>
3400a86c:	f640 510d 	movw	r1, #3341	@ 0xd0d
3400a870:	4848      	ldr	r0, [pc, #288]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a872:	f7f6 ff39 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
3400a876:	6822      	ldr	r2, [r4, #0]
3400a878:	6c21      	ldr	r1, [r4, #64]	@ 0x40
3400a87a:	6893      	ldr	r3, [r2, #8]
3400a87c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
3400a880:	430b      	orrs	r3, r1
3400a882:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
3400a884:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a886:	065a      	lsls	r2, r3, #25
3400a888:	d56f      	bpl.n	3400a96a <UART_AdvFeatureConfig+0x1de>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
3400a88a:	6823      	ldr	r3, [r4, #0]
3400a88c:	4a42      	ldr	r2, [pc, #264]	@ (3400a998 <UART_AdvFeatureConfig+0x20c>)
3400a88e:	4293      	cmp	r3, r2
3400a890:	d047      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a892:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a896:	4293      	cmp	r3, r2
3400a898:	d043      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a89a:	4a40      	ldr	r2, [pc, #256]	@ (3400a99c <UART_AdvFeatureConfig+0x210>)
3400a89c:	4293      	cmp	r3, r2
3400a89e:	d040      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8a0:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a8a4:	4293      	cmp	r3, r2
3400a8a6:	d03c      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8a8:	4a3d      	ldr	r2, [pc, #244]	@ (3400a9a0 <UART_AdvFeatureConfig+0x214>)
3400a8aa:	4293      	cmp	r3, r2
3400a8ac:	d039      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8ae:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a8b2:	4293      	cmp	r3, r2
3400a8b4:	d035      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8b6:	4a3b      	ldr	r2, [pc, #236]	@ (3400a9a4 <UART_AdvFeatureConfig+0x218>)
3400a8b8:	4293      	cmp	r3, r2
3400a8ba:	d032      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8bc:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a8c0:	4293      	cmp	r3, r2
3400a8c2:	d02e      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8c4:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3400a8c8:	d02b      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400a8ce:	4293      	cmp	r3, r2
3400a8d0:	d027      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8d2:	4a35      	ldr	r2, [pc, #212]	@ (3400a9a8 <UART_AdvFeatureConfig+0x21c>)
3400a8d4:	4293      	cmp	r3, r2
3400a8d6:	d024      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8d8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a8dc:	4293      	cmp	r3, r2
3400a8de:	d020      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8e0:	4a32      	ldr	r2, [pc, #200]	@ (3400a9ac <UART_AdvFeatureConfig+0x220>)
3400a8e2:	4293      	cmp	r3, r2
3400a8e4:	d01d      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8e6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a8ea:	4293      	cmp	r3, r2
3400a8ec:	d019      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8ee:	4a30      	ldr	r2, [pc, #192]	@ (3400a9b0 <UART_AdvFeatureConfig+0x224>)
3400a8f0:	4293      	cmp	r3, r2
3400a8f2:	d016      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8f4:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a8f8:	4293      	cmp	r3, r2
3400a8fa:	d012      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a8fc:	4a2d      	ldr	r2, [pc, #180]	@ (3400a9b4 <UART_AdvFeatureConfig+0x228>)
3400a8fe:	4293      	cmp	r3, r2
3400a900:	d00f      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a902:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a906:	4293      	cmp	r3, r2
3400a908:	d00b      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a90a:	4a2b      	ldr	r2, [pc, #172]	@ (3400a9b8 <UART_AdvFeatureConfig+0x22c>)
3400a90c:	4293      	cmp	r3, r2
3400a90e:	d008      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a910:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400a914:	4293      	cmp	r3, r2
3400a916:	d004      	beq.n	3400a922 <UART_AdvFeatureConfig+0x196>
3400a918:	f640 5115 	movw	r1, #3349	@ 0xd15
3400a91c:	481d      	ldr	r0, [pc, #116]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a91e:	f7f6 fee3 	bl	340016e8 <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
3400a922:	6c63      	ldr	r3, [r4, #68]	@ 0x44
3400a924:	f433 1380 	bics.w	r3, r3, #1048576	@ 0x100000
3400a928:	d004      	beq.n	3400a934 <UART_AdvFeatureConfig+0x1a8>
3400a92a:	f640 5116 	movw	r1, #3350	@ 0xd16
3400a92e:	4819      	ldr	r0, [pc, #100]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a930:	f7f6 feda 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
3400a934:	6821      	ldr	r1, [r4, #0]
3400a936:	6c62      	ldr	r2, [r4, #68]	@ 0x44
3400a938:	684b      	ldr	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
3400a93a:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
3400a93e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
3400a942:	ea43 0302 	orr.w	r3, r3, r2
3400a946:	604b      	str	r3, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
3400a948:	d10f      	bne.n	3400a96a <UART_AdvFeatureConfig+0x1de>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
3400a94a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
3400a94c:	f433 03c0 	bics.w	r3, r3, #6291456	@ 0x600000
3400a950:	d004      	beq.n	3400a95c <UART_AdvFeatureConfig+0x1d0>
3400a952:	f640 511b 	movw	r1, #3355	@ 0xd1b
3400a956:	480f      	ldr	r0, [pc, #60]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a958:	f7f6 fec6 	bl	340016e8 <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
3400a95c:	6822      	ldr	r2, [r4, #0]
3400a95e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
3400a960:	6853      	ldr	r3, [r2, #4]
3400a962:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
3400a966:	430b      	orrs	r3, r1
3400a968:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
3400a96a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400a96c:	061b      	lsls	r3, r3, #24
3400a96e:	d50f      	bpl.n	3400a990 <UART_AdvFeatureConfig+0x204>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
3400a970:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400a972:	f433 2300 	bics.w	r3, r3, #524288	@ 0x80000
3400a976:	d004      	beq.n	3400a982 <UART_AdvFeatureConfig+0x1f6>
3400a978:	f640 5123 	movw	r1, #3363	@ 0xd23
3400a97c:	4805      	ldr	r0, [pc, #20]	@ (3400a994 <UART_AdvFeatureConfig+0x208>)
3400a97e:	f7f6 feb3 	bl	340016e8 <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
3400a982:	6822      	ldr	r2, [r4, #0]
3400a984:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
3400a986:	6853      	ldr	r3, [r2, #4]
3400a988:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
3400a98c:	430b      	orrs	r3, r1
3400a98e:	6053      	str	r3, [r2, #4]
}
3400a990:	bd10      	pop	{r4, pc}
3400a992:	bf00      	nop
3400a994:	340112e4 	.word	0x340112e4
3400a998:	52001000 	.word	0x52001000
3400a99c:	50004400 	.word	0x50004400
3400a9a0:	50004800 	.word	0x50004800
3400a9a4:	50004c00 	.word	0x50004c00
3400a9a8:	52001400 	.word	0x52001400
3400a9ac:	50007800 	.word	0x50007800
3400a9b0:	50007c00 	.word	0x50007c00
3400a9b4:	52001800 	.word	0x52001800
3400a9b8:	52001c00 	.word	0x52001c00

3400a9bc <UART_WaitOnFlagUntilTimeout>:
{
3400a9bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3400a9c0:	4604      	mov	r4, r0
3400a9c2:	460d      	mov	r5, r1
3400a9c4:	4617      	mov	r7, r2
3400a9c6:	4698      	mov	r8, r3
3400a9c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
3400a9cc:	6822      	ldr	r2, [r4, #0]
3400a9ce:	69d3      	ldr	r3, [r2, #28]
3400a9d0:	ea35 0303 	bics.w	r3, r5, r3
3400a9d4:	bf0c      	ite	eq
3400a9d6:	2301      	moveq	r3, #1
3400a9d8:	2300      	movne	r3, #0
3400a9da:	42bb      	cmp	r3, r7
3400a9dc:	d001      	beq.n	3400a9e2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
3400a9de:	2000      	movs	r0, #0
3400a9e0:	e022      	b.n	3400aa28 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
3400a9e2:	f1b9 3fff 	cmp.w	r9, #4294967295	@ 0xffffffff
3400a9e6:	d0f2      	beq.n	3400a9ce <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3400a9e8:	f7f7 fea4 	bl	34002734 <HAL_GetTick>
3400a9ec:	eba0 0008 	sub.w	r0, r0, r8
3400a9f0:	4548      	cmp	r0, r9
3400a9f2:	d829      	bhi.n	3400aa48 <UART_WaitOnFlagUntilTimeout+0x8c>
3400a9f4:	f1b9 0f00 	cmp.w	r9, #0
3400a9f8:	d026      	beq.n	3400aa48 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
3400a9fa:	6821      	ldr	r1, [r4, #0]
3400a9fc:	680b      	ldr	r3, [r1, #0]
3400a9fe:	075a      	lsls	r2, r3, #29
3400aa00:	d5e4      	bpl.n	3400a9cc <UART_WaitOnFlagUntilTimeout+0x10>
3400aa02:	2d80      	cmp	r5, #128	@ 0x80
3400aa04:	d0e2      	beq.n	3400a9cc <UART_WaitOnFlagUntilTimeout+0x10>
3400aa06:	2d40      	cmp	r5, #64	@ 0x40
3400aa08:	d0e0      	beq.n	3400a9cc <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
3400aa0a:	69ce      	ldr	r6, [r1, #28]
3400aa0c:	f016 0608 	ands.w	r6, r6, #8
3400aa10:	d00c      	beq.n	3400aa2c <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
3400aa12:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
3400aa14:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
3400aa16:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
3400aa18:	f7ff fd10 	bl	3400a43c <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
3400aa1c:	2300      	movs	r3, #0
          return HAL_ERROR;
3400aa1e:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
3400aa20:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
3400aa24:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
3400aa28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
3400aa2c:	69cb      	ldr	r3, [r1, #28]
3400aa2e:	051b      	lsls	r3, r3, #20
3400aa30:	d5cc      	bpl.n	3400a9cc <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
3400aa32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
3400aa36:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
3400aa38:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
3400aa3a:	f7ff fcff 	bl	3400a43c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
3400aa3e:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
3400aa40:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
3400aa44:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
3400aa48:	2003      	movs	r0, #3
3400aa4a:	e7ed      	b.n	3400aa28 <UART_WaitOnFlagUntilTimeout+0x6c>

3400aa4c <HAL_UART_Transmit>:
{
3400aa4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
3400aa50:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
3400aa52:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
3400aa56:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
3400aa58:	2b20      	cmp	r3, #32
{
3400aa5a:	460d      	mov	r5, r1
3400aa5c:	4616      	mov	r6, r2
  if (huart->gState == HAL_UART_STATE_READY)
3400aa5e:	d148      	bne.n	3400aaf2 <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
3400aa60:	2900      	cmp	r1, #0
3400aa62:	d048      	beq.n	3400aaf6 <HAL_UART_Transmit+0xaa>
3400aa64:	2a00      	cmp	r2, #0
3400aa66:	d046      	beq.n	3400aaf6 <HAL_UART_Transmit+0xaa>
    huart->gState = HAL_UART_STATE_BUSY_TX;
3400aa68:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
3400aa6a:	f04f 0900 	mov.w	r9, #0
3400aa6e:	f8c0 9090 	str.w	r9, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
3400aa72:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
3400aa76:	f7f7 fe5d 	bl	34002734 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
3400aa7a:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
3400aa7c:	f8a4 6054 	strh.w	r6, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
3400aa80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
3400aa84:	f8a4 6056 	strh.w	r6, [r4, #86]	@ 0x56
    tickstart = HAL_GetTick();
3400aa88:	4607      	mov	r7, r0
      pdata16bits = NULL;
3400aa8a:	464e      	mov	r6, r9
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
3400aa8c:	d103      	bne.n	3400aa96 <HAL_UART_Transmit+0x4a>
3400aa8e:	6923      	ldr	r3, [r4, #16]
3400aa90:	b90b      	cbnz	r3, 3400aa96 <HAL_UART_Transmit+0x4a>
      pdata16bits = (const uint16_t *) pData;
3400aa92:	462e      	mov	r6, r5
      pdata8bits  = NULL;
3400aa94:	461d      	mov	r5, r3
    while (huart->TxXferCount > 0U)
3400aa96:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
3400aa9a:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
3400aa9c:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
3400aa9e:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
3400aaa2:	b942      	cbnz	r2, 3400aab6 <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
3400aaa4:	2140      	movs	r1, #64	@ 0x40
3400aaa6:	4620      	mov	r0, r4
3400aaa8:	f7ff ff88 	bl	3400a9bc <UART_WaitOnFlagUntilTimeout>
3400aaac:	2320      	movs	r3, #32
3400aaae:	b948      	cbnz	r0, 3400aac4 <HAL_UART_Transmit+0x78>
    huart->gState = HAL_UART_STATE_READY;
3400aab0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
3400aab4:	e009      	b.n	3400aaca <HAL_UART_Transmit+0x7e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
3400aab6:	2200      	movs	r2, #0
3400aab8:	2180      	movs	r1, #128	@ 0x80
3400aaba:	4620      	mov	r0, r4
3400aabc:	f7ff ff7e 	bl	3400a9bc <UART_WaitOnFlagUntilTimeout>
3400aac0:	b130      	cbz	r0, 3400aad0 <HAL_UART_Transmit+0x84>
        huart->gState = HAL_UART_STATE_READY;
3400aac2:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
3400aac4:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
3400aac6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
3400aaca:	b003      	add	sp, #12
3400aacc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
3400aad0:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
3400aad2:	b95d      	cbnz	r5, 3400aaec <HAL_UART_Transmit+0xa0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
3400aad4:	f836 3b02 	ldrh.w	r3, [r6], #2
3400aad8:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
3400aadc:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
3400aade:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
3400aae2:	3a01      	subs	r2, #1
3400aae4:	b292      	uxth	r2, r2
3400aae6:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
3400aaea:	e7d4      	b.n	3400aa96 <HAL_UART_Transmit+0x4a>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
3400aaec:	f815 3b01 	ldrb.w	r3, [r5], #1
3400aaf0:	e7f4      	b.n	3400aadc <HAL_UART_Transmit+0x90>
    return HAL_BUSY;
3400aaf2:	2002      	movs	r0, #2
3400aaf4:	e7e9      	b.n	3400aaca <HAL_UART_Transmit+0x7e>
      return  HAL_ERROR;
3400aaf6:	2001      	movs	r0, #1
3400aaf8:	e7e7      	b.n	3400aaca <HAL_UART_Transmit+0x7e>

3400aafa <UART_CheckIdleState>:
{
3400aafa:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
3400aafc:	2600      	movs	r6, #0
{
3400aafe:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
3400ab00:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
3400ab04:	f7f7 fe16 	bl	34002734 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
3400ab08:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
3400ab0a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
3400ab0c:	681b      	ldr	r3, [r3, #0]
3400ab0e:	071a      	lsls	r2, r3, #28
3400ab10:	d51c      	bpl.n	3400ab4c <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
3400ab12:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
3400ab16:	4632      	mov	r2, r6
3400ab18:	9300      	str	r3, [sp, #0]
3400ab1a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
3400ab1e:	4603      	mov	r3, r0
3400ab20:	4620      	mov	r0, r4
3400ab22:	f7ff ff4b 	bl	3400a9bc <UART_WaitOnFlagUntilTimeout>
3400ab26:	b188      	cbz	r0, 3400ab4c <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
3400ab28:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3400ab2a:	e852 3f00 	ldrex	r3, [r2]
3400ab2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3400ab32:	e842 3100 	strex	r1, r3, [r2]
3400ab36:	2900      	cmp	r1, #0
3400ab38:	d1f6      	bne.n	3400ab28 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
3400ab3a:	2320      	movs	r3, #32
3400ab3c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
3400ab40:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
3400ab42:	2300      	movs	r3, #0
3400ab44:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
3400ab48:	b002      	add	sp, #8
3400ab4a:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
3400ab4c:	6823      	ldr	r3, [r4, #0]
3400ab4e:	681b      	ldr	r3, [r3, #0]
3400ab50:	075b      	lsls	r3, r3, #29
3400ab52:	d524      	bpl.n	3400ab9e <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
3400ab54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
3400ab58:	2200      	movs	r2, #0
3400ab5a:	9300      	str	r3, [sp, #0]
3400ab5c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
3400ab60:	462b      	mov	r3, r5
3400ab62:	4620      	mov	r0, r4
3400ab64:	f7ff ff2a 	bl	3400a9bc <UART_WaitOnFlagUntilTimeout>
3400ab68:	b1c8      	cbz	r0, 3400ab9e <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
3400ab6a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3400ab6c:	e852 3f00 	ldrex	r3, [r2]
3400ab70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3400ab74:	e842 3100 	strex	r1, r3, [r2]
   return(result);
3400ab78:	6822      	ldr	r2, [r4, #0]
3400ab7a:	2900      	cmp	r1, #0
3400ab7c:	d1f5      	bne.n	3400ab6a <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
3400ab7e:	f102 0308 	add.w	r3, r2, #8
3400ab82:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
3400ab86:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
3400ab8a:	f102 0008 	add.w	r0, r2, #8
3400ab8e:	e840 3100 	strex	r1, r3, [r0]
3400ab92:	2900      	cmp	r1, #0
3400ab94:	d1f3      	bne.n	3400ab7e <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
3400ab96:	2320      	movs	r3, #32
3400ab98:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
3400ab9c:	e7d0      	b.n	3400ab40 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
3400ab9e:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3400aba0:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
3400aba2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
3400aba6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
3400abaa:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
3400abac:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
3400abae:	e7c8      	b.n	3400ab42 <UART_CheckIdleState+0x48>

3400abb0 <HAL_UART_Init>:
{
3400abb0:	b510      	push	{r4, lr}
  if (huart == NULL)
3400abb2:	4604      	mov	r4, r0
3400abb4:	2800      	cmp	r0, #0
3400abb6:	f000 80d0 	beq.w	3400ad5a <HAL_UART_Init+0x1aa>
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
3400abba:	6981      	ldr	r1, [r0, #24]
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
3400abbc:	6803      	ldr	r3, [r0, #0]
3400abbe:	4a68      	ldr	r2, [pc, #416]	@ (3400ad60 <HAL_UART_Init+0x1b0>)
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
3400abc0:	2900      	cmp	r1, #0
3400abc2:	d07c      	beq.n	3400acbe <HAL_UART_Init+0x10e>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
3400abc4:	4293      	cmp	r3, r2
3400abc6:	d04e      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abc8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400abcc:	4293      	cmp	r3, r2
3400abce:	d04a      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abd0:	4a64      	ldr	r2, [pc, #400]	@ (3400ad64 <HAL_UART_Init+0x1b4>)
3400abd2:	4293      	cmp	r3, r2
3400abd4:	d047      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abd6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400abda:	4293      	cmp	r3, r2
3400abdc:	d043      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abde:	4a62      	ldr	r2, [pc, #392]	@ (3400ad68 <HAL_UART_Init+0x1b8>)
3400abe0:	4293      	cmp	r3, r2
3400abe2:	d040      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abe4:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400abe8:	4293      	cmp	r3, r2
3400abea:	d03c      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abec:	4a5f      	ldr	r2, [pc, #380]	@ (3400ad6c <HAL_UART_Init+0x1bc>)
3400abee:	4293      	cmp	r3, r2
3400abf0:	d039      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abf2:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400abf6:	4293      	cmp	r3, r2
3400abf8:	d035      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400abfa:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3400abfe:	d032      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac00:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400ac04:	4293      	cmp	r3, r2
3400ac06:	d02e      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac08:	4a59      	ldr	r2, [pc, #356]	@ (3400ad70 <HAL_UART_Init+0x1c0>)
3400ac0a:	4293      	cmp	r3, r2
3400ac0c:	d02b      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac0e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ac12:	4293      	cmp	r3, r2
3400ac14:	d027      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac16:	4a57      	ldr	r2, [pc, #348]	@ (3400ad74 <HAL_UART_Init+0x1c4>)
3400ac18:	4293      	cmp	r3, r2
3400ac1a:	d024      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac1c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ac20:	4293      	cmp	r3, r2
3400ac22:	d020      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac24:	4a54      	ldr	r2, [pc, #336]	@ (3400ad78 <HAL_UART_Init+0x1c8>)
3400ac26:	4293      	cmp	r3, r2
3400ac28:	d01d      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac2a:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ac2e:	4293      	cmp	r3, r2
3400ac30:	d019      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac32:	4a52      	ldr	r2, [pc, #328]	@ (3400ad7c <HAL_UART_Init+0x1cc>)
3400ac34:	4293      	cmp	r3, r2
3400ac36:	d016      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac38:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ac3c:	4293      	cmp	r3, r2
3400ac3e:	d012      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac40:	4a4f      	ldr	r2, [pc, #316]	@ (3400ad80 <HAL_UART_Init+0x1d0>)
3400ac42:	4293      	cmp	r3, r2
3400ac44:	d00f      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac46:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ac4a:	4293      	cmp	r3, r2
3400ac4c:	d00b      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac4e:	4a4d      	ldr	r2, [pc, #308]	@ (3400ad84 <HAL_UART_Init+0x1d4>)
3400ac50:	4293      	cmp	r3, r2
3400ac52:	d008      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac54:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ac58:	4293      	cmp	r3, r2
3400ac5a:	d004      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ac5c:	f240 113f 	movw	r1, #319	@ 0x13f
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
3400ac60:	4849      	ldr	r0, [pc, #292]	@ (3400ad88 <HAL_UART_Init+0x1d8>)
3400ac62:	f7f6 fd41 	bl	340016e8 <assert_failed>
  if (huart->gState == HAL_UART_STATE_RESET)
3400ac66:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
3400ac6a:	b923      	cbnz	r3, 3400ac76 <HAL_UART_Init+0xc6>
    HAL_UART_MspInit(huart);
3400ac6c:	4620      	mov	r0, r4
    huart->Lock = HAL_UNLOCKED;
3400ac6e:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
    HAL_UART_MspInit(huart);
3400ac72:	f7ff fc0f 	bl	3400a494 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
3400ac76:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
3400ac78:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
3400ac7a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
3400ac7e:	6813      	ldr	r3, [r2, #0]
3400ac80:	f023 0301 	bic.w	r3, r3, #1
3400ac84:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
3400ac86:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400ac88:	b113      	cbz	r3, 3400ac90 <HAL_UART_Init+0xe0>
    UART_AdvFeatureConfig(huart);
3400ac8a:	4620      	mov	r0, r4
3400ac8c:	f7ff fd7e 	bl	3400a78c <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
3400ac90:	4620      	mov	r0, r4
3400ac92:	f7ff fc01 	bl	3400a498 <UART_SetConfig>
3400ac96:	2801      	cmp	r0, #1
3400ac98:	d05f      	beq.n	3400ad5a <HAL_UART_Init+0x1aa>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
3400ac9a:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
3400ac9c:	4620      	mov	r0, r4
}
3400ac9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
3400aca2:	685a      	ldr	r2, [r3, #4]
3400aca4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
3400aca8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
3400acaa:	689a      	ldr	r2, [r3, #8]
3400acac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
3400acb0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
3400acb2:	681a      	ldr	r2, [r3, #0]
3400acb4:	f042 0201 	orr.w	r2, r2, #1
3400acb8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
3400acba:	f7ff bf1e 	b.w	3400aafa <UART_CheckIdleState>
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
3400acbe:	4293      	cmp	r3, r2
3400acc0:	d0d1      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acc2:	4a32      	ldr	r2, [pc, #200]	@ (3400ad8c <HAL_UART_Init+0x1dc>)
3400acc4:	4293      	cmp	r3, r2
3400acc6:	d0ce      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acc8:	4a26      	ldr	r2, [pc, #152]	@ (3400ad64 <HAL_UART_Init+0x1b4>)
3400acca:	4293      	cmp	r3, r2
3400accc:	d0cb      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acce:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400acd2:	4293      	cmp	r3, r2
3400acd4:	d0c7      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acd6:	4a24      	ldr	r2, [pc, #144]	@ (3400ad68 <HAL_UART_Init+0x1b8>)
3400acd8:	4293      	cmp	r3, r2
3400acda:	d0c4      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acdc:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ace0:	4293      	cmp	r3, r2
3400ace2:	d0c0      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ace4:	4a21      	ldr	r2, [pc, #132]	@ (3400ad6c <HAL_UART_Init+0x1bc>)
3400ace6:	4293      	cmp	r3, r2
3400ace8:	d0bd      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acea:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400acee:	4293      	cmp	r3, r2
3400acf0:	d0b9      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acf2:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
3400acf6:	d0b6      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400acf8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
3400acfc:	4293      	cmp	r3, r2
3400acfe:	d0b2      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad00:	4a1b      	ldr	r2, [pc, #108]	@ (3400ad70 <HAL_UART_Init+0x1c0>)
3400ad02:	4293      	cmp	r3, r2
3400ad04:	d0af      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad06:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ad0a:	4293      	cmp	r3, r2
3400ad0c:	d0ab      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad0e:	4a19      	ldr	r2, [pc, #100]	@ (3400ad74 <HAL_UART_Init+0x1c4>)
3400ad10:	4293      	cmp	r3, r2
3400ad12:	d0a8      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad14:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ad18:	4293      	cmp	r3, r2
3400ad1a:	d0a4      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad1c:	4a16      	ldr	r2, [pc, #88]	@ (3400ad78 <HAL_UART_Init+0x1c8>)
3400ad1e:	4293      	cmp	r3, r2
3400ad20:	d0a1      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad22:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ad26:	4293      	cmp	r3, r2
3400ad28:	d09d      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad2a:	4a14      	ldr	r2, [pc, #80]	@ (3400ad7c <HAL_UART_Init+0x1cc>)
3400ad2c:	4293      	cmp	r3, r2
3400ad2e:	d09a      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad30:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ad34:	4293      	cmp	r3, r2
3400ad36:	d096      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad38:	4a11      	ldr	r2, [pc, #68]	@ (3400ad80 <HAL_UART_Init+0x1d0>)
3400ad3a:	4293      	cmp	r3, r2
3400ad3c:	d093      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad3e:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ad42:	4293      	cmp	r3, r2
3400ad44:	d08f      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad46:	4a0f      	ldr	r2, [pc, #60]	@ (3400ad84 <HAL_UART_Init+0x1d4>)
3400ad48:	4293      	cmp	r3, r2
3400ad4a:	d08c      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad4c:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400ad50:	4293      	cmp	r3, r2
3400ad52:	d088      	beq.n	3400ac66 <HAL_UART_Init+0xb6>
3400ad54:	f44f 71a2 	mov.w	r1, #324	@ 0x144
3400ad58:	e782      	b.n	3400ac60 <HAL_UART_Init+0xb0>
}
3400ad5a:	2001      	movs	r0, #1
3400ad5c:	bd10      	pop	{r4, pc}
3400ad5e:	bf00      	nop
3400ad60:	52001000 	.word	0x52001000
3400ad64:	50004400 	.word	0x50004400
3400ad68:	50004800 	.word	0x50004800
3400ad6c:	50004c00 	.word	0x50004c00
3400ad70:	52001400 	.word	0x52001400
3400ad74:	50007800 	.word	0x50007800
3400ad78:	50007c00 	.word	0x50007c00
3400ad7c:	52001800 	.word	0x52001800
3400ad80:	52001c00 	.word	0x52001c00
3400ad84:	56000c00 	.word	0x56000c00
3400ad88:	340112e4 	.word	0x340112e4
3400ad8c:	42001000 	.word	0x42001000

3400ad90 <XSPI_ConfigCmd>:
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3400ad90:	6802      	ldr	r2, [r0, #0]
{
3400ad92:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3400ad96:	6813      	ldr	r3, [r2, #0]
{
3400ad98:	4606      	mov	r6, r0
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
3400ad9a:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3400ad9e:	6013      	str	r3, [r2, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
3400ada0:	6883      	ldr	r3, [r0, #8]
{
3400ada2:	460c      	mov	r4, r1
  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
3400ada4:	b97b      	cbnz	r3, 3400adc6 <XSPI_ConfigCmd+0x36>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
3400ada6:	684b      	ldr	r3, [r1, #4]
3400ada8:	f033 4340 	bics.w	r3, r3, #3221225472	@ 0xc0000000
3400adac:	d004      	beq.n	3400adb8 <XSPI_ConfigCmd+0x28>
3400adae:	f640 41a4 	movw	r1, #3236	@ 0xca4
3400adb2:	4876      	ldr	r0, [pc, #472]	@ (3400af8c <XSPI_ConfigCmd+0x1fc>)
3400adb4:	f7f6 fc98 	bl	340016e8 <assert_failed>
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
3400adb8:	6832      	ldr	r2, [r6, #0]
3400adba:	6861      	ldr	r1, [r4, #4]
3400adbc:	6813      	ldr	r3, [r2, #0]
3400adbe:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
3400adc2:	430b      	orrs	r3, r1
3400adc4:	6013      	str	r3, [r2, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3400adc6:	6823      	ldr	r3, [r4, #0]
  {
    ccr_reg = &(hxspi->Instance->WCCR);
3400adc8:	6831      	ldr	r1, [r6, #0]
  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3400adca:	2b02      	cmp	r3, #2
3400adcc:	d158      	bne.n	3400ae80 <XSPI_ConfigCmd+0xf0>
    ccr_reg = &(hxspi->Instance->WCCR);
3400adce:	f501 72c0 	add.w	r2, r1, #384	@ 0x180
    tcr_reg = &(hxspi->Instance->WTCR);
3400add2:	f501 70c4 	add.w	r0, r1, #392	@ 0x188
    ir_reg  = &(hxspi->Instance->WIR);
3400add6:	f501 75c8 	add.w	r5, r1, #400	@ 0x190
    abr_reg = &(hxspi->Instance->WABR);
3400adda:	f501 73d0 	add.w	r3, r1, #416	@ 0x1a0
    ir_reg  = &(hxspi->Instance->IR);
    abr_reg = &(hxspi->Instance->ABR);
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
3400adde:	6ca7      	ldr	r7, [r4, #72]	@ 0x48
3400ade0:	6017      	str	r7, [r2, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
3400ade2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
3400ade4:	b167      	cbz	r7, 3400ae00 <XSPI_ConfigCmd+0x70>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
3400ade6:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
3400ade8:	601f      	str	r7, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
3400adea:	6b67      	ldr	r7, [r4, #52]	@ 0x34
3400adec:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400adee:	f8d2 c000 	ldr.w	ip, [r2]
3400adf2:	433b      	orrs	r3, r7
3400adf4:	6b27      	ldr	r7, [r4, #48]	@ 0x30
3400adf6:	433b      	orrs	r3, r7
3400adf8:	f42c 177c 	bic.w	r7, ip, #4128768	@ 0x3f0000
3400adfc:	433b      	orrs	r3, r7
3400adfe:	6013      	str	r3, [r2, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
3400ae00:	6803      	ldr	r3, [r0, #0]
3400ae02:	6c67      	ldr	r7, [r4, #68]	@ 0x44
3400ae04:	f023 031f 	bic.w	r3, r3, #31
3400ae08:	433b      	orrs	r3, r7
3400ae0a:	6003      	str	r3, [r0, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3400ae0c:	f8d4 e038 	ldr.w	lr, [r4, #56]	@ 0x38
3400ae10:	f1be 0f00 	cmp.w	lr, #0
3400ae14:	d00e      	beq.n	3400ae34 <XSPI_ConfigCmd+0xa4>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3400ae16:	6823      	ldr	r3, [r4, #0]
3400ae18:	b913      	cbnz	r3, 3400ae20 <XSPI_ConfigCmd+0x90>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
3400ae1a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
3400ae1c:	3b01      	subs	r3, #1
3400ae1e:	640b      	str	r3, [r1, #64]	@ 0x40
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
3400ae20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3400ae22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
3400ae26:	d13f      	bne.n	3400aea8 <XSPI_ConfigCmd+0x118>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3400ae28:	f8d1 3108 	ldr.w	r3, [r1, #264]	@ 0x108
3400ae2c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3400ae30:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
3400ae34:	68e3      	ldr	r3, [r4, #12]
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3400ae36:	f8d4 901c 	ldr.w	r9, [r4, #28]
  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
3400ae3a:	2b00      	cmp	r3, #0
3400ae3c:	f000 8083 	beq.w	3400af46 <XSPI_ConfigCmd+0x1b6>
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3400ae40:	e9d4 c804 	ldrd	ip, r8, [r4, #16]
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3400ae44:	f1b9 0f00 	cmp.w	r9, #0
3400ae48:	d053      	beq.n	3400aef2 <XSPI_ConfigCmd+0x162>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3400ae4a:	e9d4 0708 	ldrd	r0, r7, [r4, #32]
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3400ae4e:	f1be 0f00 	cmp.w	lr, #0
3400ae52:	d032      	beq.n	3400aeba <XSPI_ConfigCmd+0x12a>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3400ae54:	ea4e 0303 	orr.w	r3, lr, r3
3400ae58:	ea43 0309 	orr.w	r3, r3, r9
3400ae5c:	ea43 0308 	orr.w	r3, r3, r8
3400ae60:	ea43 030c 	orr.w	r3, r3, ip
3400ae64:	433b      	orrs	r3, r7
3400ae66:	4303      	orrs	r3, r0
3400ae68:	6c20      	ldr	r0, [r4, #64]	@ 0x40
3400ae6a:	6816      	ldr	r6, [r2, #0]
3400ae6c:	4303      	orrs	r3, r0
3400ae6e:	4848      	ldr	r0, [pc, #288]	@ (3400af90 <XSPI_ConfigCmd+0x200>)
3400ae70:	4030      	ands	r0, r6
3400ae72:	4303      	orrs	r3, r0

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3400ae74:	6013      	str	r3, [r2, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
3400ae76:	68a3      	ldr	r3, [r4, #8]
3400ae78:	602b      	str	r3, [r5, #0]
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
3400ae7a:	69a3      	ldr	r3, [r4, #24]
3400ae7c:	648b      	str	r3, [r1, #72]	@ 0x48
3400ae7e:	e04c      	b.n	3400af1a <XSPI_ConfigCmd+0x18a>
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
3400ae80:	2b03      	cmp	r3, #3
    ccr_reg = &(hxspi->Instance->WPCCR);
3400ae82:	bf01      	itttt	eq
3400ae84:	f501 72a0 	addeq.w	r2, r1, #320	@ 0x140
    tcr_reg = &(hxspi->Instance->WPTCR);
3400ae88:	f501 70a4 	addeq.w	r0, r1, #328	@ 0x148
    ir_reg  = &(hxspi->Instance->WPIR);
3400ae8c:	f501 75a8 	addeq.w	r5, r1, #336	@ 0x150
    abr_reg = &(hxspi->Instance->WPABR);
3400ae90:	f501 73b0 	addeq.w	r3, r1, #352	@ 0x160
    ccr_reg = &(hxspi->Instance->CCR);
3400ae94:	bf1f      	itttt	ne
3400ae96:	f501 7280 	addne.w	r2, r1, #256	@ 0x100
    tcr_reg = &(hxspi->Instance->TCR);
3400ae9a:	f501 7084 	addne.w	r0, r1, #264	@ 0x108
    ir_reg  = &(hxspi->Instance->IR);
3400ae9e:	f501 7588 	addne.w	r5, r1, #272	@ 0x110
    abr_reg = &(hxspi->Instance->ABR);
3400aea2:	f501 7390 	addne.w	r3, r1, #288	@ 0x120
3400aea6:	e79a      	b.n	3400adde <XSPI_ConfigCmd+0x4e>
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
3400aea8:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
3400aeaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3400aeae:	d1c1      	bne.n	3400ae34 <XSPI_ConfigCmd+0xa4>
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
3400aeb0:	f8d1 3108 	ldr.w	r3, [r1, #264]	@ 0x108
3400aeb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
3400aeb8:	e7ba      	b.n	3400ae30 <XSPI_ConfigCmd+0xa0>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3400aeba:	ea43 0309 	orr.w	r3, r3, r9
3400aebe:	f8d2 e000 	ldr.w	lr, [r2]
3400aec2:	ea43 0308 	orr.w	r3, r3, r8
3400aec6:	ea43 030c 	orr.w	r3, r3, ip
3400aeca:	433b      	orrs	r3, r7
3400aecc:	f42e 5e7c 	bic.w	lr, lr, #16128	@ 0x3f00
3400aed0:	4303      	orrs	r3, r0
3400aed2:	f02e 0e3f 	bic.w	lr, lr, #63	@ 0x3f
3400aed6:	ea43 030e 	orr.w	r3, r3, lr
3400aeda:	6013      	str	r3, [r2, #0]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
3400aedc:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
3400aede:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400aee2:	d1c8      	bne.n	3400ae76 <XSPI_ConfigCmd+0xe6>
3400aee4:	6963      	ldr	r3, [r4, #20]
3400aee6:	2b08      	cmp	r3, #8
3400aee8:	d1c5      	bne.n	3400ae76 <XSPI_ConfigCmd+0xe6>
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3400aeea:	6813      	ldr	r3, [r2, #0]
3400aeec:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
3400aef0:	e7c0      	b.n	3400ae74 <XSPI_ConfigCmd+0xe4>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
3400aef2:	6811      	ldr	r1, [r2, #0]
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3400aef4:	f1be 0f00 	cmp.w	lr, #0
3400aef8:	d012      	beq.n	3400af20 <XSPI_ConfigCmd+0x190>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
3400aefa:	ea4e 0303 	orr.w	r3, lr, r3
3400aefe:	6c20      	ldr	r0, [r4, #64]	@ 0x40
3400af00:	ea43 0308 	orr.w	r3, r3, r8
3400af04:	ea43 030c 	orr.w	r3, r3, ip
3400af08:	f021 6170 	bic.w	r1, r1, #251658240	@ 0xf000000
3400af0c:	4303      	orrs	r3, r0
3400af0e:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
3400af12:	430b      	orrs	r3, r1
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3400af14:	6013      	str	r3, [r2, #0]
      *ir_reg = pCmd->Instruction;
3400af16:	68a3      	ldr	r3, [r4, #8]
3400af18:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
3400af1a:	2000      	movs	r0, #0
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
    }
  }

  return status;
}
3400af1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
3400af20:	ea43 0308 	orr.w	r3, r3, r8
3400af24:	ea43 030c 	orr.w	r3, r3, ip
3400af28:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
3400af2c:	430b      	orrs	r3, r1
3400af2e:	6013      	str	r3, [r2, #0]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
3400af30:	6af3      	ldr	r3, [r6, #44]	@ 0x2c
3400af32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400af36:	d1ee      	bne.n	3400af16 <XSPI_ConfigCmd+0x186>
3400af38:	6963      	ldr	r3, [r4, #20]
3400af3a:	2b08      	cmp	r3, #8
3400af3c:	d1eb      	bne.n	3400af16 <XSPI_ConfigCmd+0x186>
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
3400af3e:	6813      	ldr	r3, [r2, #0]
3400af40:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
3400af44:	e7e6      	b.n	3400af14 <XSPI_ConfigCmd+0x184>
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3400af46:	f1b9 0f00 	cmp.w	r9, #0
3400af4a:	d01b      	beq.n	3400af84 <XSPI_ConfigCmd+0x1f4>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
3400af4c:	e9d4 6008 	ldrd	r6, r0, [r4, #32]
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3400af50:	f1be 0f00 	cmp.w	lr, #0
3400af54:	d00d      	beq.n	3400af72 <XSPI_ConfigCmd+0x1e2>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
3400af56:	ea4e 0309 	orr.w	r3, lr, r9
3400af5a:	6815      	ldr	r5, [r2, #0]
3400af5c:	4303      	orrs	r3, r0
3400af5e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
3400af60:	4333      	orrs	r3, r6
3400af62:	4303      	orrs	r3, r0
3400af64:	f025 6070 	bic.w	r0, r5, #251658240	@ 0xf000000
3400af68:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
3400af6c:	4303      	orrs	r3, r0
3400af6e:	6013      	str	r3, [r2, #0]
3400af70:	e783      	b.n	3400ae7a <XSPI_ConfigCmd+0xea>
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
3400af72:	6813      	ldr	r3, [r2, #0]
3400af74:	ea40 0009 	orr.w	r0, r0, r9
3400af78:	4330      	orrs	r0, r6
3400af7a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3400af7e:	4318      	orrs	r0, r3
3400af80:	6010      	str	r0, [r2, #0]
3400af82:	e77a      	b.n	3400ae7a <XSPI_ConfigCmd+0xea>
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3400af84:	2308      	movs	r3, #8
      status = HAL_ERROR;
3400af86:	2001      	movs	r0, #1
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3400af88:	65f3      	str	r3, [r6, #92]	@ 0x5c
3400af8a:	e7c7      	b.n	3400af1c <XSPI_ConfigCmd+0x18c>
3400af8c:	34011319 	.word	0x34011319
3400af90:	f0ffc0c0 	.word	0xf0ffc0c0

3400af94 <XSPI_WaitFlagStateUntilTimeout>:
{
3400af94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400af98:	4604      	mov	r4, r0
3400af9a:	460e      	mov	r6, r1
3400af9c:	4615      	mov	r5, r2
3400af9e:	461f      	mov	r7, r3
3400afa0:	f8dd 8018 	ldr.w	r8, [sp, #24]
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
3400afa4:	6822      	ldr	r2, [r4, #0]
3400afa6:	6a13      	ldr	r3, [r2, #32]
3400afa8:	4233      	tst	r3, r6
3400afaa:	bf14      	ite	ne
3400afac:	2301      	movne	r3, #1
3400afae:	2300      	moveq	r3, #0
3400afb0:	42ab      	cmp	r3, r5
3400afb2:	d101      	bne.n	3400afb8 <XSPI_WaitFlagStateUntilTimeout+0x24>
  return HAL_OK;
3400afb4:	2000      	movs	r0, #0
3400afb6:	e00e      	b.n	3400afd6 <XSPI_WaitFlagStateUntilTimeout+0x42>
    if (Timeout != HAL_MAX_DELAY)
3400afb8:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
3400afbc:	d0f3      	beq.n	3400afa6 <XSPI_WaitFlagStateUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3400afbe:	f7f7 fbb9 	bl	34002734 <HAL_GetTick>
3400afc2:	1bc0      	subs	r0, r0, r7
3400afc4:	4540      	cmp	r0, r8
3400afc6:	d908      	bls.n	3400afda <XSPI_WaitFlagStateUntilTimeout+0x46>
        hxspi->State     = HAL_XSPI_STATE_READY;
3400afc8:	2302      	movs	r3, #2
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
3400afca:	2003      	movs	r0, #3
        hxspi->State     = HAL_XSPI_STATE_READY;
3400afcc:	65a3      	str	r3, [r4, #88]	@ 0x58
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
3400afce:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
3400afd0:	f043 0301 	orr.w	r3, r3, #1
3400afd4:	65e3      	str	r3, [r4, #92]	@ 0x5c
}
3400afd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
3400afda:	f1b8 0f00 	cmp.w	r8, #0
3400afde:	d1e1      	bne.n	3400afa4 <XSPI_WaitFlagStateUntilTimeout+0x10>
3400afe0:	e7f2      	b.n	3400afc8 <XSPI_WaitFlagStateUntilTimeout+0x34>

3400afe2 <HAL_XSPI_MspInit>:
}
3400afe2:	4770      	bx	lr

3400afe4 <HAL_XSPI_Init>:
{
3400afe4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3400afe6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
3400afe8:	f7f7 fba4 	bl	34002734 <HAL_GetTick>
3400afec:	4606      	mov	r6, r0
  if (hxspi == NULL)
3400afee:	2c00      	cmp	r4, #0
3400aff0:	f000 812a 	beq.w	3400b248 <HAL_XSPI_Init+0x264>
    assert_param(IS_XSPI_MEMORY_MODE(hxspi->Init.MemoryMode));
3400aff4:	68a3      	ldr	r3, [r4, #8]
3400aff6:	f033 0340 	bics.w	r3, r3, #64	@ 0x40
3400affa:	d004      	beq.n	3400b006 <HAL_XSPI_Init+0x22>
3400affc:	f240 1161 	movw	r1, #353	@ 0x161
3400b000:	4892      	ldr	r0, [pc, #584]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b002:	f7f6 fb71 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_MEMORY_TYPE(hxspi->Init.MemoryType));
3400b006:	68e3      	ldr	r3, [r4, #12]
3400b008:	f033 7240 	bics.w	r2, r3, #50331648	@ 0x3000000
3400b00c:	d009      	beq.n	3400b022 <HAL_XSPI_Init+0x3e>
3400b00e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
3400b012:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3400b016:	d004      	beq.n	3400b022 <HAL_XSPI_Init+0x3e>
3400b018:	f44f 71b1 	mov.w	r1, #354	@ 0x162
3400b01c:	488b      	ldr	r0, [pc, #556]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b01e:	f7f6 fb63 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_MEMORY_SIZE(hxspi->Init.MemorySize));
3400b022:	6923      	ldr	r3, [r4, #16]
3400b024:	2b1f      	cmp	r3, #31
3400b026:	d904      	bls.n	3400b032 <HAL_XSPI_Init+0x4e>
3400b028:	f240 1163 	movw	r1, #355	@ 0x163
3400b02c:	4887      	ldr	r0, [pc, #540]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b02e:	f7f6 fb5b 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_CS_HIGH_TIME_CYCLE(hxspi->Init.ChipSelectHighTimeCycle));
3400b032:	6963      	ldr	r3, [r4, #20]
3400b034:	3b01      	subs	r3, #1
3400b036:	2b3f      	cmp	r3, #63	@ 0x3f
3400b038:	d904      	bls.n	3400b044 <HAL_XSPI_Init+0x60>
3400b03a:	f44f 71b2 	mov.w	r1, #356	@ 0x164
3400b03e:	4883      	ldr	r0, [pc, #524]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b040:	f7f6 fb52 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_FREE_RUN_CLK(hxspi->Init.FreeRunningClock));
3400b044:	69a3      	ldr	r3, [r4, #24]
3400b046:	f033 0302 	bics.w	r3, r3, #2
3400b04a:	d004      	beq.n	3400b056 <HAL_XSPI_Init+0x72>
3400b04c:	f240 1165 	movw	r1, #357	@ 0x165
3400b050:	487e      	ldr	r0, [pc, #504]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b052:	f7f6 fb49 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_CLOCK_MODE(hxspi->Init.ClockMode));
3400b056:	69e3      	ldr	r3, [r4, #28]
3400b058:	2b01      	cmp	r3, #1
3400b05a:	d904      	bls.n	3400b066 <HAL_XSPI_Init+0x82>
3400b05c:	f44f 71b3 	mov.w	r1, #358	@ 0x166
3400b060:	487a      	ldr	r0, [pc, #488]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b062:	f7f6 fb41 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_WRAP_SIZE(hxspi->Init.WrapSize));
3400b066:	6a23      	ldr	r3, [r4, #32]
3400b068:	f433 3200 	bics.w	r2, r3, #131072	@ 0x20000
3400b06c:	d00c      	beq.n	3400b088 <HAL_XSPI_Init+0xa4>
3400b06e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
3400b072:	d009      	beq.n	3400b088 <HAL_XSPI_Init+0xa4>
3400b074:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
3400b078:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3400b07c:	d004      	beq.n	3400b088 <HAL_XSPI_Init+0xa4>
3400b07e:	f240 1167 	movw	r1, #359	@ 0x167
3400b082:	4872      	ldr	r0, [pc, #456]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b084:	f7f6 fb30 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_CLK_PRESCALER(hxspi->Init.ClockPrescaler));
3400b088:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400b08a:	2bff      	cmp	r3, #255	@ 0xff
3400b08c:	d904      	bls.n	3400b098 <HAL_XSPI_Init+0xb4>
3400b08e:	f44f 71b4 	mov.w	r1, #360	@ 0x168
3400b092:	486e      	ldr	r0, [pc, #440]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b094:	f7f6 fb28 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_SAMPLE_SHIFTING(hxspi->Init.SampleShifting));
3400b098:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
3400b09a:	f033 4380 	bics.w	r3, r3, #1073741824	@ 0x40000000
3400b09e:	d004      	beq.n	3400b0aa <HAL_XSPI_Init+0xc6>
3400b0a0:	f240 1169 	movw	r1, #361	@ 0x169
3400b0a4:	4869      	ldr	r0, [pc, #420]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b0a6:	f7f6 fb1f 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_DHQC(hxspi->Init.DelayHoldQuarterCycle));
3400b0aa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400b0ac:	f033 5380 	bics.w	r3, r3, #268435456	@ 0x10000000
3400b0b0:	d004      	beq.n	3400b0bc <HAL_XSPI_Init+0xd8>
3400b0b2:	f44f 71b5 	mov.w	r1, #362	@ 0x16a
3400b0b6:	4865      	ldr	r0, [pc, #404]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b0b8:	f7f6 fb16 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
3400b0bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
3400b0be:	2b1f      	cmp	r3, #31
3400b0c0:	d904      	bls.n	3400b0cc <HAL_XSPI_Init+0xe8>
3400b0c2:	f240 116b 	movw	r1, #363	@ 0x16b
3400b0c6:	4861      	ldr	r0, [pc, #388]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b0c8:	f7f6 fb0e 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
3400b0cc:	6863      	ldr	r3, [r4, #4]
3400b0ce:	3b01      	subs	r3, #1
3400b0d0:	2b3f      	cmp	r3, #63	@ 0x3f
3400b0d2:	d904      	bls.n	3400b0de <HAL_XSPI_Init+0xfa>
3400b0d4:	f44f 71b6 	mov.w	r1, #364	@ 0x16c
3400b0d8:	485c      	ldr	r0, [pc, #368]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b0da:	f7f6 fb05 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
3400b0de:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3400b0e0:	2bff      	cmp	r3, #255	@ 0xff
3400b0e2:	d904      	bls.n	3400b0ee <HAL_XSPI_Init+0x10a>
3400b0e4:	f240 116d 	movw	r1, #365	@ 0x16d
3400b0e8:	4858      	ldr	r0, [pc, #352]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b0ea:	f7f6 fafd 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
3400b0ee:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
3400b0f0:	f033 7380 	bics.w	r3, r3, #16777216	@ 0x1000000
3400b0f4:	d004      	beq.n	3400b100 <HAL_XSPI_Init+0x11c>
3400b0f6:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
3400b0fa:	4854      	ldr	r0, [pc, #336]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b0fc:	f7f6 faf4 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_EXTENDMEM(hxspi->Init.MemoryExtended));
3400b100:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3400b102:	f433 1300 	bics.w	r3, r3, #2097152	@ 0x200000
3400b106:	d004      	beq.n	3400b112 <HAL_XSPI_Init+0x12e>
3400b108:	f240 116f 	movw	r1, #367	@ 0x16f
3400b10c:	484f      	ldr	r0, [pc, #316]	@ (3400b24c <HAL_XSPI_Init+0x268>)
3400b10e:	f7f6 faeb 	bl	340016e8 <assert_failed>
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3400b112:	2300      	movs	r3, #0
3400b114:	65e3      	str	r3, [r4, #92]	@ 0x5c
    if (hxspi->State == HAL_XSPI_STATE_RESET)
3400b116:	6da7      	ldr	r7, [r4, #88]	@ 0x58
3400b118:	2f00      	cmp	r7, #0
3400b11a:	f040 8087 	bne.w	3400b22c <HAL_XSPI_Init+0x248>
      HAL_XSPI_MspInit(hxspi);
3400b11e:	4620      	mov	r0, r4
3400b120:	f7ff ff5f 	bl	3400afe2 <HAL_XSPI_MspInit>
  hxspi->Timeout = Timeout;
3400b124:	f241 3288 	movw	r2, #5000	@ 0x1388
      MODIFY_REG(hxspi->Instance->DCR1,
3400b128:	69e3      	ldr	r3, [r4, #28]
3400b12a:	68e5      	ldr	r5, [r4, #12]
3400b12c:	6821      	ldr	r1, [r4, #0]
3400b12e:	431d      	orrs	r5, r3
3400b130:	6923      	ldr	r3, [r4, #16]
3400b132:	6888      	ldr	r0, [r1, #8]
3400b134:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
3400b138:	4b45      	ldr	r3, [pc, #276]	@ (3400b250 <HAL_XSPI_Init+0x26c>)
  hxspi->Timeout = Timeout;
3400b13a:	6622      	str	r2, [r4, #96]	@ 0x60
      MODIFY_REG(hxspi->Instance->DCR1,
3400b13c:	4003      	ands	r3, r0
3400b13e:	431d      	orrs	r5, r3
3400b140:	6963      	ldr	r3, [r4, #20]
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
3400b142:	6a20      	ldr	r0, [r4, #32]
      MODIFY_REG(hxspi->Instance->DCR1,
3400b144:	3b01      	subs	r3, #1
3400b146:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
3400b14a:	608d      	str	r5, [r1, #8]
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
3400b14c:	68cb      	ldr	r3, [r1, #12]
3400b14e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
3400b152:	4303      	orrs	r3, r0
3400b154:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
3400b156:	690b      	ldr	r3, [r1, #16]
3400b158:	6b20      	ldr	r0, [r4, #48]	@ 0x30
3400b15a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
3400b15e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
3400b162:	610b      	str	r3, [r1, #16]
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
3400b164:	690b      	ldr	r3, [r1, #16]
3400b166:	6b60      	ldr	r0, [r4, #52]	@ 0x34
3400b168:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
3400b16c:	4303      	orrs	r3, r0
3400b16e:	610b      	str	r3, [r1, #16]
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3400b170:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
3400b172:	6860      	ldr	r0, [r4, #4]
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
3400b174:	614b      	str	r3, [r1, #20]
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
3400b176:	680b      	ldr	r3, [r1, #0]
3400b178:	3801      	subs	r0, #1
3400b17a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
3400b17e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
3400b182:	600b      	str	r3, [r1, #0]
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3400b184:	4620      	mov	r0, r4
3400b186:	9200      	str	r2, [sp, #0]
3400b188:	4633      	mov	r3, r6
3400b18a:	463a      	mov	r2, r7
3400b18c:	2120      	movs	r1, #32
3400b18e:	f7ff ff01 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
3400b192:	2800      	cmp	r0, #0
3400b194:	d156      	bne.n	3400b244 <HAL_XSPI_Init+0x260>
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3400b196:	6823      	ldr	r3, [r4, #0]
3400b198:	6a61      	ldr	r1, [r4, #36]	@ 0x24
3400b19a:	68da      	ldr	r2, [r3, #12]
3400b19c:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
3400b1a0:	430a      	orrs	r2, r1
3400b1a2:	60da      	str	r2, [r3, #12]
        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
3400b1a4:	4a2b      	ldr	r2, [pc, #172]	@ (3400b254 <HAL_XSPI_Init+0x270>)
3400b1a6:	4293      	cmp	r3, r2
3400b1a8:	d042      	beq.n	3400b230 <HAL_XSPI_Init+0x24c>
3400b1aa:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400b1ae:	4293      	cmp	r3, r2
3400b1b0:	d03e      	beq.n	3400b230 <HAL_XSPI_Init+0x24c>
3400b1b2:	4a29      	ldr	r2, [pc, #164]	@ (3400b258 <HAL_XSPI_Init+0x274>)
3400b1b4:	4293      	cmp	r3, r2
3400b1b6:	d03b      	beq.n	3400b230 <HAL_XSPI_Init+0x24c>
3400b1b8:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400b1bc:	4293      	cmp	r3, r2
3400b1be:	d037      	beq.n	3400b230 <HAL_XSPI_Init+0x24c>
3400b1c0:	4a26      	ldr	r2, [pc, #152]	@ (3400b25c <HAL_XSPI_Init+0x278>)
3400b1c2:	4293      	cmp	r3, r2
3400b1c4:	d034      	beq.n	3400b230 <HAL_XSPI_Init+0x24c>
3400b1c6:	f102 4270 	add.w	r2, r2, #4026531840	@ 0xf0000000
3400b1ca:	4293      	cmp	r3, r2
3400b1cc:	d030      	beq.n	3400b230 <HAL_XSPI_Init+0x24c>
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
3400b1ce:	6823      	ldr	r3, [r4, #0]
3400b1d0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
3400b1d2:	6819      	ldr	r1, [r3, #0]
3400b1d4:	68a2      	ldr	r2, [r4, #8]
3400b1d6:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
3400b1da:	4302      	orrs	r2, r0
3400b1dc:	f021 0140 	bic.w	r1, r1, #64	@ 0x40
3400b1e0:	430a      	orrs	r2, r1
3400b1e2:	601a      	str	r2, [r3, #0]
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
3400b1e4:	f8d3 1108 	ldr.w	r1, [r3, #264]	@ 0x108
3400b1e8:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
3400b1ec:	f021 41a0 	bic.w	r1, r1, #1342177280	@ 0x50000000
3400b1f0:	4302      	orrs	r2, r0
3400b1f2:	430a      	orrs	r2, r1
3400b1f4:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
        HAL_XSPI_ENABLE(hxspi);
3400b1f8:	681a      	ldr	r2, [r3, #0]
3400b1fa:	f042 0201 	orr.w	r2, r2, #1
3400b1fe:	601a      	str	r2, [r3, #0]
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
3400b200:	69a2      	ldr	r2, [r4, #24]
3400b202:	2a02      	cmp	r2, #2
3400b204:	d103      	bne.n	3400b20e <HAL_XSPI_Init+0x22a>
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
3400b206:	689a      	ldr	r2, [r3, #8]
3400b208:	f042 0202 	orr.w	r2, r2, #2
3400b20c:	609a      	str	r2, [r3, #8]
        if (hxspi->Init.MemoryExtended == HAL_XSPI_CSSEL_HW)
3400b20e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
3400b210:	f5b2 1f00 	cmp.w	r2, #2097152	@ 0x200000
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_EXTENDMEM);
3400b214:	bf02      	ittt	eq
3400b216:	689a      	ldreq	r2, [r3, #8]
3400b218:	f442 1200 	orreq.w	r2, r2, #2097152	@ 0x200000
3400b21c:	609a      	streq	r2, [r3, #8]
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b21e:	68e3      	ldr	r3, [r4, #12]
3400b220:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
3400b224:	bf0c      	ite	eq
3400b226:	2301      	moveq	r3, #1
          hxspi->State = HAL_XSPI_STATE_READY;
3400b228:	2302      	movne	r3, #2
3400b22a:	65a3      	str	r3, [r4, #88]	@ 0x58
  HAL_StatusTypeDef status = HAL_OK;
3400b22c:	2000      	movs	r0, #0
3400b22e:	e009      	b.n	3400b244 <HAL_XSPI_Init+0x260>
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3400b230:	6e23      	ldr	r3, [r4, #96]	@ 0x60
3400b232:	2200      	movs	r2, #0
3400b234:	9300      	str	r3, [sp, #0]
3400b236:	2120      	movs	r1, #32
3400b238:	4633      	mov	r3, r6
3400b23a:	4620      	mov	r0, r4
3400b23c:	f7ff feaa 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
          if (status != HAL_OK)
3400b240:	2800      	cmp	r0, #0
3400b242:	d0c4      	beq.n	3400b1ce <HAL_XSPI_Init+0x1ea>
}
3400b244:	b003      	add	sp, #12
3400b246:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_ERROR;
3400b248:	2001      	movs	r0, #1
3400b24a:	e7fb      	b.n	3400b244 <HAL_XSPI_Init+0x260>
3400b24c:	34011319 	.word	0x34011319
3400b250:	f8e0c0fc 	.word	0xf8e0c0fc
3400b254:	58025000 	.word	0x58025000
3400b258:	5802a000 	.word	0x5802a000
3400b25c:	5802d000 	.word	0x5802d000

3400b260 <HAL_XSPI_Command>:
{
3400b260:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3400b262:	460c      	mov	r4, r1
3400b264:	4605      	mov	r5, r0
3400b266:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
3400b268:	f7f7 fa64 	bl	34002734 <HAL_GetTick>
  assert_param(IS_XSPI_OPERATION_TYPE(pCmd->OperationType));
3400b26c:	6823      	ldr	r3, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
3400b26e:	4606      	mov	r6, r0
  assert_param(IS_XSPI_OPERATION_TYPE(pCmd->OperationType));
3400b270:	2b03      	cmp	r3, #3
3400b272:	d904      	bls.n	3400b27e <HAL_XSPI_Command+0x1e>
3400b274:	f240 313e 	movw	r1, #830	@ 0x33e
3400b278:	4884      	ldr	r0, [pc, #528]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b27a:	f7f6 fa35 	bl	340016e8 <assert_failed>
  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
3400b27e:	68ab      	ldr	r3, [r5, #8]
3400b280:	b943      	cbnz	r3, 3400b294 <HAL_XSPI_Command+0x34>
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
3400b282:	6863      	ldr	r3, [r4, #4]
3400b284:	f033 4340 	bics.w	r3, r3, #3221225472	@ 0xc0000000
3400b288:	d004      	beq.n	3400b294 <HAL_XSPI_Command+0x34>
3400b28a:	f240 3141 	movw	r1, #833	@ 0x341
3400b28e:	487f      	ldr	r0, [pc, #508]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b290:	f7f6 fa2a 	bl	340016e8 <assert_failed>
  assert_param(IS_XSPI_INSTRUCTION_MODE(pCmd->InstructionMode));
3400b294:	68e3      	ldr	r3, [r4, #12]
3400b296:	2b04      	cmp	r3, #4
3400b298:	d904      	bls.n	3400b2a4 <HAL_XSPI_Command+0x44>
3400b29a:	f44f 7151 	mov.w	r1, #836	@ 0x344
3400b29e:	487b      	ldr	r0, [pc, #492]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b2a0:	f7f6 fa22 	bl	340016e8 <assert_failed>
  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
3400b2a4:	68e3      	ldr	r3, [r4, #12]
3400b2a6:	b18b      	cbz	r3, 3400b2cc <HAL_XSPI_Command+0x6c>
    assert_param(IS_XSPI_INSTRUCTION_WIDTH(pCmd->InstructionWidth));
3400b2a8:	6923      	ldr	r3, [r4, #16]
3400b2aa:	f033 0330 	bics.w	r3, r3, #48	@ 0x30
3400b2ae:	d004      	beq.n	3400b2ba <HAL_XSPI_Command+0x5a>
3400b2b0:	f240 3147 	movw	r1, #839	@ 0x347
3400b2b4:	4875      	ldr	r0, [pc, #468]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b2b6:	f7f6 fa17 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_INSTRUCTION_DTR_MODE(pCmd->InstructionDTRMode));
3400b2ba:	6963      	ldr	r3, [r4, #20]
3400b2bc:	f033 0308 	bics.w	r3, r3, #8
3400b2c0:	d004      	beq.n	3400b2cc <HAL_XSPI_Command+0x6c>
3400b2c2:	f44f 7152 	mov.w	r1, #840	@ 0x348
3400b2c6:	4871      	ldr	r0, [pc, #452]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b2c8:	f7f6 fa0e 	bl	340016e8 <assert_failed>
  assert_param(IS_XSPI_ADDRESS_MODE(pCmd->AddressMode));
3400b2cc:	69e3      	ldr	r3, [r4, #28]
3400b2ce:	b303      	cbz	r3, 3400b312 <HAL_XSPI_Command+0xb2>
3400b2d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
3400b2d4:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
3400b2d8:	d10d      	bne.n	3400b2f6 <HAL_XSPI_Command+0x96>
    assert_param(IS_XSPI_ADDRESS_WIDTH(pCmd->AddressWidth));
3400b2da:	6a23      	ldr	r3, [r4, #32]
3400b2dc:	f433 5340 	bics.w	r3, r3, #12288	@ 0x3000
3400b2e0:	d12c      	bne.n	3400b33c <HAL_XSPI_Command+0xdc>
    assert_param(IS_XSPI_ADDRESS_DTR_MODE(pCmd->AddressDTRMode));
3400b2e2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
3400b2e4:	f433 6300 	bics.w	r3, r3, #2048	@ 0x800
3400b2e8:	d013      	beq.n	3400b312 <HAL_XSPI_Command+0xb2>
3400b2ea:	f240 314f 	movw	r1, #847	@ 0x34f
3400b2ee:	4867      	ldr	r0, [pc, #412]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b2f0:	f7f6 f9fa 	bl	340016e8 <assert_failed>
3400b2f4:	e00d      	b.n	3400b312 <HAL_XSPI_Command+0xb2>
  assert_param(IS_XSPI_ADDRESS_MODE(pCmd->AddressMode));
3400b2f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400b2fa:	d0ee      	beq.n	3400b2da <HAL_XSPI_Command+0x7a>
3400b2fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
3400b300:	d0eb      	beq.n	3400b2da <HAL_XSPI_Command+0x7a>
3400b302:	f240 314b 	movw	r1, #843	@ 0x34b
3400b306:	4861      	ldr	r0, [pc, #388]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b308:	f7f6 f9ee 	bl	340016e8 <assert_failed>
  if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
3400b30c:	69e3      	ldr	r3, [r4, #28]
3400b30e:	2b00      	cmp	r3, #0
3400b310:	d1e3      	bne.n	3400b2da <HAL_XSPI_Command+0x7a>
  assert_param(IS_XSPI_ALT_BYTES_MODE(pCmd->AlternateBytesMode));
3400b312:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400b314:	b333      	cbz	r3, 3400b364 <HAL_XSPI_Command+0x104>
3400b316:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
3400b31a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
3400b31e:	d113      	bne.n	3400b348 <HAL_XSPI_Command+0xe8>
    assert_param(IS_XSPI_ALT_BYTES_WIDTH(pCmd->AlternateBytesWidth));
3400b320:	6b23      	ldr	r3, [r4, #48]	@ 0x30
3400b322:	f433 1340 	bics.w	r3, r3, #3145728	@ 0x300000
3400b326:	d13d      	bne.n	3400b3a4 <HAL_XSPI_Command+0x144>
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
3400b328:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3400b32a:	f433 2300 	bics.w	r3, r3, #524288	@ 0x80000
3400b32e:	d019      	beq.n	3400b364 <HAL_XSPI_Command+0x104>
3400b330:	f240 3156 	movw	r1, #854	@ 0x356
3400b334:	4855      	ldr	r0, [pc, #340]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b336:	f7f6 f9d7 	bl	340016e8 <assert_failed>
3400b33a:	e013      	b.n	3400b364 <HAL_XSPI_Command+0x104>
    assert_param(IS_XSPI_ADDRESS_WIDTH(pCmd->AddressWidth));
3400b33c:	f240 314e 	movw	r1, #846	@ 0x34e
3400b340:	4852      	ldr	r0, [pc, #328]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b342:	f7f6 f9d1 	bl	340016e8 <assert_failed>
3400b346:	e7cc      	b.n	3400b2e2 <HAL_XSPI_Command+0x82>
  assert_param(IS_XSPI_ALT_BYTES_MODE(pCmd->AlternateBytesMode));
3400b348:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
3400b34c:	d0e8      	beq.n	3400b320 <HAL_XSPI_Command+0xc0>
3400b34e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
3400b352:	d0e5      	beq.n	3400b320 <HAL_XSPI_Command+0xc0>
3400b354:	f240 3152 	movw	r1, #850	@ 0x352
3400b358:	484c      	ldr	r0, [pc, #304]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b35a:	f7f6 f9c5 	bl	340016e8 <assert_failed>
  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
3400b35e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400b360:	2b00      	cmp	r3, #0
3400b362:	d1dd      	bne.n	3400b320 <HAL_XSPI_Command+0xc0>
  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));
3400b364:	68eb      	ldr	r3, [r5, #12]
3400b366:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
3400b368:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3400b36c:	d120      	bne.n	3400b3b0 <HAL_XSPI_Command+0x150>
3400b36e:	b389      	cbz	r1, 3400b3d4 <HAL_XSPI_Command+0x174>
3400b370:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
3400b374:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
3400b378:	d124      	bne.n	3400b3c4 <HAL_XSPI_Command+0x164>
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3400b37a:	6823      	ldr	r3, [r4, #0]
3400b37c:	2b00      	cmp	r3, #0
3400b37e:	d03d      	beq.n	3400b3fc <HAL_XSPI_Command+0x19c>
    assert_param(IS_XSPI_DATA_DTR_MODE(pCmd->DataDTRMode));
3400b380:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3400b382:	f033 6300 	bics.w	r3, r3, #134217728	@ 0x8000000
3400b386:	d004      	beq.n	3400b392 <HAL_XSPI_Command+0x132>
3400b388:	f240 3161 	movw	r1, #865	@ 0x361
3400b38c:	483f      	ldr	r0, [pc, #252]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b38e:	f7f6 f9ab 	bl	340016e8 <assert_failed>
    assert_param(IS_XSPI_DUMMY_CYCLES(pCmd->DummyCycles));
3400b392:	6c63      	ldr	r3, [r4, #68]	@ 0x44
3400b394:	2b1f      	cmp	r3, #31
3400b396:	d91d      	bls.n	3400b3d4 <HAL_XSPI_Command+0x174>
3400b398:	f240 3162 	movw	r1, #866	@ 0x362
3400b39c:	483b      	ldr	r0, [pc, #236]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b39e:	f7f6 f9a3 	bl	340016e8 <assert_failed>
3400b3a2:	e017      	b.n	3400b3d4 <HAL_XSPI_Command+0x174>
    assert_param(IS_XSPI_ALT_BYTES_WIDTH(pCmd->AlternateBytesWidth));
3400b3a4:	f240 3155 	movw	r1, #853	@ 0x355
3400b3a8:	4838      	ldr	r0, [pc, #224]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b3aa:	f7f6 f99d 	bl	340016e8 <assert_failed>
3400b3ae:	e7bb      	b.n	3400b328 <HAL_XSPI_Command+0xc8>
  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));
3400b3b0:	b181      	cbz	r1, 3400b3d4 <HAL_XSPI_Command+0x174>
3400b3b2:	f021 7300 	bic.w	r3, r1, #33554432	@ 0x2000000
3400b3b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400b3ba:	d0de      	beq.n	3400b37a <HAL_XSPI_Command+0x11a>
3400b3bc:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
3400b3c0:	d1d6      	bne.n	3400b370 <HAL_XSPI_Command+0x110>
3400b3c2:	e7da      	b.n	3400b37a <HAL_XSPI_Command+0x11a>
3400b3c4:	f240 3159 	movw	r1, #857	@ 0x359
3400b3c8:	4830      	ldr	r0, [pc, #192]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b3ca:	f7f6 f98d 	bl	340016e8 <assert_failed>
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
3400b3ce:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
3400b3d0:	2b00      	cmp	r3, #0
3400b3d2:	d1d2      	bne.n	3400b37a <HAL_XSPI_Command+0x11a>
  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));
3400b3d4:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
3400b3d6:	f033 5300 	bics.w	r3, r3, #536870912	@ 0x20000000
3400b3da:	d004      	beq.n	3400b3e6 <HAL_XSPI_Command+0x186>
3400b3dc:	f240 3165 	movw	r1, #869	@ 0x365
3400b3e0:	482a      	ldr	r0, [pc, #168]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b3e2:	f7f6 f981 	bl	340016e8 <assert_failed>
  state = hxspi->State;
3400b3e6:	6dab      	ldr	r3, [r5, #88]	@ 0x58
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
3400b3e8:	2b02      	cmp	r3, #2
3400b3ea:	d110      	bne.n	3400b40e <HAL_XSPI_Command+0x1ae>
3400b3ec:	68eb      	ldr	r3, [r5, #12]
3400b3ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
3400b3f2:	d112      	bne.n	3400b41a <HAL_XSPI_Command+0x1ba>
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b3f4:	2310      	movs	r3, #16
    status = HAL_ERROR;
3400b3f6:	2001      	movs	r0, #1
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b3f8:	65eb      	str	r3, [r5, #92]	@ 0x5c
3400b3fa:	e028      	b.n	3400b44e <HAL_XSPI_Command+0x1ee>
      assert_param(IS_XSPI_DATA_LENGTH(pCmd->DataLength));
3400b3fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
3400b3fe:	2b00      	cmp	r3, #0
3400b400:	d1be      	bne.n	3400b380 <HAL_XSPI_Command+0x120>
3400b402:	f240 315f 	movw	r1, #863	@ 0x35f
3400b406:	4821      	ldr	r0, [pc, #132]	@ (3400b48c <HAL_XSPI_Command+0x22c>)
3400b408:	f7f6 f96e 	bl	340016e8 <assert_failed>
3400b40c:	e7b8      	b.n	3400b380 <HAL_XSPI_Command+0x120>
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
3400b40e:	2b14      	cmp	r3, #20
3400b410:	d11f      	bne.n	3400b452 <HAL_XSPI_Command+0x1f2>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
3400b412:	6823      	ldr	r3, [r4, #0]
3400b414:	3b02      	subs	r3, #2
3400b416:	2b01      	cmp	r3, #1
3400b418:	d8ec      	bhi.n	3400b3f4 <HAL_XSPI_Command+0x194>
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3400b41a:	4633      	mov	r3, r6
3400b41c:	2200      	movs	r2, #0
3400b41e:	2120      	movs	r1, #32
3400b420:	4628      	mov	r0, r5
3400b422:	9700      	str	r7, [sp, #0]
3400b424:	f7ff fdb6 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
3400b428:	bb70      	cbnz	r0, 3400b488 <HAL_XSPI_Command+0x228>
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
3400b42a:	65e8      	str	r0, [r5, #92]	@ 0x5c
      status = XSPI_ConfigCmd(hxspi, pCmd);
3400b42c:	4621      	mov	r1, r4
3400b42e:	4628      	mov	r0, r5
3400b430:	f7ff fcae 	bl	3400ad90 <XSPI_ConfigCmd>
      if (status == HAL_OK)
3400b434:	b958      	cbnz	r0, 3400b44e <HAL_XSPI_Command+0x1ee>
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
3400b436:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
3400b438:	b99b      	cbnz	r3, 3400b462 <HAL_XSPI_Command+0x202>
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3400b43a:	4602      	mov	r2, r0
3400b43c:	4633      	mov	r3, r6
3400b43e:	2120      	movs	r1, #32
3400b440:	4628      	mov	r0, r5
3400b442:	9700      	str	r7, [sp, #0]
3400b444:	f7ff fda6 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3400b448:	2202      	movs	r2, #2
3400b44a:	682b      	ldr	r3, [r5, #0]
3400b44c:	625a      	str	r2, [r3, #36]	@ 0x24
}
3400b44e:	b003      	add	sp, #12
3400b450:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
3400b452:	2b24      	cmp	r3, #36	@ 0x24
3400b454:	d1ce      	bne.n	3400b3f4 <HAL_XSPI_Command+0x194>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
3400b456:	6823      	ldr	r3, [r4, #0]
3400b458:	f023 0302 	bic.w	r3, r3, #2
3400b45c:	2b01      	cmp	r3, #1
3400b45e:	d1c9      	bne.n	3400b3f4 <HAL_XSPI_Command+0x194>
3400b460:	e7db      	b.n	3400b41a <HAL_XSPI_Command+0x1ba>
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
3400b462:	6823      	ldr	r3, [r4, #0]
3400b464:	b90b      	cbnz	r3, 3400b46a <HAL_XSPI_Command+0x20a>
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
3400b466:	2304      	movs	r3, #4
3400b468:	e005      	b.n	3400b476 <HAL_XSPI_Command+0x216>
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
3400b46a:	2b01      	cmp	r3, #1
3400b46c:	d105      	bne.n	3400b47a <HAL_XSPI_Command+0x21a>
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
3400b46e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
3400b470:	2b24      	cmp	r3, #36	@ 0x24
3400b472:	d0f8      	beq.n	3400b466 <HAL_XSPI_Command+0x206>
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
3400b474:	2314      	movs	r3, #20
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
3400b476:	65ab      	str	r3, [r5, #88]	@ 0x58
3400b478:	e7e9      	b.n	3400b44e <HAL_XSPI_Command+0x1ee>
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
3400b47a:	2b02      	cmp	r3, #2
3400b47c:	d1e7      	bne.n	3400b44e <HAL_XSPI_Command+0x1ee>
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
3400b47e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
3400b480:	2b14      	cmp	r3, #20
3400b482:	d0f0      	beq.n	3400b466 <HAL_XSPI_Command+0x206>
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
3400b484:	2324      	movs	r3, #36	@ 0x24
3400b486:	e7f6      	b.n	3400b476 <HAL_XSPI_Command+0x216>
      status = HAL_BUSY;
3400b488:	2002      	movs	r0, #2
3400b48a:	e7e0      	b.n	3400b44e <HAL_XSPI_Command+0x1ee>
3400b48c:	34011319 	.word	0x34011319

3400b490 <HAL_XSPI_Transmit>:
{
3400b490:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
3400b494:	4604      	mov	r4, r0
3400b496:	4688      	mov	r8, r1
3400b498:	4616      	mov	r6, r2
  uint32_t tickstart = HAL_GetTick();
3400b49a:	f7f7 f94b 	bl	34002734 <HAL_GetTick>
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3400b49e:	6827      	ldr	r7, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
3400b4a0:	4605      	mov	r5, r0
  if (pData == NULL)
3400b4a2:	f1b8 0f00 	cmp.w	r8, #0
3400b4a6:	d103      	bne.n	3400b4b0 <HAL_XSPI_Transmit+0x20>
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3400b4a8:	2308      	movs	r3, #8
    status = HAL_ERROR;
3400b4aa:	2001      	movs	r0, #1
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b4ac:	65e3      	str	r3, [r4, #92]	@ 0x5c
3400b4ae:	e02e      	b.n	3400b50e <HAL_XSPI_Transmit+0x7e>
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3400b4b0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3400b4b2:	2b04      	cmp	r3, #4
3400b4b4:	d12e      	bne.n	3400b514 <HAL_XSPI_Transmit+0x84>
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3400b4b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
      hxspi->pBuffPtr  = (uint8_t *)pData;
3400b4b8:	f8c4 8044 	str.w	r8, [r4, #68]	@ 0x44
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3400b4bc:	3301      	adds	r3, #1
3400b4be:	64e3      	str	r3, [r4, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3400b4c0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400b4c2:	64a3      	str	r3, [r4, #72]	@ 0x48
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
3400b4c4:	683b      	ldr	r3, [r7, #0]
3400b4c6:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3400b4ca:	603b      	str	r3, [r7, #0]
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
3400b4cc:	462b      	mov	r3, r5
3400b4ce:	2201      	movs	r2, #1
3400b4d0:	2104      	movs	r1, #4
3400b4d2:	4620      	mov	r0, r4
3400b4d4:	9600      	str	r6, [sp, #0]
3400b4d6:	f7ff fd5d 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
3400b4da:	b9c0      	cbnz	r0, 3400b50e <HAL_XSPI_Transmit+0x7e>
        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
3400b4dc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
3400b4de:	781b      	ldrb	r3, [r3, #0]
3400b4e0:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
        hxspi->pBuffPtr++;
3400b4e4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
3400b4e6:	3301      	adds	r3, #1
3400b4e8:	6463      	str	r3, [r4, #68]	@ 0x44
        hxspi->XferCount--;
3400b4ea:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400b4ec:	3b01      	subs	r3, #1
3400b4ee:	64e3      	str	r3, [r4, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3400b4f0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400b4f2:	2b00      	cmp	r3, #0
3400b4f4:	d1ea      	bne.n	3400b4cc <HAL_XSPI_Transmit+0x3c>
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3400b4f6:	462b      	mov	r3, r5
3400b4f8:	2201      	movs	r2, #1
3400b4fa:	2102      	movs	r1, #2
3400b4fc:	4620      	mov	r0, r4
3400b4fe:	9600      	str	r6, [sp, #0]
3400b500:	f7ff fd48 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
3400b504:	b918      	cbnz	r0, 3400b50e <HAL_XSPI_Transmit+0x7e>
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3400b506:	2302      	movs	r3, #2
3400b508:	6822      	ldr	r2, [r4, #0]
3400b50a:	6253      	str	r3, [r2, #36]	@ 0x24
          hxspi->State = HAL_XSPI_STATE_READY;
3400b50c:	65a3      	str	r3, [r4, #88]	@ 0x58
}
3400b50e:	b002      	add	sp, #8
3400b510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b514:	2310      	movs	r3, #16
3400b516:	e7c8      	b.n	3400b4aa <HAL_XSPI_Transmit+0x1a>

3400b518 <HAL_XSPI_Receive>:
{
3400b518:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
3400b51c:	4604      	mov	r4, r0
3400b51e:	4616      	mov	r6, r2
3400b520:	4688      	mov	r8, r1
  uint32_t tickstart = HAL_GetTick();
3400b522:	f7f7 f907 	bl	34002734 <HAL_GetTick>
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
3400b526:	6825      	ldr	r5, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
3400b528:	4607      	mov	r7, r0
  uint32_t addr_reg = hxspi->Instance->AR;
3400b52a:	6caa      	ldr	r2, [r5, #72]	@ 0x48
  uint32_t ir_reg = hxspi->Instance->IR;
3400b52c:	f8d5 0110 	ldr.w	r0, [r5, #272]	@ 0x110
  if (pData == NULL)
3400b530:	f1b8 0f00 	cmp.w	r8, #0
3400b534:	d103      	bne.n	3400b53e <HAL_XSPI_Receive+0x26>
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
3400b536:	2308      	movs	r3, #8
    status = HAL_ERROR;
3400b538:	2001      	movs	r0, #1
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b53a:	65e3      	str	r3, [r4, #92]	@ 0x5c
3400b53c:	e035      	b.n	3400b5aa <HAL_XSPI_Receive+0x92>
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3400b53e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3400b540:	2b04      	cmp	r3, #4
3400b542:	d13d      	bne.n	3400b5c0 <HAL_XSPI_Receive+0xa8>
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3400b544:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
      hxspi->pBuffPtr  = pData;
3400b546:	f8c4 8044 	str.w	r8, [r4, #68]	@ 0x44
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
3400b54a:	3301      	adds	r3, #1
3400b54c:	64e3      	str	r3, [r4, #76]	@ 0x4c
      hxspi->XferSize  = hxspi->XferCount;
3400b54e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400b550:	64a3      	str	r3, [r4, #72]	@ 0x48
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
3400b552:	6829      	ldr	r1, [r5, #0]
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b554:	68e3      	ldr	r3, [r4, #12]
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
3400b556:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
3400b55a:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b55e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
3400b562:	6029      	str	r1, [r5, #0]
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b564:	d124      	bne.n	3400b5b0 <HAL_XSPI_Receive+0x98>
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3400b566:	64aa      	str	r2, [r5, #72]	@ 0x48
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
3400b568:	463b      	mov	r3, r7
3400b56a:	2201      	movs	r2, #1
3400b56c:	2106      	movs	r1, #6
3400b56e:	4620      	mov	r0, r4
3400b570:	9600      	str	r6, [sp, #0]
3400b572:	f7ff fd0f 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
3400b576:	b9c0      	cbnz	r0, 3400b5aa <HAL_XSPI_Receive+0x92>
        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
3400b578:	f895 2050 	ldrb.w	r2, [r5, #80]	@ 0x50
3400b57c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
3400b57e:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
3400b580:	6c63      	ldr	r3, [r4, #68]	@ 0x44
3400b582:	3301      	adds	r3, #1
3400b584:	6463      	str	r3, [r4, #68]	@ 0x44
        hxspi->XferCount--;
3400b586:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400b588:	3b01      	subs	r3, #1
3400b58a:	64e3      	str	r3, [r4, #76]	@ 0x4c
      } while (hxspi->XferCount > 0U);
3400b58c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400b58e:	2b00      	cmp	r3, #0
3400b590:	d1ea      	bne.n	3400b568 <HAL_XSPI_Receive+0x50>
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
3400b592:	463b      	mov	r3, r7
3400b594:	2201      	movs	r2, #1
3400b596:	2102      	movs	r1, #2
3400b598:	4620      	mov	r0, r4
3400b59a:	9600      	str	r6, [sp, #0]
3400b59c:	f7ff fcfa 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
3400b5a0:	b918      	cbnz	r0, 3400b5aa <HAL_XSPI_Receive+0x92>
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
3400b5a2:	2302      	movs	r3, #2
3400b5a4:	6822      	ldr	r2, [r4, #0]
3400b5a6:	6253      	str	r3, [r2, #36]	@ 0x24
          hxspi->State = HAL_XSPI_STATE_READY;
3400b5a8:	65a3      	str	r3, [r4, #88]	@ 0x58
}
3400b5aa:	b002      	add	sp, #8
3400b5ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3400b5b0:	f8d5 3100 	ldr.w	r3, [r5, #256]	@ 0x100
3400b5b4:	f413 6fe0 	tst.w	r3, #1792	@ 0x700
3400b5b8:	d1d5      	bne.n	3400b566 <HAL_XSPI_Receive+0x4e>
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3400b5ba:	f8c5 0110 	str.w	r0, [r5, #272]	@ 0x110
3400b5be:	e7d3      	b.n	3400b568 <HAL_XSPI_Receive+0x50>
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b5c0:	2310      	movs	r3, #16
3400b5c2:	e7b9      	b.n	3400b538 <HAL_XSPI_Receive+0x20>

3400b5c4 <HAL_XSPI_AutoPolling>:
{
3400b5c4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
3400b5c8:	4604      	mov	r4, r0
3400b5ca:	460d      	mov	r5, r1
3400b5cc:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
3400b5ce:	f7f7 f8b1 	bl	34002734 <HAL_GetTick>
  uint32_t addr_reg = hxspi->Instance->AR;
3400b5d2:	6823      	ldr	r3, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
3400b5d4:	4606      	mov	r6, r0
  uint32_t addr_reg = hxspi->Instance->AR;
3400b5d6:	f8d3 8048 	ldr.w	r8, [r3, #72]	@ 0x48
  uint32_t ir_reg = hxspi->Instance->IR;
3400b5da:	f8d3 9110 	ldr.w	r9, [r3, #272]	@ 0x110
  uint32_t dlr_reg = hxspi->Instance->DLR;
3400b5de:	f8d3 a040 	ldr.w	sl, [r3, #64]	@ 0x40
  assert_param(IS_XSPI_MATCH_MODE(pCfg->MatchMode));
3400b5e2:	68ab      	ldr	r3, [r5, #8]
3400b5e4:	f433 0300 	bics.w	r3, r3, #8388608	@ 0x800000
3400b5e8:	d004      	beq.n	3400b5f4 <HAL_XSPI_AutoPolling+0x30>
3400b5ea:	f240 7134 	movw	r1, #1844	@ 0x734
3400b5ee:	4832      	ldr	r0, [pc, #200]	@ (3400b6b8 <HAL_XSPI_AutoPolling+0xf4>)
3400b5f0:	f7f6 f87a 	bl	340016e8 <assert_failed>
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
3400b5f4:	68eb      	ldr	r3, [r5, #12]
3400b5f6:	f433 0380 	bics.w	r3, r3, #4194304	@ 0x400000
3400b5fa:	d004      	beq.n	3400b606 <HAL_XSPI_AutoPolling+0x42>
3400b5fc:	f240 7135 	movw	r1, #1845	@ 0x735
3400b600:	482d      	ldr	r0, [pc, #180]	@ (3400b6b8 <HAL_XSPI_AutoPolling+0xf4>)
3400b602:	f7f6 f871 	bl	340016e8 <assert_failed>
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
3400b606:	692b      	ldr	r3, [r5, #16]
3400b608:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400b60c:	d304      	bcc.n	3400b618 <HAL_XSPI_AutoPolling+0x54>
3400b60e:	f240 7136 	movw	r1, #1846	@ 0x736
3400b612:	4829      	ldr	r0, [pc, #164]	@ (3400b6b8 <HAL_XSPI_AutoPolling+0xf4>)
3400b614:	f7f6 f868 	bl	340016e8 <assert_failed>
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));
3400b618:	f1ba 0f03 	cmp.w	sl, #3
3400b61c:	d904      	bls.n	3400b628 <HAL_XSPI_AutoPolling+0x64>
3400b61e:	f240 7137 	movw	r1, #1847	@ 0x737
3400b622:	4825      	ldr	r0, [pc, #148]	@ (3400b6b8 <HAL_XSPI_AutoPolling+0xf4>)
3400b624:	f7f6 f860 	bl	340016e8 <assert_failed>
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
3400b628:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3400b62a:	2b04      	cmp	r3, #4
3400b62c:	d13e      	bne.n	3400b6ac <HAL_XSPI_AutoPolling+0xe8>
3400b62e:	68eb      	ldr	r3, [r5, #12]
3400b630:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
3400b634:	d13a      	bne.n	3400b6ac <HAL_XSPI_AutoPolling+0xe8>
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
3400b636:	4633      	mov	r3, r6
3400b638:	2200      	movs	r2, #0
3400b63a:	2120      	movs	r1, #32
3400b63c:	4620      	mov	r0, r4
3400b63e:	9700      	str	r7, [sp, #0]
3400b640:	f7ff fca8 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
3400b644:	2800      	cmp	r0, #0
3400b646:	d135      	bne.n	3400b6b4 <HAL_XSPI_AutoPolling+0xf0>
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
3400b648:	682b      	ldr	r3, [r5, #0]
3400b64a:	6821      	ldr	r1, [r4, #0]
3400b64c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
3400b650:	686b      	ldr	r3, [r5, #4]
3400b652:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
3400b656:	692b      	ldr	r3, [r5, #16]
3400b658:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3400b65c:	680a      	ldr	r2, [r1, #0]
3400b65e:	e9d5 3502 	ldrd	r3, r5, [r5, #8]
3400b662:	431d      	orrs	r5, r3
3400b664:	f022 5343 	bic.w	r3, r2, #817889280	@ 0x30c00000
3400b668:	431d      	orrs	r5, r3
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b66a:	68e3      	ldr	r3, [r4, #12]
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3400b66c:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b670:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
3400b674:	600d      	str	r5, [r1, #0]
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
3400b676:	d111      	bne.n	3400b69c <HAL_XSPI_AutoPolling+0xd8>
          WRITE_REG(hxspi->Instance->AR, addr_reg);
3400b678:	f8c1 8048 	str.w	r8, [r1, #72]	@ 0x48
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
3400b67c:	4633      	mov	r3, r6
3400b67e:	2201      	movs	r2, #1
3400b680:	2108      	movs	r1, #8
3400b682:	4620      	mov	r0, r4
3400b684:	9700      	str	r7, [sp, #0]
3400b686:	f7ff fc85 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
3400b68a:	b920      	cbnz	r0, 3400b696 <HAL_XSPI_AutoPolling+0xd2>
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
3400b68c:	2208      	movs	r2, #8
3400b68e:	6823      	ldr	r3, [r4, #0]
3400b690:	625a      	str	r2, [r3, #36]	@ 0x24
        hxspi->State = HAL_XSPI_STATE_READY;
3400b692:	2302      	movs	r3, #2
3400b694:	65a3      	str	r3, [r4, #88]	@ 0x58
}
3400b696:	b002      	add	sp, #8
3400b698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
3400b69c:	f8d1 3100 	ldr.w	r3, [r1, #256]	@ 0x100
3400b6a0:	f413 6fe0 	tst.w	r3, #1792	@ 0x700
3400b6a4:	d1e8      	bne.n	3400b678 <HAL_XSPI_AutoPolling+0xb4>
          WRITE_REG(hxspi->Instance->IR, ir_reg);
3400b6a6:	f8c1 9110 	str.w	r9, [r1, #272]	@ 0x110
3400b6aa:	e7e7      	b.n	3400b67c <HAL_XSPI_AutoPolling+0xb8>
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b6ac:	2310      	movs	r3, #16
    status = HAL_ERROR;
3400b6ae:	2001      	movs	r0, #1
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b6b0:	65e3      	str	r3, [r4, #92]	@ 0x5c
3400b6b2:	e7f0      	b.n	3400b696 <HAL_XSPI_AutoPolling+0xd2>
      status = HAL_BUSY;
3400b6b4:	2002      	movs	r0, #2
3400b6b6:	e7ee      	b.n	3400b696 <HAL_XSPI_AutoPolling+0xd2>
3400b6b8:	34011319 	.word	0x34011319

3400b6bc <HAL_XSPI_MemoryMapped>:
{
3400b6bc:	b573      	push	{r0, r1, r4, r5, r6, lr}
3400b6be:	460c      	mov	r4, r1
3400b6c0:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
3400b6c2:	f7f7 f837 	bl	34002734 <HAL_GetTick>
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
3400b6c6:	6823      	ldr	r3, [r4, #0]
  uint32_t tickstart = HAL_GetTick();
3400b6c8:	4606      	mov	r6, r0
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));
3400b6ca:	f033 0308 	bics.w	r3, r3, #8
3400b6ce:	d004      	beq.n	3400b6da <HAL_XSPI_MemoryMapped+0x1e>
3400b6d0:	f44f 61f9 	mov.w	r1, #1992	@ 0x7c8
3400b6d4:	482f      	ldr	r0, [pc, #188]	@ (3400b794 <HAL_XSPI_MemoryMapped+0xd8>)
3400b6d6:	f7f6 f807 	bl	340016e8 <assert_failed>
  assert_param(IS_XSPI_NO_PREFETCH_DATA(pCfg->NoPrefetchData));
3400b6da:	68a3      	ldr	r3, [r4, #8]
3400b6dc:	f033 7300 	bics.w	r3, r3, #33554432	@ 0x2000000
3400b6e0:	d004      	beq.n	3400b6ec <HAL_XSPI_MemoryMapped+0x30>
3400b6e2:	f240 71c9 	movw	r1, #1993	@ 0x7c9
3400b6e6:	482b      	ldr	r0, [pc, #172]	@ (3400b794 <HAL_XSPI_MemoryMapped+0xd8>)
3400b6e8:	f7f5 fffe 	bl	340016e8 <assert_failed>
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
3400b6ec:	6dab      	ldr	r3, [r5, #88]	@ 0x58
3400b6ee:	2b04      	cmp	r3, #4
3400b6f0:	d14b      	bne.n	3400b78a <HAL_XSPI_MemoryMapped+0xce>
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
3400b6f2:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
3400b6f4:	2200      	movs	r2, #0
3400b6f6:	9300      	str	r3, [sp, #0]
3400b6f8:	2120      	movs	r1, #32
3400b6fa:	4633      	mov	r3, r6
3400b6fc:	4628      	mov	r0, r5
3400b6fe:	f7ff fc49 	bl	3400af94 <XSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
3400b702:	4606      	mov	r6, r0
3400b704:	bb58      	cbnz	r0, 3400b75e <HAL_XSPI_MemoryMapped+0xa2>
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
3400b706:	2388      	movs	r3, #136	@ 0x88
3400b708:	65ab      	str	r3, [r5, #88]	@ 0x58
      if (pCfg->NoPrefetchData == HAL_XSPI_AUTOMATIC_PREFETCH_DISABLE)
3400b70a:	68a3      	ldr	r3, [r4, #8]
3400b70c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
3400b710:	d128      	bne.n	3400b764 <HAL_XSPI_MemoryMapped+0xa8>
        MODIFY_REG(hxspi->Instance->CR, XSPI_CR_NOPREF, pCfg->NoPrefetchData);
3400b712:	682a      	ldr	r2, [r5, #0]
3400b714:	6813      	ldr	r3, [r2, #0]
3400b716:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
3400b71a:	6013      	str	r3, [r2, #0]
      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
3400b71c:	6823      	ldr	r3, [r4, #0]
3400b71e:	2b08      	cmp	r3, #8
3400b720:	d112      	bne.n	3400b748 <HAL_XSPI_MemoryMapped+0x8c>
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));
3400b722:	6863      	ldr	r3, [r4, #4]
3400b724:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
3400b728:	d304      	bcc.n	3400b734 <HAL_XSPI_MemoryMapped+0x78>
3400b72a:	f240 71e5 	movw	r1, #2021	@ 0x7e5
3400b72e:	4819      	ldr	r0, [pc, #100]	@ (3400b794 <HAL_XSPI_MemoryMapped+0xd8>)
3400b730:	f7f5 ffda 	bl	340016e8 <assert_failed>
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
3400b734:	682b      	ldr	r3, [r5, #0]
3400b736:	6862      	ldr	r2, [r4, #4]
3400b738:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
3400b73c:	2210      	movs	r2, #16
3400b73e:	625a      	str	r2, [r3, #36]	@ 0x24
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
3400b740:	681a      	ldr	r2, [r3, #0]
3400b742:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
3400b746:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
3400b748:	682a      	ldr	r2, [r5, #0]
3400b74a:	6821      	ldr	r1, [r4, #0]
3400b74c:	6813      	ldr	r3, [r2, #0]
3400b74e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
3400b752:	f023 0308 	bic.w	r3, r3, #8
3400b756:	430b      	orrs	r3, r1
3400b758:	f043 5340 	orr.w	r3, r3, #805306368	@ 0x30000000
3400b75c:	6013      	str	r3, [r2, #0]
}
3400b75e:	4630      	mov	r0, r6
3400b760:	b002      	add	sp, #8
3400b762:	bd70      	pop	{r4, r5, r6, pc}
        assert_param(IS_XSPI_NO_PREFETCH_AXI(pCfg->NoPrefetchAXI));
3400b764:	68e3      	ldr	r3, [r4, #12]
3400b766:	f033 6380 	bics.w	r3, r3, #67108864	@ 0x4000000
3400b76a:	d004      	beq.n	3400b776 <HAL_XSPI_MemoryMapped+0xba>
3400b76c:	f240 71dd 	movw	r1, #2013	@ 0x7dd
3400b770:	4808      	ldr	r0, [pc, #32]	@ (3400b794 <HAL_XSPI_MemoryMapped+0xd8>)
3400b772:	f7f5 ffb9 	bl	340016e8 <assert_failed>
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_NOPREF | XSPI_CR_NOPREF_AXI),
3400b776:	e9d4 3002 	ldrd	r3, r0, [r4, #8]
3400b77a:	6829      	ldr	r1, [r5, #0]
3400b77c:	4303      	orrs	r3, r0
3400b77e:	680a      	ldr	r2, [r1, #0]
3400b780:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
3400b784:	4313      	orrs	r3, r2
3400b786:	600b      	str	r3, [r1, #0]
3400b788:	e7c8      	b.n	3400b71c <HAL_XSPI_MemoryMapped+0x60>
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b78a:	2310      	movs	r3, #16
    status = HAL_ERROR;
3400b78c:	2601      	movs	r6, #1
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b78e:	65eb      	str	r3, [r5, #92]	@ 0x5c
3400b790:	e7e5      	b.n	3400b75e <HAL_XSPI_MemoryMapped+0xa2>
3400b792:	bf00      	nop
3400b794:	34011319 	.word	0x34011319

3400b798 <HAL_XSPI_SetClockPrescaler>:
  assert_param(IS_XSPI_CLK_PRESCALER(Prescaler));
3400b798:	29ff      	cmp	r1, #255	@ 0xff
{
3400b79a:	b538      	push	{r3, r4, r5, lr}
3400b79c:	4604      	mov	r4, r0
3400b79e:	460d      	mov	r5, r1
  assert_param(IS_XSPI_CLK_PRESCALER(Prescaler));
3400b7a0:	d904      	bls.n	3400b7ac <HAL_XSPI_SetClockPrescaler+0x14>
3400b7a2:	f640 2193 	movw	r1, #2707	@ 0xa93
3400b7a6:	4809      	ldr	r0, [pc, #36]	@ (3400b7cc <HAL_XSPI_SetClockPrescaler+0x34>)
3400b7a8:	f7f5 ff9e 	bl	340016e8 <assert_failed>
  if ((hxspi->State & XSPI_BUSY_STATE_MASK) == 0U)
3400b7ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3400b7ae:	f010 0008 	ands.w	r0, r0, #8
3400b7b2:	d107      	bne.n	3400b7c4 <HAL_XSPI_SetClockPrescaler+0x2c>
    MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3400b7b4:	6822      	ldr	r2, [r4, #0]
    hxspi->Init.ClockPrescaler = Prescaler;
3400b7b6:	6265      	str	r5, [r4, #36]	@ 0x24
    MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
3400b7b8:	68d3      	ldr	r3, [r2, #12]
3400b7ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
3400b7be:	432b      	orrs	r3, r5
3400b7c0:	60d3      	str	r3, [r2, #12]
}
3400b7c2:	bd38      	pop	{r3, r4, r5, pc}
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b7c4:	2310      	movs	r3, #16
    status = HAL_ERROR;
3400b7c6:	2001      	movs	r0, #1
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
3400b7c8:	65e3      	str	r3, [r4, #92]	@ 0x5c
3400b7ca:	e7fa      	b.n	3400b7c2 <HAL_XSPI_SetClockPrescaler+0x2a>
3400b7cc:	34011319 	.word	0x34011319

3400b7d0 <USB_SetTurnaroundTime>:

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
3400b7d0:	2a02      	cmp	r2, #2
3400b7d2:	d14a      	bne.n	3400b86a <USB_SetTurnaroundTime+0x9a>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
3400b7d4:	4b27      	ldr	r3, [pc, #156]	@ (3400b874 <USB_SetTurnaroundTime+0xa4>)
3400b7d6:	4a28      	ldr	r2, [pc, #160]	@ (3400b878 <USB_SetTurnaroundTime+0xa8>)
3400b7d8:	440b      	add	r3, r1
3400b7da:	4293      	cmp	r3, r2
3400b7dc:	d939      	bls.n	3400b852 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
3400b7de:	4b27      	ldr	r3, [pc, #156]	@ (3400b87c <USB_SetTurnaroundTime+0xac>)
3400b7e0:	4a27      	ldr	r2, [pc, #156]	@ (3400b880 <USB_SetTurnaroundTime+0xb0>)
3400b7e2:	440b      	add	r3, r1
3400b7e4:	4293      	cmp	r3, r2
3400b7e6:	d936      	bls.n	3400b856 <USB_SetTurnaroundTime+0x86>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
3400b7e8:	4a26      	ldr	r2, [pc, #152]	@ (3400b884 <USB_SetTurnaroundTime+0xb4>)
3400b7ea:	f5a1 0374 	sub.w	r3, r1, #15990784	@ 0xf40000
3400b7ee:	f5a3 5310 	sub.w	r3, r3, #9216	@ 0x2400
3400b7f2:	4293      	cmp	r3, r2
3400b7f4:	d931      	bls.n	3400b85a <USB_SetTurnaroundTime+0x8a>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
3400b7f6:	4a24      	ldr	r2, [pc, #144]	@ (3400b888 <USB_SetTurnaroundTime+0xb8>)
3400b7f8:	f1a1 7383 	sub.w	r3, r1, #17170432	@ 0x1060000
3400b7fc:	f5a3 43e7 	sub.w	r3, r3, #29568	@ 0x7380
3400b800:	4293      	cmp	r3, r2
3400b802:	d32c      	bcc.n	3400b85e <USB_SetTurnaroundTime+0x8e>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
3400b804:	4b21      	ldr	r3, [pc, #132]	@ (3400b88c <USB_SetTurnaroundTime+0xbc>)
3400b806:	4a22      	ldr	r2, [pc, #136]	@ (3400b890 <USB_SetTurnaroundTime+0xc0>)
3400b808:	440b      	add	r3, r1
3400b80a:	4293      	cmp	r3, r2
3400b80c:	d929      	bls.n	3400b862 <USB_SetTurnaroundTime+0x92>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
3400b80e:	4b21      	ldr	r3, [pc, #132]	@ (3400b894 <USB_SetTurnaroundTime+0xc4>)
3400b810:	4a21      	ldr	r2, [pc, #132]	@ (3400b898 <USB_SetTurnaroundTime+0xc8>)
3400b812:	440b      	add	r3, r1
3400b814:	4293      	cmp	r3, r2
3400b816:	d326      	bcc.n	3400b866 <USB_SetTurnaroundTime+0x96>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
3400b818:	4b20      	ldr	r3, [pc, #128]	@ (3400b89c <USB_SetTurnaroundTime+0xcc>)
3400b81a:	4a21      	ldr	r2, [pc, #132]	@ (3400b8a0 <USB_SetTurnaroundTime+0xd0>)
3400b81c:	440b      	add	r3, r1
3400b81e:	4293      	cmp	r3, r2
3400b820:	d323      	bcc.n	3400b86a <USB_SetTurnaroundTime+0x9a>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
3400b822:	4a20      	ldr	r2, [pc, #128]	@ (3400b8a4 <USB_SetTurnaroundTime+0xd4>)
3400b824:	f1a1 73b7 	sub.w	r3, r1, #23986176	@ 0x16e0000
3400b828:	f5a3 5358 	sub.w	r3, r3, #13824	@ 0x3600
3400b82c:	4293      	cmp	r3, r2
3400b82e:	d31e      	bcc.n	3400b86e <USB_SetTurnaroundTime+0x9e>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
3400b830:	4b1d      	ldr	r3, [pc, #116]	@ (3400b8a8 <USB_SetTurnaroundTime+0xd8>)
3400b832:	4a1e      	ldr	r2, [pc, #120]	@ (3400b8ac <USB_SetTurnaroundTime+0xdc>)
3400b834:	440b      	add	r3, r1
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
3400b836:	4293      	cmp	r3, r2
3400b838:	bf2c      	ite	cs
3400b83a:	2306      	movcs	r3, #6
3400b83c:	2307      	movcc	r3, #7
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
3400b83e:	68c2      	ldr	r2, [r0, #12]
3400b840:	f422 5270 	bic.w	r2, r2, #15360	@ 0x3c00
3400b844:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
3400b846:	68c2      	ldr	r2, [r0, #12]
3400b848:	ea42 2383 	orr.w	r3, r2, r3, lsl #10
3400b84c:	60c3      	str	r3, [r0, #12]

  return HAL_OK;
}
3400b84e:	2000      	movs	r0, #0
3400b850:	4770      	bx	lr
      UsbTrd = 0xFU;
3400b852:	230f      	movs	r3, #15
3400b854:	e7f3      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xEU;
3400b856:	230e      	movs	r3, #14
3400b858:	e7f1      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xDU;
3400b85a:	230d      	movs	r3, #13
3400b85c:	e7ef      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xCU;
3400b85e:	230c      	movs	r3, #12
3400b860:	e7ed      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xBU;
3400b862:	230b      	movs	r3, #11
3400b864:	e7eb      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0xAU;
3400b866:	230a      	movs	r3, #10
3400b868:	e7e9      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
    UsbTrd = USBD_HS_TRDT_VALUE;
3400b86a:	2309      	movs	r3, #9
3400b86c:	e7e7      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
      UsbTrd = 0x8U;
3400b86e:	2308      	movs	r3, #8
3400b870:	e7e5      	b.n	3400b83e <USB_SetTurnaroundTime+0x6e>
3400b872:	bf00      	nop
3400b874:	ff275340 	.word	0xff275340
3400b878:	000c34ff 	.word	0x000c34ff
3400b87c:	ff1b1e40 	.word	0xff1b1e40
3400b880:	000f423f 	.word	0x000f423f
3400b884:	00124f7f 	.word	0x00124f7f
3400b888:	0013d620 	.word	0x0013d620
3400b88c:	fee5b660 	.word	0xfee5b660
3400b890:	0016e35f 	.word	0x0016e35f
3400b894:	feced300 	.word	0xfeced300
3400b898:	001b7740 	.word	0x001b7740
3400b89c:	feb35bc0 	.word	0xfeb35bc0
3400b8a0:	002191c0 	.word	0x002191c0
3400b8a4:	00387520 	.word	0x00387520
3400b8a8:	fe5954e0 	.word	0xfe5954e0
3400b8ac:	00419ce0 	.word	0x00419ce0

3400b8b0 <USB_FlushTxFifo>:
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
  __IO uint32_t count = 0U;
3400b8b0:	2300      	movs	r3, #0
{
3400b8b2:	4602      	mov	r2, r0
3400b8b4:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
3400b8b6:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
3400b8b8:	9b01      	ldr	r3, [sp, #4]
3400b8ba:	3301      	adds	r3, #1
3400b8bc:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
3400b8be:	9b01      	ldr	r3, [sp, #4]
3400b8c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
3400b8c4:	d815      	bhi.n	3400b8f2 <USB_FlushTxFifo+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
3400b8c6:	6913      	ldr	r3, [r2, #16]
3400b8c8:	2b00      	cmp	r3, #0
3400b8ca:	daf5      	bge.n	3400b8b8 <USB_FlushTxFifo+0x8>

  /* Flush TX Fifo */
  count = 0U;
3400b8cc:	2300      	movs	r3, #0
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
3400b8ce:	0189      	lsls	r1, r1, #6
3400b8d0:	f041 0120 	orr.w	r1, r1, #32
  count = 0U;
3400b8d4:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
3400b8d6:	6111      	str	r1, [r2, #16]

  do
  {
    count++;
3400b8d8:	9b01      	ldr	r3, [sp, #4]
3400b8da:	3301      	adds	r3, #1
3400b8dc:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
3400b8de:	9b01      	ldr	r3, [sp, #4]
3400b8e0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
3400b8e4:	d805      	bhi.n	3400b8f2 <USB_FlushTxFifo+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
3400b8e6:	6910      	ldr	r0, [r2, #16]
3400b8e8:	f010 0020 	ands.w	r0, r0, #32
3400b8ec:	d1f4      	bne.n	3400b8d8 <USB_FlushTxFifo+0x28>

  return HAL_OK;
}
3400b8ee:	b002      	add	sp, #8
3400b8f0:	4770      	bx	lr
      return HAL_TIMEOUT;
3400b8f2:	2003      	movs	r0, #3
3400b8f4:	e7fb      	b.n	3400b8ee <USB_FlushTxFifo+0x3e>

3400b8f6 <USB_FlushRxFifo>:
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
3400b8f6:	2300      	movs	r3, #0
{
3400b8f8:	4602      	mov	r2, r0
3400b8fa:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
3400b8fc:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
3400b8fe:	9b01      	ldr	r3, [sp, #4]
3400b900:	3301      	adds	r3, #1
3400b902:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
3400b904:	9b01      	ldr	r3, [sp, #4]
3400b906:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
3400b90a:	d813      	bhi.n	3400b934 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
3400b90c:	6913      	ldr	r3, [r2, #16]
3400b90e:	2b00      	cmp	r3, #0
3400b910:	daf5      	bge.n	3400b8fe <USB_FlushRxFifo+0x8>

  /* Flush RX Fifo */
  count = 0U;
3400b912:	2300      	movs	r3, #0
3400b914:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
3400b916:	2310      	movs	r3, #16
3400b918:	6113      	str	r3, [r2, #16]

  do
  {
    count++;
3400b91a:	9b01      	ldr	r3, [sp, #4]
3400b91c:	3301      	adds	r3, #1
3400b91e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
3400b920:	9b01      	ldr	r3, [sp, #4]
3400b922:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
3400b926:	d805      	bhi.n	3400b934 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
3400b928:	6910      	ldr	r0, [r2, #16]
3400b92a:	f010 0010 	ands.w	r0, r0, #16
3400b92e:	d1f4      	bne.n	3400b91a <USB_FlushRxFifo+0x24>

  return HAL_OK;
}
3400b930:	b002      	add	sp, #8
3400b932:	4770      	bx	lr
      return HAL_TIMEOUT;
3400b934:	2003      	movs	r0, #3
3400b936:	e7fb      	b.n	3400b930 <USB_FlushRxFifo+0x3a>

3400b938 <USB_GetDevSpeed>:
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
3400b938:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
3400b93c:	f013 0006 	ands.w	r0, r3, #6
3400b940:	d004      	beq.n	3400b94c <USB_GetDevSpeed+0x14>
  {
    speed = USBD_FS_SPEED;
  }
  else
  {
    speed = 0xFU;
3400b942:	f013 0f02 	tst.w	r3, #2
3400b946:	bf14      	ite	ne
3400b948:	2002      	movne	r0, #2
3400b94a:	200f      	moveq	r0, #15
  }

  return speed;
}
3400b94c:	4770      	bx	lr

3400b94e <USB_ActivateEndpoint>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
3400b94e:	2201      	movs	r2, #1
{
3400b950:	b530      	push	{r4, r5, lr}
  uint32_t epnum = (uint32_t)ep->num;
3400b952:	780c      	ldrb	r4, [r1, #0]
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
3400b954:	f500 6300 	add.w	r3, r0, #2048	@ 0x800
3400b958:	f004 050f 	and.w	r5, r4, #15
3400b95c:	40aa      	lsls	r2, r5
  if (ep->is_in == 1U)
3400b95e:	784d      	ldrb	r5, [r1, #1]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
3400b960:	eb00 1044 	add.w	r0, r0, r4, lsl #5
  if (ep->is_in == 1U)
3400b964:	2d01      	cmp	r5, #1
3400b966:	d119      	bne.n	3400b99c <USB_ActivateEndpoint+0x4e>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
3400b968:	69dd      	ldr	r5, [r3, #28]
3400b96a:	432a      	orrs	r2, r5
3400b96c:	61da      	str	r2, [r3, #28]
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
3400b96e:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
3400b972:	041a      	lsls	r2, r3, #16
3400b974:	d410      	bmi.n	3400b998 <USB_ActivateEndpoint+0x4a>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
3400b976:	688a      	ldr	r2, [r1, #8]
3400b978:	f8d0 5900 	ldr.w	r5, [r0, #2304]	@ 0x900
3400b97c:	f3c2 030a 	ubfx	r3, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
3400b980:	790a      	ldrb	r2, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
3400b982:	432b      	orrs	r3, r5
3400b984:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
3400b988:	ea43 5384 	orr.w	r3, r3, r4, lsl #22
3400b98c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
3400b990:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
3400b994:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
}
3400b998:	2000      	movs	r0, #0
3400b99a:	bd30      	pop	{r4, r5, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
3400b99c:	69dc      	ldr	r4, [r3, #28]
3400b99e:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
3400b9a2:	61da      	str	r2, [r3, #28]
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
3400b9a4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
3400b9a8:	041b      	lsls	r3, r3, #16
3400b9aa:	d4f5      	bmi.n	3400b998 <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
3400b9ac:	688b      	ldr	r3, [r1, #8]
3400b9ae:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
3400b9b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
3400b9b6:	4313      	orrs	r3, r2
                                    ((uint32_t)ep->type << 18) |
3400b9b8:	790a      	ldrb	r2, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
3400b9ba:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
3400b9be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
3400b9c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
3400b9c6:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
3400b9ca:	e7e5      	b.n	3400b998 <USB_ActivateEndpoint+0x4a>

3400b9cc <USB_EPStopXfer>:
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
  __IO uint32_t count = 0U;
3400b9cc:	2300      	movs	r3, #0
  HAL_StatusTypeDef ret = HAL_OK;
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* IN endpoint */
  if (ep->is_in == 1U)
3400b9ce:	784a      	ldrb	r2, [r1, #1]
{
3400b9d0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
3400b9d2:	9301      	str	r3, [sp, #4]
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
3400b9d4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
3400b9d6:	2a01      	cmp	r2, #1
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
3400b9d8:	ea4f 1343 	mov.w	r3, r3, lsl #5
  if (ep->is_in == 1U)
3400b9dc:	d11e      	bne.n	3400ba1c <USB_EPStopXfer+0x50>
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
3400b9de:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
3400b9e2:	58c2      	ldr	r2, [r0, r3]
3400b9e4:	18c1      	adds	r1, r0, r3
3400b9e6:	2a00      	cmp	r2, #0
3400b9e8:	db02      	blt.n	3400b9f0 <USB_EPStopXfer+0x24>
  HAL_StatusTypeDef ret = HAL_OK;
3400b9ea:	2000      	movs	r0, #0
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
    }
  }

  return ret;
}
3400b9ec:	b002      	add	sp, #8
3400b9ee:	4770      	bx	lr
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
3400b9f0:	58c2      	ldr	r2, [r0, r3]
3400b9f2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
3400b9f6:	50c2      	str	r2, [r0, r3]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
3400b9f8:	58c2      	ldr	r2, [r0, r3]
3400b9fa:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
3400b9fe:	50c2      	str	r2, [r0, r3]
        if (count > 10000U)
3400ba00:	f242 7210 	movw	r2, #10000	@ 0x2710
        count++;
3400ba04:	9b01      	ldr	r3, [sp, #4]
3400ba06:	3301      	adds	r3, #1
3400ba08:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
3400ba0a:	9b01      	ldr	r3, [sp, #4]
3400ba0c:	4293      	cmp	r3, r2
3400ba0e:	d901      	bls.n	3400ba14 <USB_EPStopXfer+0x48>
          ret = HAL_ERROR;
3400ba10:	2001      	movs	r0, #1
3400ba12:	e7eb      	b.n	3400b9ec <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
3400ba14:	680b      	ldr	r3, [r1, #0]
3400ba16:	2b00      	cmp	r3, #0
3400ba18:	dbf4      	blt.n	3400ba04 <USB_EPStopXfer+0x38>
3400ba1a:	e7e6      	b.n	3400b9ea <USB_EPStopXfer+0x1e>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
3400ba1c:	f500 6030 	add.w	r0, r0, #2816	@ 0xb00
3400ba20:	58c2      	ldr	r2, [r0, r3]
3400ba22:	18c1      	adds	r1, r0, r3
3400ba24:	2a00      	cmp	r2, #0
3400ba26:	dae0      	bge.n	3400b9ea <USB_EPStopXfer+0x1e>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
3400ba28:	58c2      	ldr	r2, [r0, r3]
3400ba2a:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
3400ba2e:	50c2      	str	r2, [r0, r3]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
3400ba30:	58c2      	ldr	r2, [r0, r3]
3400ba32:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
3400ba36:	50c2      	str	r2, [r0, r3]
        if (count > 10000U)
3400ba38:	f242 7210 	movw	r2, #10000	@ 0x2710
        count++;
3400ba3c:	9b01      	ldr	r3, [sp, #4]
3400ba3e:	3301      	adds	r3, #1
3400ba40:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
3400ba42:	9b01      	ldr	r3, [sp, #4]
3400ba44:	4293      	cmp	r3, r2
3400ba46:	d8e3      	bhi.n	3400ba10 <USB_EPStopXfer+0x44>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
3400ba48:	680b      	ldr	r3, [r1, #0]
3400ba4a:	2b00      	cmp	r3, #0
3400ba4c:	dbf6      	blt.n	3400ba3c <USB_EPStopXfer+0x70>
3400ba4e:	e7cc      	b.n	3400b9ea <USB_EPStopXfer+0x1e>

3400ba50 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
3400ba50:	b510      	push	{r4, lr}
3400ba52:	f89d 4008 	ldrb.w	r4, [sp, #8]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint8_t *pSrc = src;
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
3400ba56:	b93c      	cbnz	r4, 3400ba68 <USB_WritePacket+0x18>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
3400ba58:	3303      	adds	r3, #3
    for (i = 0U; i < count32b; i++)
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
3400ba5a:	3201      	adds	r2, #1
3400ba5c:	089b      	lsrs	r3, r3, #2
3400ba5e:	eb00 3002 	add.w	r0, r0, r2, lsl #12
3400ba62:	3301      	adds	r3, #1
    for (i = 0U; i < count32b; i++)
3400ba64:	3b01      	subs	r3, #1
3400ba66:	d101      	bne.n	3400ba6c <USB_WritePacket+0x1c>
      pSrc++;
    }
  }

  return HAL_OK;
}
3400ba68:	2000      	movs	r0, #0
3400ba6a:	bd10      	pop	{r4, pc}
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
3400ba6c:	f851 2b04 	ldr.w	r2, [r1], #4
3400ba70:	6002      	str	r2, [r0, #0]
    for (i = 0U; i < count32b; i++)
3400ba72:	e7f7      	b.n	3400ba64 <USB_WritePacket+0x14>

3400ba74 <USB_EPStartXfer>:
{
3400ba74:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (ep->is_in == 1U)
3400ba78:	784b      	ldrb	r3, [r1, #1]
{
3400ba7a:	4616      	mov	r6, r2
  uint32_t epnum = (uint32_t)ep->num;
3400ba7c:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in == 1U)
3400ba7e:	2b01      	cmp	r3, #1
    if (ep->xfer_len == 0U)
3400ba80:	690c      	ldr	r4, [r1, #16]
        if (ep->type == EP_TYPE_ISOC)
3400ba82:	790f      	ldrb	r7, [r1, #4]
3400ba84:	f8df e1e8 	ldr.w	lr, [pc, #488]	@ 3400bc70 <USB_EPStartXfer+0x1fc>
3400ba88:	f8df 81e8 	ldr.w	r8, [pc, #488]	@ 3400bc74 <USB_EPStartXfer+0x200>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
3400ba8c:	eb00 1542 	add.w	r5, r0, r2, lsl #5
  if (ep->is_in == 1U)
3400ba90:	f040 8097 	bne.w	3400bbc2 <USB_EPStartXfer+0x14e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
3400ba94:	f505 6c10 	add.w	ip, r5, #2304	@ 0x900
3400ba98:	f8dc 3010 	ldr.w	r3, [ip, #16]
    if (ep->xfer_len == 0U)
3400ba9c:	bb74      	cbnz	r4, 3400bafc <USB_EPStartXfer+0x88>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
3400ba9e:	ea03 030e 	and.w	r3, r3, lr
3400baa2:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
3400baa6:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400baaa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
3400baae:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
3400bab2:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400bab6:	ea03 0308 	and.w	r3, r3, r8
    if (dma == 1U)
3400baba:	2e01      	cmp	r6, #1
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
3400babc:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
3400bac0:	d157      	bne.n	3400bb72 <USB_EPStartXfer+0xfe>
      if ((uint32_t)ep->dma_addr != 0U)
3400bac2:	69cb      	ldr	r3, [r1, #28]
3400bac4:	b10b      	cbz	r3, 3400baca <USB_EPStartXfer+0x56>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
3400bac6:	f8cc 3014 	str.w	r3, [ip, #20]
      if (ep->type == EP_TYPE_ISOC)
3400baca:	2f01      	cmp	r7, #1
3400bacc:	d10c      	bne.n	3400bae8 <USB_EPStartXfer+0x74>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
3400bace:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
3400bad2:	f413 7f80 	tst.w	r3, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
3400bad6:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
3400bada:	bf0c      	ite	eq
3400badc:	f043 5300 	orreq.w	r3, r3, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
3400bae0:	f043 5380 	orrne.w	r3, r3, #268435456	@ 0x10000000
3400bae4:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
3400bae8:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
3400baec:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
3400baf0:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
}
3400baf4:	2000      	movs	r0, #0
3400baf6:	b002      	add	sp, #8
3400baf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
3400bafc:	ea03 0308 	and.w	r3, r3, r8
3400bb00:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
3400bb04:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400bb08:	ea03 030e 	and.w	r3, r3, lr
3400bb0c:	f8cc 3010 	str.w	r3, [ip, #16]
        if (ep->xfer_len > ep->maxpacket)
3400bb10:	688b      	ldr	r3, [r1, #8]
      if (epnum == 0U)
3400bb12:	b97a      	cbnz	r2, 3400bb34 <USB_EPStartXfer+0xc0>
        if (ep->xfer_len > ep->maxpacket)
3400bb14:	42a3      	cmp	r3, r4
          ep->xfer_len = ep->maxpacket;
3400bb16:	bf38      	it	cc
3400bb18:	610b      	strcc	r3, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
3400bb1a:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400bb1e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
3400bb22:	f8cc 3010 	str.w	r3, [ip, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
3400bb26:	690b      	ldr	r3, [r1, #16]
3400bb28:	f8dc 4010 	ldr.w	r4, [ip, #16]
3400bb2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
3400bb30:	4323      	orrs	r3, r4
3400bb32:	e7c2      	b.n	3400baba <USB_EPStartXfer+0x46>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
3400bb34:	441c      	add	r4, r3
3400bb36:	3c01      	subs	r4, #1
3400bb38:	fbb4 f4f3 	udiv	r4, r4, r3
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
3400bb3c:	4b4b      	ldr	r3, [pc, #300]	@ (3400bc6c <USB_EPStartXfer+0x1f8>)
3400bb3e:	f8dc e010 	ldr.w	lr, [ip, #16]
3400bb42:	fa1f f884 	uxth.w	r8, r4
3400bb46:	ea03 44c4 	and.w	r4, r3, r4, lsl #19
3400bb4a:	ea44 040e 	orr.w	r4, r4, lr
        if (ep->type == EP_TYPE_ISOC)
3400bb4e:	2f01      	cmp	r7, #1
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
3400bb50:	f8cc 4010 	str.w	r4, [ip, #16]
        if (ep->type == EP_TYPE_ISOC)
3400bb54:	d1e7      	bne.n	3400bb26 <USB_EPStartXfer+0xb2>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
3400bb56:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400bb5a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
3400bb5e:	f8cc 3010 	str.w	r3, [ip, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
3400bb62:	f8dc 4010 	ldr.w	r4, [ip, #16]
3400bb66:	ea4f 7348 	mov.w	r3, r8, lsl #29
3400bb6a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
3400bb6e:	4323      	orrs	r3, r4
3400bb70:	e7d7      	b.n	3400bb22 <USB_EPStartXfer+0xae>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
3400bb72:	f8d5 3900 	ldr.w	r3, [r5, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
3400bb76:	2f01      	cmp	r7, #1
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
3400bb78:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
3400bb7c:	f8c5 3900 	str.w	r3, [r5, #2304]	@ 0x900
        if (ep->xfer_len > 0U)
3400bb80:	690b      	ldr	r3, [r1, #16]
      if (ep->type != EP_TYPE_ISOC)
3400bb82:	d00b      	beq.n	3400bb9c <USB_EPStartXfer+0x128>
        if (ep->xfer_len > 0U)
3400bb84:	2b00      	cmp	r3, #0
3400bb86:	d0b5      	beq.n	3400baf4 <USB_EPStartXfer+0x80>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
3400bb88:	2301      	movs	r3, #1
3400bb8a:	f8d0 1834 	ldr.w	r1, [r0, #2100]	@ 0x834
3400bb8e:	f002 020f 	and.w	r2, r2, #15
3400bb92:	4093      	lsls	r3, r2
3400bb94:	430b      	orrs	r3, r1
3400bb96:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
3400bb9a:	e7ab      	b.n	3400baf4 <USB_EPStartXfer+0x80>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
3400bb9c:	f8d0 4808 	ldr.w	r4, [r0, #2056]	@ 0x808
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
3400bba0:	b29b      	uxth	r3, r3
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
3400bba2:	f414 7f80 	tst.w	r4, #256	@ 0x100
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
3400bba6:	f8d5 4900 	ldr.w	r4, [r5, #2304]	@ 0x900
3400bbaa:	bf0c      	ite	eq
3400bbac:	f044 5400 	orreq.w	r4, r4, #536870912	@ 0x20000000
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
3400bbb0:	f044 5480 	orrne.w	r4, r4, #268435456	@ 0x10000000
3400bbb4:	f8c5 4900 	str.w	r4, [r5, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
3400bbb8:	9600      	str	r6, [sp, #0]
3400bbba:	68c9      	ldr	r1, [r1, #12]
3400bbbc:	f7ff ff48 	bl	3400ba50 <USB_WritePacket>
3400bbc0:	e798      	b.n	3400baf4 <USB_EPStartXfer+0x80>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
3400bbc2:	f8d5 3b10 	ldr.w	r3, [r5, #2832]	@ 0xb10
3400bbc6:	f505 6c30 	add.w	ip, r5, #2816	@ 0xb00
3400bbca:	ea03 0308 	and.w	r3, r3, r8
3400bbce:	f8cc 3010 	str.w	r3, [ip, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
3400bbd2:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400bbd6:	ea03 030e 	and.w	r3, r3, lr
3400bbda:	f8cc 3010 	str.w	r3, [ip, #16]
        ep->xfer_len = ep->maxpacket;
3400bbde:	688b      	ldr	r3, [r1, #8]
    if (epnum == 0U)
3400bbe0:	bb5a      	cbnz	r2, 3400bc3a <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
3400bbe2:	b104      	cbz	r4, 3400bbe6 <USB_EPStartXfer+0x172>
        ep->xfer_len = ep->maxpacket;
3400bbe4:	610b      	str	r3, [r1, #16]
      ep->xfer_size = ep->maxpacket;
3400bbe6:	620b      	str	r3, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
3400bbe8:	f8dc 2010 	ldr.w	r2, [ip, #16]
3400bbec:	f3c3 0312 	ubfx	r3, r3, #0, #19
3400bbf0:	4313      	orrs	r3, r2
3400bbf2:	f8cc 3010 	str.w	r3, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
3400bbf6:	f8dc 3010 	ldr.w	r3, [ip, #16]
3400bbfa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    if (dma == 1U)
3400bbfe:	2e01      	cmp	r6, #1
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
3400bc00:	f8cc 3010 	str.w	r3, [ip, #16]
    if (dma == 1U)
3400bc04:	d103      	bne.n	3400bc0e <USB_EPStartXfer+0x19a>
      if ((uint32_t)ep->xfer_buff != 0U)
3400bc06:	68cb      	ldr	r3, [r1, #12]
3400bc08:	b10b      	cbz	r3, 3400bc0e <USB_EPStartXfer+0x19a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
3400bc0a:	f8cc 3014 	str.w	r3, [ip, #20]
    if (ep->type == EP_TYPE_ISOC)
3400bc0e:	2f01      	cmp	r7, #1
3400bc10:	d10c      	bne.n	3400bc2c <USB_EPStartXfer+0x1b8>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
3400bc12:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
3400bc16:	f413 7f80 	tst.w	r3, #256	@ 0x100
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
3400bc1a:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	@ 0xb00
3400bc1e:	bf0c      	ite	eq
3400bc20:	f043 5300 	orreq.w	r3, r3, #536870912	@ 0x20000000
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
3400bc24:	f043 5380 	orrne.w	r3, r3, #268435456	@ 0x10000000
3400bc28:	f8c5 3b00 	str.w	r3, [r5, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
3400bc2c:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	@ 0xb00
3400bc30:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
3400bc34:	f8c5 3b00 	str.w	r3, [r5, #2816]	@ 0xb00
3400bc38:	e75c      	b.n	3400baf4 <USB_EPStartXfer+0x80>
      if (ep->xfer_len == 0U)
3400bc3a:	2c00      	cmp	r4, #0
3400bc3c:	d0d4      	beq.n	3400bbe8 <USB_EPStartXfer+0x174>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
3400bc3e:	441c      	add	r4, r3
3400bc40:	3c01      	subs	r4, #1
3400bc42:	fbb4 f4f3 	udiv	r4, r4, r3
3400bc46:	b2a4      	uxth	r4, r4
        ep->xfer_size = ep->maxpacket * pktcnt;
3400bc48:	4363      	muls	r3, r4
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
3400bc4a:	4a08      	ldr	r2, [pc, #32]	@ (3400bc6c <USB_EPStartXfer+0x1f8>)
3400bc4c:	f8dc e010 	ldr.w	lr, [ip, #16]
3400bc50:	ea02 42c4 	and.w	r2, r2, r4, lsl #19
3400bc54:	ea42 020e 	orr.w	r2, r2, lr
        ep->xfer_size = ep->maxpacket * pktcnt;
3400bc58:	620b      	str	r3, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
3400bc5a:	f8cc 2010 	str.w	r2, [ip, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
3400bc5e:	f8dc 2010 	ldr.w	r2, [ip, #16]
3400bc62:	f3c3 0312 	ubfx	r3, r3, #0, #19
3400bc66:	4313      	orrs	r3, r2
3400bc68:	e7c9      	b.n	3400bbfe <USB_EPStartXfer+0x18a>
3400bc6a:	bf00      	nop
3400bc6c:	1ff80000 	.word	0x1ff80000
3400bc70:	e007ffff 	.word	0xe007ffff
3400bc74:	fff80000 	.word	0xfff80000

3400bc78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
3400bc78:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
  uint16_t remaining_bytes = len % 4U;

  for (i = 0U; i < count32b; i++)
3400bc7a:	2500      	movs	r5, #0
  uint32_t count32b = (uint32_t)len >> 2U;
3400bc7c:	0894      	lsrs	r4, r2, #2
  uint16_t remaining_bytes = len % 4U;
3400bc7e:	42ac      	cmp	r4, r5
{
3400bc80:	4603      	mov	r3, r0
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
3400bc82:	f500 5680 	add.w	r6, r0, #4096	@ 0x1000
3400bc86:	f104 0001 	add.w	r0, r4, #1
3400bc8a:	bf08      	it	eq
3400bc8c:	2001      	moveq	r0, #1
  uint16_t remaining_bytes = len % 4U;
3400bc8e:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
3400bc92:	3801      	subs	r0, #1
3400bc94:	d110      	bne.n	3400bcb8 <USB_ReadPacket+0x40>
3400bc96:	eb01 0084 	add.w	r0, r1, r4, lsl #2
    pDest++;
    pDest++;
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
3400bc9a:	b162      	cbz	r2, 3400bcb6 <USB_ReadPacket+0x3e>
  {
    i = 0U;
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
3400bc9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400bca0:	681c      	ldr	r4, [r3, #0]
    i = 0U;
3400bca2:	2300      	movs	r3, #0

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
3400bca4:	00d9      	lsls	r1, r3, #3
3400bca6:	fa24 f101 	lsr.w	r1, r4, r1
3400bcaa:	54c1      	strb	r1, [r0, r3]
      i++;
3400bcac:	3301      	adds	r3, #1
      pDest++;
      remaining_bytes--;
    } while (remaining_bytes != 0U);
3400bcae:	b299      	uxth	r1, r3
3400bcb0:	428a      	cmp	r2, r1
3400bcb2:	d1f7      	bne.n	3400bca4 <USB_ReadPacket+0x2c>
3400bcb4:	4410      	add	r0, r2
  }

  return ((void *)pDest);
}
3400bcb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
3400bcb8:	6837      	ldr	r7, [r6, #0]
3400bcba:	f841 7025 	str.w	r7, [r1, r5, lsl #2]
  for (i = 0U; i < count32b; i++)
3400bcbe:	3501      	adds	r5, #1
3400bcc0:	e7e7      	b.n	3400bc92 <USB_ReadPacket+0x1a>

3400bcc2 <USB_EPSetStall>:
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t epnum = (uint32_t)ep->num;

  if (ep->is_in == 1U)
3400bcc2:	784a      	ldrb	r2, [r1, #1]
  uint32_t epnum = (uint32_t)ep->num;
3400bcc4:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
3400bcc6:	2a01      	cmp	r2, #1
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
3400bcc8:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  if (ep->is_in == 1U)
3400bccc:	d112      	bne.n	3400bcf4 <USB_EPSetStall+0x32>
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
3400bcce:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
3400bcd2:	2a00      	cmp	r2, #0
3400bcd4:	db06      	blt.n	3400bce4 <USB_EPSetStall+0x22>
3400bcd6:	b12b      	cbz	r3, 3400bce4 <USB_EPSetStall+0x22>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
3400bcd8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
3400bcdc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
3400bce0:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
3400bce4:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
3400bce8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
3400bcec:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
  }

  return HAL_OK;
}
3400bcf0:	2000      	movs	r0, #0
3400bcf2:	4770      	bx	lr
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
3400bcf4:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
3400bcf8:	2a00      	cmp	r2, #0
3400bcfa:	db06      	blt.n	3400bd0a <USB_EPSetStall+0x48>
3400bcfc:	b12b      	cbz	r3, 3400bd0a <USB_EPSetStall+0x48>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
3400bcfe:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
3400bd02:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
3400bd06:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
3400bd0a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
3400bd0e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
3400bd12:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
3400bd16:	e7eb      	b.n	3400bcf0 <USB_EPSetStall+0x2e>

3400bd18 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
3400bd18:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
3400bd1a:	6980      	ldr	r0, [r0, #24]

  return tmpreg;
}
3400bd1c:	4010      	ands	r0, r2
3400bd1e:	4770      	bx	lr

3400bd20 <USB_ReadDevAllOutEpInterrupt>:
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
3400bd20:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
3400bd24:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
3400bd28:	69c0      	ldr	r0, [r0, #28]
3400bd2a:	4018      	ands	r0, r3

  return ((tmpreg & 0xffff0000U) >> 16);
}
3400bd2c:	0c00      	lsrs	r0, r0, #16
3400bd2e:	4770      	bx	lr

3400bd30 <USB_ReadDevAllInEpInterrupt>:
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
3400bd30:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
3400bd34:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
3400bd38:	69c0      	ldr	r0, [r0, #28]
3400bd3a:	4018      	ands	r0, r3

  return ((tmpreg & 0xFFFFU));
}
3400bd3c:	b280      	uxth	r0, r0
3400bd3e:	4770      	bx	lr

3400bd40 <USB_ReadDevOutEPInterrupt>:
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
3400bd40:	eb00 1141 	add.w	r1, r0, r1, lsl #5
  tmpreg &= USBx_DEVICE->DOEPMSK;
3400bd44:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
3400bd48:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
3400bd4c:	6940      	ldr	r0, [r0, #20]

  return tmpreg;
}
3400bd4e:	4010      	ands	r0, r2
3400bd50:	4770      	bx	lr

3400bd52 <USB_ReadDevInEPInterrupt>:
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
3400bd52:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
3400bd56:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
3400bd5a:	eb00 1041 	add.w	r0, r0, r1, lsl #5
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
3400bd5e:	f001 010f 	and.w	r1, r1, #15
3400bd62:	40cb      	lsrs	r3, r1
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
3400bd64:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
3400bd68:	01db      	lsls	r3, r3, #7
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
3400bd6a:	6880      	ldr	r0, [r0, #8]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
3400bd6c:	b2db      	uxtb	r3, r3
3400bd6e:	4313      	orrs	r3, r2

  return tmpreg;
}
3400bd70:	4018      	ands	r0, r3
3400bd72:	4770      	bx	lr

3400bd74 <USB_GetMode>:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
  return ((USBx->GINTSTS) & 0x1U);
3400bd74:	6940      	ldr	r0, [r0, #20]
}
3400bd76:	f000 0001 	and.w	r0, r0, #1
3400bd7a:	4770      	bx	lr

3400bd7c <USB_ActivateSetup>:
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
3400bd7c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
3400bd80:	f36f 030a 	bfc	r3, #0, #11
3400bd84:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
3400bd88:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
3400bd8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
3400bd90:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804

  return HAL_OK;
}
3400bd94:	2000      	movs	r0, #0
3400bd96:	4770      	bx	lr

3400bd98 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
3400bd98:	b530      	push	{r4, r5, lr}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
3400bd9a:	6c05      	ldr	r5, [r0, #64]	@ 0x40

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
3400bd9c:	4c10      	ldr	r4, [pc, #64]	@ (3400bde0 <USB_EP0_OutStart+0x48>)
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
3400bd9e:	f500 6330 	add.w	r3, r0, #2816	@ 0xb00
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
3400bda2:	42a5      	cmp	r5, r4
3400bda4:	d903      	bls.n	3400bdae <USB_EP0_OutStart+0x16>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
3400bda6:	f8d0 4b00 	ldr.w	r4, [r0, #2816]	@ 0xb00
3400bdaa:	2c00      	cmp	r4, #0
3400bdac:	db16      	blt.n	3400bddc <USB_EP0_OutStart+0x44>
    {
      return HAL_OK;
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
3400bdae:	2400      	movs	r4, #0
3400bdb0:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
3400bdb2:	691c      	ldr	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;

  if (dma == 1U)
3400bdb4:	2901      	cmp	r1, #1
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
3400bdb6:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
3400bdba:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
3400bdbc:	691c      	ldr	r4, [r3, #16]
3400bdbe:	f044 0418 	orr.w	r4, r4, #24
3400bdc2:	611c      	str	r4, [r3, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
3400bdc4:	691c      	ldr	r4, [r3, #16]
3400bdc6:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
3400bdca:	611c      	str	r4, [r3, #16]
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
3400bdcc:	bf01      	itttt	eq
3400bdce:	615a      	streq	r2, [r3, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
3400bdd0:	f8d0 3b00 	ldreq.w	r3, [r0, #2816]	@ 0xb00
3400bdd4:	f043 2380 	orreq.w	r3, r3, #2147516416	@ 0x80008000
3400bdd8:	f8c0 3b00 	streq.w	r3, [r0, #2816]	@ 0xb00
  }

  return HAL_OK;
}
3400bddc:	2000      	movs	r0, #0
3400bdde:	bd30      	pop	{r4, r5, pc}
3400bde0:	4f54300a 	.word	0x4f54300a

3400bde4 <CMW_CAMERA_GetDCMIPPHandle>:
static int CMW_CAMERA_Probe_Sensor(CMW_Sensor_Init_t *initValues, CMW_Sensor_Name_t *sensorName);

DCMIPP_HandleTypeDef* CMW_CAMERA_GetDCMIPPHandle(void)
{
    return &hcamera_dcmipp;
}
3400bde4:	4800      	ldr	r0, [pc, #0]	@ (3400bde8 <CMW_CAMERA_GetDCMIPPHandle+0x4>)
3400bde6:	4770      	bx	lr
3400bde8:	3401318c 	.word	0x3401318c

3400bdec <CMW_CAMERA_PIPE_VsyncEventCallback>:
/**
 * @brief  Vsync Event callback on pipe
 * @param  Pipe  Pipe receiving the callback
 * @retval None
 */
__weak int CMW_CAMERA_PIPE_VsyncEventCallback(uint32_t pipe)
3400bdec:	2000      	movs	r0, #0
3400bdee:	4770      	bx	lr

3400bdf0 <CMW_CAMERA_PIPE_FrameEventCallback>:
__weak int CMW_CAMERA_PIPE_FrameEventCallback(uint32_t pipe)
{
  UNUSED(pipe);

  return HAL_OK;
}
3400bdf0:	2000      	movs	r0, #0
3400bdf2:	4770      	bx	lr

3400bdf4 <HAL_DCMIPP_PIPE_VsyncEventCallback>:
 * @retval None
 */
void HAL_DCMIPP_PIPE_VsyncEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
  UNUSED(hdcmipp);
  if(Camera_Drv.VsyncEventCallback != NULL)
3400bdf4:	4b05      	ldr	r3, [pc, #20]	@ (3400be0c <HAL_DCMIPP_PIPE_VsyncEventCallback+0x18>)
{
3400bdf6:	b510      	push	{r4, lr}
  if(Camera_Drv.VsyncEventCallback != NULL)
3400bdf8:	691b      	ldr	r3, [r3, #16]
{
3400bdfa:	460c      	mov	r4, r1
  if(Camera_Drv.VsyncEventCallback != NULL)
3400bdfc:	b10b      	cbz	r3, 3400be02 <HAL_DCMIPP_PIPE_VsyncEventCallback+0xe>
  {
      Camera_Drv.VsyncEventCallback(&camera_bsp, Pipe);
3400bdfe:	4804      	ldr	r0, [pc, #16]	@ (3400be10 <HAL_DCMIPP_PIPE_VsyncEventCallback+0x1c>)
3400be00:	4798      	blx	r3
  }
  CMW_CAMERA_PIPE_VsyncEventCallback(Pipe);
3400be02:	4620      	mov	r0, r4
3400be04:	f7ff fff2 	bl	3400bdec <CMW_CAMERA_PIPE_VsyncEventCallback>
}
3400be08:	bd10      	pop	{r4, pc}
3400be0a:	bf00      	nop
3400be0c:	34013124 	.word	0x34013124
3400be10:	34012fe0 	.word	0x34012fe0

3400be14 <HAL_DCMIPP_PIPE_FrameEventCallback>:
 * @retval None
 */
void HAL_DCMIPP_PIPE_FrameEventCallback(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
  UNUSED(hdcmipp);
  if(Camera_Drv.FrameEventCallback != NULL)
3400be14:	4b05      	ldr	r3, [pc, #20]	@ (3400be2c <HAL_DCMIPP_PIPE_FrameEventCallback+0x18>)
{
3400be16:	b510      	push	{r4, lr}
  if(Camera_Drv.FrameEventCallback != NULL)
3400be18:	695b      	ldr	r3, [r3, #20]
{
3400be1a:	460c      	mov	r4, r1
  if(Camera_Drv.FrameEventCallback != NULL)
3400be1c:	b10b      	cbz	r3, 3400be22 <HAL_DCMIPP_PIPE_FrameEventCallback+0xe>
  {
      Camera_Drv.FrameEventCallback(&camera_bsp, Pipe);
3400be1e:	4804      	ldr	r0, [pc, #16]	@ (3400be30 <HAL_DCMIPP_PIPE_FrameEventCallback+0x1c>)
3400be20:	4798      	blx	r3
  }
  CMW_CAMERA_PIPE_FrameEventCallback(Pipe);
3400be22:	4620      	mov	r0, r4
3400be24:	f7ff ffe4 	bl	3400bdf0 <CMW_CAMERA_PIPE_FrameEventCallback>
}
3400be28:	bd10      	pop	{r4, pc}
3400be2a:	bf00      	nop
3400be2c:	34013124 	.word	0x34013124
3400be30:	34012fe0 	.word	0x34012fe0

3400be34 <DMA2D_IRQHandler>:
  assert(ret == HAL_OK);
}

void DMA2D_IRQHandler(void)
{
  HAL_DMA2D_IRQHandler(dma2d_current);
3400be34:	4b01      	ldr	r3, [pc, #4]	@ (3400be3c <DMA2D_IRQHandler+0x8>)
3400be36:	6818      	ldr	r0, [r3, #0]
3400be38:	f7f7 bad8 	b.w	340033ec <HAL_DMA2D_IRQHandler>
3400be3c:	34013198 	.word	0x34013198

3400be40 <USB1_OTG_HS_IRQHandler>:
  HAL_NVIC_EnableIRQ(USB1_OTG_HS_IRQn);
}

void USB1_OTG_HS_IRQHandler(void)
{
  UVCL_IRQHandler();
3400be40:	f000 b800 	b.w	3400be44 <UVCL_IRQHandler>

3400be44 <UVCL_IRQHandler>:
void UVCL_IRQHandler()
{
#if defined(UVCL_USBD_USE_THREADX) || defined(UVCL_USBD_USE_FREERTOS)
  UVCL_stm32_usbd_IRQHandler();
#elif defined(UVC_LIB_USE_USBX)
  UVCL_stm32_usbx_IRQHandler();
3400be44:	f000 b800 	b.w	3400be48 <UVCL_stm32_usbx_IRQHandler>

3400be48 <UVCL_stm32_usbx_IRQHandler>:
    __enable_irq();
}
#endif

void UVCL_stm32_usbx_IRQHandler()
{
3400be48:	b508      	push	{r3, lr}
  HAL_PCD_IRQHandler(&uvcl_pcd_handle);
3400be4a:	4804      	ldr	r0, [pc, #16]	@ (3400be5c <UVCL_stm32_usbx_IRQHandler+0x14>)
3400be4c:	f7f7 fe4e 	bl	34003aec <HAL_PCD_IRQHandler>
    assert(ret == pdTRUE);
    HAL_NVIC_DisableIRQ(irqn_type);
    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
  }
#else
  ux_system_tasks_run();
3400be50:	f000 fa76 	bl	3400c340 <_ux_system_tasks_run>
  ux_system_tasks_run();
#endif
#endif
}
3400be54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  ux_system_tasks_run();
3400be58:	f000 ba72 	b.w	3400c340 <_ux_system_tasks_run>
3400be5c:	3401319c 	.word	0x3401319c

3400be60 <HAL_PCD_SetupStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400be60:	4b24      	ldr	r3, [pc, #144]	@ (3400bef4 <HAL_PCD_SetupStageCallback+0x94>)
{
3400be62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400be66:	681b      	ldr	r3, [r3, #0]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
3400be68:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400be6c:	69dd      	ldr	r5, [r3, #28]
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
3400be6e:	2208      	movs	r2, #8
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
3400be70:	686c      	ldr	r4, [r5, #4]
{
3400be72:	4606      	mov	r6, r0
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
3400be74:	f104 005c 	add.w	r0, r4, #92	@ 0x5c
3400be78:	f000 fa96 	bl	3400c3a8 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
3400be7c:	2301      	movs	r3, #1
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
3400be7e:	2200      	movs	r2, #0
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
3400be80:	6263      	str	r3, [r4, #36]	@ 0x24

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
3400be82:	68ab      	ldr	r3, [r5, #8]
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
3400be84:	63a2      	str	r2, [r4, #56]	@ 0x38
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
3400be86:	f023 030e 	bic.w	r3, r3, #14
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
3400be8a:	6462      	str	r2, [r4, #68]	@ 0x44
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
3400be8c:	60ab      	str	r3, [r5, #8]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
3400be8e:	f994 105c 	ldrsb.w	r1, [r4, #92]	@ 0x5c
3400be92:	4291      	cmp	r1, r2
3400be94:	da04      	bge.n	3400bea0 <HAL_PCD_SetupStageCallback+0x40>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
3400be96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;

#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
3400be9a:	60ab      	str	r3, [r5, #8]
                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
            }
        }
    }
}
3400be9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
3400bea0:	73aa      	strb	r2, [r5, #14]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
3400bea2:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
3400bea6:	b92a      	cbnz	r2, 3400beb4 <HAL_PCD_SetupStageCallback+0x54>
3400bea8:	f894 2063 	ldrb.w	r2, [r4, #99]	@ 0x63
3400beac:	b912      	cbnz	r2, 3400beb4 <HAL_PCD_SetupStageCallback+0x54>
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
3400beae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
3400beb2:	e7f2      	b.n	3400be9a <HAL_PCD_SetupStageCallback+0x3a>
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
3400beb4:	f104 0062 	add.w	r0, r4, #98	@ 0x62
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
3400beb8:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
3400beba:	f000 fa7f 	bl	3400c3bc <_ux_utility_short_get>
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
3400bebe:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
3400bec2:	4603      	mov	r3, r0
3400bec4:	f04f 0800 	mov.w	r8, #0
3400bec8:	6360      	str	r0, [r4, #52]	@ 0x34
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
3400beca:	d907      	bls.n	3400bedc <HAL_PCD_SetupStageCallback+0x7c>
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
3400becc:	4639      	mov	r1, r7
3400bece:	4628      	mov	r0, r5
3400bed0:	f000 f94e 	bl	3400c170 <_ux_dcd_stm32_endpoint_stall>
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
3400bed4:	68ab      	ldr	r3, [r5, #8]
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
3400bed6:	f885 800c 	strb.w	r8, [r5, #12]
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
3400beda:	e7e8      	b.n	3400beae <HAL_PCD_SetupStageCallback+0x4e>
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
3400bedc:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
3400bede:	f8c4 8038 	str.w	r8, [r4, #56]	@ 0x38
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
3400bee2:	6322      	str	r2, [r4, #48]	@ 0x30
                HAL_PCD_EP_Receive(hpcd,
3400bee4:	4630      	mov	r0, r6
3400bee6:	7bb9      	ldrb	r1, [r7, #14]
3400bee8:	f7f7 fd75 	bl	340039d6 <HAL_PCD_EP_Receive>
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
3400beec:	2302      	movs	r3, #2
3400beee:	732b      	strb	r3, [r5, #12]
3400bef0:	e7d4      	b.n	3400be9c <HAL_PCD_SetupStageCallback+0x3c>
3400bef2:	bf00      	nop
3400bef4:	34013680 	.word	0x34013680

3400bef8 <HAL_PCD_DataInStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400bef8:	4b2e      	ldr	r3, [pc, #184]	@ (3400bfb4 <HAL_PCD_DataInStageCallback+0xbc>)
{
3400befa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400befe:	681b      	ldr	r3, [r3, #0]
3400bf00:	f001 020f 	and.w	r2, r1, #15
3400bf04:	69df      	ldr	r7, [r3, #28]
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
3400bf06:	eb02 0242 	add.w	r2, r2, r2, lsl #1
3400bf0a:	eb07 0282 	add.w	r2, r7, r2, lsl #2
{
3400bf0e:	4606      	mov	r6, r0
3400bf10:	460d      	mov	r5, r1
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
3400bf12:	6854      	ldr	r4, [r2, #4]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
3400bf14:	2900      	cmp	r1, #0
3400bf16:	d13b      	bne.n	3400bf90 <HAL_PCD_DataInStageCallback+0x98>

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
3400bf18:	7b3b      	ldrb	r3, [r7, #12]
3400bf1a:	2b01      	cmp	r3, #1
3400bf1c:	d115      	bne.n	3400bf4a <HAL_PCD_DataInStageCallback+0x52>
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
3400bf1e:	f8d4 8028 	ldr.w	r8, [r4, #40]	@ 0x28
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
3400bf22:	460b      	mov	r3, r1
3400bf24:	460a      	mov	r2, r1
3400bf26:	f7f7 fd56 	bl	340039d6 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
3400bf2a:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
3400bf2c:	f8b8 0010 	ldrh.w	r0, [r8, #16]
3400bf30:	4281      	cmp	r1, r0
3400bf32:	d81d      	bhi.n	3400bf70 <HAL_PCD_DataInStageCallback+0x78>
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
3400bf34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3400bf36:	2b01      	cmp	r3, #1
3400bf38:	d109      	bne.n	3400bf4e <HAL_PCD_DataInStageCallback+0x56>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
3400bf3a:	462b      	mov	r3, r5
3400bf3c:	462a      	mov	r2, r5
3400bf3e:	4630      	mov	r0, r6
3400bf40:	f898 100e 	ldrb.w	r1, [r8, #14]
3400bf44:	f7f7 fd6d 	bl	34003a22 <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
3400bf48:	65a5      	str	r5, [r4, #88]	@ 0x58
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
3400bf4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
3400bf4e:	2302      	movs	r3, #2
3400bf50:	6223      	str	r3, [r4, #32]
                    transfer_request -> ux_slave_transfer_request_actual_length =
3400bf52:	6b63      	ldr	r3, [r4, #52]	@ 0x34
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
3400bf54:	6465      	str	r5, [r4, #68]	@ 0x44
                    transfer_request -> ux_slave_transfer_request_actual_length =
3400bf56:	63a3      	str	r3, [r4, #56]	@ 0x38
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
3400bf58:	68bb      	ldr	r3, [r7, #8]
3400bf5a:	f043 0308 	orr.w	r3, r3, #8
3400bf5e:	60bb      	str	r3, [r7, #8]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
3400bf60:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400bf62:	b113      	cbz	r3, 3400bf6a <HAL_PCD_DataInStageCallback+0x72>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
3400bf64:	f104 0020 	add.w	r0, r4, #32
3400bf68:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
3400bf6a:	2304      	movs	r3, #4
3400bf6c:	733b      	strb	r3, [r7, #12]
3400bf6e:	e7ec      	b.n	3400bf4a <HAL_PCD_DataInStageCallback+0x52>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
3400bf70:	1a0b      	subs	r3, r1, r0
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
3400bf72:	4283      	cmp	r3, r0
3400bf74:	bf28      	it	cs
3400bf76:	4603      	movcs	r3, r0
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
3400bf78:	6b22      	ldr	r2, [r4, #48]	@ 0x30
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
3400bf7a:	1ac9      	subs	r1, r1, r3
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
3400bf7c:	4402      	add	r2, r0
                HAL_PCD_EP_Transmit(hpcd,
3400bf7e:	4630      	mov	r0, r6
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
3400bf80:	6322      	str	r2, [r4, #48]	@ 0x30
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
3400bf82:	63e1      	str	r1, [r4, #60]	@ 0x3c
                HAL_PCD_EP_Transmit(hpcd,
3400bf84:	f898 100e 	ldrb.w	r1, [r8, #14]
}
3400bf88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
3400bf8c:	f7f7 bd49 	b.w	34003a22 <HAL_PCD_EP_Transmit>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
3400bf90:	6da6      	ldr	r6, [r4, #88]	@ 0x58
3400bf92:	2300      	movs	r3, #0
            transfer_request -> ux_slave_transfer_request_requested_length)
3400bf94:	6b65      	ldr	r5, [r4, #52]	@ 0x34
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
3400bf96:	b126      	cbz	r6, 3400bfa2 <HAL_PCD_DataInStageCallback+0xaa>
3400bf98:	b11d      	cbz	r5, 3400bfa2 <HAL_PCD_DataInStageCallback+0xaa>
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
3400bf9a:	461a      	mov	r2, r3
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
3400bf9c:	65a3      	str	r3, [r4, #88]	@ 0x58
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
3400bf9e:	63e3      	str	r3, [r4, #60]	@ 0x3c
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
3400bfa0:	e7f2      	b.n	3400bf88 <HAL_PCD_DataInStageCallback+0x90>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
3400bfa2:	6463      	str	r3, [r4, #68]	@ 0x44
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
3400bfa4:	2302      	movs	r3, #2
3400bfa6:	6223      	str	r3, [r4, #32]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
3400bfa8:	6893      	ldr	r3, [r2, #8]
            transfer_request -> ux_slave_transfer_request_actual_length =
3400bfaa:	63a5      	str	r5, [r4, #56]	@ 0x38
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
3400bfac:	f043 0308 	orr.w	r3, r3, #8
3400bfb0:	6093      	str	r3, [r2, #8]
}
3400bfb2:	e7ca      	b.n	3400bf4a <HAL_PCD_DataInStageCallback+0x52>
3400bfb4:	34013680 	.word	0x34013680

3400bfb8 <HAL_PCD_DataOutStageCallback>:

    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400bfb8:	4a23      	ldr	r2, [pc, #140]	@ (3400c048 <HAL_PCD_DataOutStageCallback+0x90>)
{
3400bfba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400bfbe:	6812      	ldr	r2, [r2, #0]
3400bfc0:	f001 050f 	and.w	r5, r1, #15
3400bfc4:	69d6      	ldr	r6, [r2, #28]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
3400bfc6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
3400bfca:	eb06 0585 	add.w	r5, r6, r5, lsl #2
{
3400bfce:	4607      	mov	r7, r0
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
3400bfd0:	686c      	ldr	r4, [r5, #4]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
3400bfd2:	bb61      	cbnz	r1, 3400c02e <HAL_PCD_DataOutStageCallback+0x76>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
3400bfd4:	7b33      	ldrb	r3, [r6, #12]
3400bfd6:	2b02      	cmp	r3, #2
3400bfd8:	d110      	bne.n	3400bffc <HAL_PCD_DataOutStageCallback+0x44>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
3400bfda:	6aa5      	ldr	r5, [r4, #40]	@ 0x28

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
3400bfdc:	f7f7 fd19 	bl	34003a12 <HAL_PCD_EP_GetRxCount>

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
3400bfe0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
                transfer_request -> ux_slave_transfer_request_requested_length)
3400bfe2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
3400bfe4:	4403      	add	r3, r0
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
3400bfe6:	4293      	cmp	r3, r2
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
3400bfe8:	63a3      	str	r3, [r4, #56]	@ 0x38
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
3400bfea:	d812      	bhi.n	3400c012 <HAL_PCD_DataOutStageCallback+0x5a>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
3400bfec:	d002      	beq.n	3400bff4 <HAL_PCD_DataOutStageCallback+0x3c>
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
3400bfee:	8a2b      	ldrh	r3, [r5, #16]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
3400bff0:	4283      	cmp	r3, r0
3400bff2:	d005      	beq.n	3400c000 <HAL_PCD_DataOutStageCallback+0x48>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
3400bff4:	68b3      	ldr	r3, [r6, #8]
3400bff6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
3400bffa:	60b3      	str	r3, [r6, #8]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
3400bffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
3400c000:	6b22      	ldr	r2, [r4, #48]	@ 0x30
                    HAL_PCD_EP_Receive(hpcd,
3400c002:	4638      	mov	r0, r7
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
3400c004:	441a      	add	r2, r3
3400c006:	6322      	str	r2, [r4, #48]	@ 0x30
                    HAL_PCD_EP_Receive(hpcd,
3400c008:	7ba9      	ldrb	r1, [r5, #14]
}
3400c00a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                    HAL_PCD_EP_Receive(hpcd,
3400c00e:	f7f7 bce2 	b.w	340039d6 <HAL_PCD_EP_Receive>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
3400c012:	2327      	movs	r3, #39	@ 0x27
3400c014:	6463      	str	r3, [r4, #68]	@ 0x44
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
3400c016:	68b3      	ldr	r3, [r6, #8]
3400c018:	f043 0308 	orr.w	r3, r3, #8
3400c01c:	60b3      	str	r3, [r6, #8]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
3400c01e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
3400c020:	2b00      	cmp	r3, #0
3400c022:	d0eb      	beq.n	3400bffc <HAL_PCD_DataOutStageCallback+0x44>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
3400c024:	f104 0020 	add.w	r0, r4, #32
}
3400c028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
3400c02c:	4718      	bx	r3
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
3400c02e:	f7f7 fcf0 	bl	34003a12 <HAL_PCD_EP_GetRxCount>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
3400c032:	2300      	movs	r3, #0
3400c034:	6463      	str	r3, [r4, #68]	@ 0x44
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
3400c036:	2302      	movs	r3, #2
3400c038:	6223      	str	r3, [r4, #32]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
3400c03a:	68ab      	ldr	r3, [r5, #8]
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
3400c03c:	63a0      	str	r0, [r4, #56]	@ 0x38
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
3400c03e:	f043 0308 	orr.w	r3, r3, #8
3400c042:	60ab      	str	r3, [r5, #8]
}
3400c044:	e7da      	b.n	3400bffc <HAL_PCD_DataOutStageCallback+0x44>
3400c046:	bf00      	nop
3400c048:	34013680 	.word	0x34013680

3400c04c <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
3400c04c:	b538      	push	{r3, r4, r5, lr}

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
3400c04e:	4c0a      	ldr	r4, [pc, #40]	@ (3400c078 <HAL_PCD_ResetCallback+0x2c>)
{
3400c050:	4605      	mov	r5, r0
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
3400c052:	6823      	ldr	r3, [r4, #0]
3400c054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400c056:	b10b      	cbz	r3, 3400c05c <HAL_PCD_ResetCallback+0x10>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
3400c058:	f000 f902 	bl	3400c260 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
3400c05c:	79ea      	ldrb	r2, [r5, #7]
    {
#ifdef PCD_SPEED_HIGH
    case PCD_SPEED_HIGH:

        /* We are connected at high speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
3400c05e:	6823      	ldr	r3, [r4, #0]
    switch(hpcd -> Init.speed)
3400c060:	2a00      	cmp	r2, #0
3400c062:	bf0c      	ite	eq
3400c064:	2202      	moveq	r2, #2
3400c066:	2201      	movne	r2, #1
        _ux_system_slave -> ux_system_slave_speed =  UX_HIGH_SPEED_DEVICE;
3400c068:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
        break;
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
3400c06c:	f000 f88e 	bl	3400c18c <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
3400c070:	2201      	movs	r2, #1
3400c072:	6823      	ldr	r3, [r4, #0]
3400c074:	625a      	str	r2, [r3, #36]	@ 0x24
}
3400c076:	bd38      	pop	{r3, r4, r5, pc}
3400c078:	34013680 	.word	0x34013680

3400c07c <HAL_PCD_ConnectCallback>:
/**************************************************************************/
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c07c:	4b03      	ldr	r3, [pc, #12]	@ (3400c08c <HAL_PCD_ConnectCallback+0x10>)
3400c07e:	681b      	ldr	r3, [r3, #0]
3400c080:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400c084:	b10b      	cbz	r3, 3400c08a <HAL_PCD_ConnectCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_CONNECTED);
3400c086:	20f1      	movs	r0, #241	@ 0xf1
3400c088:	4718      	bx	r3
    }
}
3400c08a:	4770      	bx	lr
3400c08c:	34013680 	.word	0x34013680

3400c090 <HAL_PCD_DisconnectCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
3400c090:	b510      	push	{r4, lr}

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c092:	4c07      	ldr	r4, [pc, #28]	@ (3400c0b0 <HAL_PCD_DisconnectCallback+0x20>)
3400c094:	6823      	ldr	r3, [r4, #0]
3400c096:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400c09a:	b10b      	cbz	r3, 3400c0a0 <HAL_PCD_DisconnectCallback+0x10>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_DISCONNECTED);
3400c09c:	20f2      	movs	r0, #242	@ 0xf2
3400c09e:	4798      	blx	r3
    }

    /* Check if the device is attached or configured.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
3400c0a0:	6823      	ldr	r3, [r4, #0]
3400c0a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
3400c0a4:	b11b      	cbz	r3, 3400c0ae <HAL_PCD_DisconnectCallback+0x1e>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
    }
}
3400c0a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        _ux_device_stack_disconnect();
3400c0aa:	f000 b8d9 	b.w	3400c260 <_ux_device_stack_disconnect>
}
3400c0ae:	bd10      	pop	{r4, pc}
3400c0b0:	34013680 	.word	0x34013680

3400c0b4 <HAL_PCD_SuspendCallback>:
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c0b4:	4b03      	ldr	r3, [pc, #12]	@ (3400c0c4 <HAL_PCD_SuspendCallback+0x10>)
3400c0b6:	681b      	ldr	r3, [r3, #0]
3400c0b8:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400c0bc:	b10b      	cbz	r3, 3400c0c2 <HAL_PCD_SuspendCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
3400c0be:	20f4      	movs	r0, #244	@ 0xf4
3400c0c0:	4718      	bx	r3
    }
}
3400c0c2:	4770      	bx	lr
3400c0c4:	34013680 	.word	0x34013680

3400c0c8 <HAL_PCD_ResumeCallback>:
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c0c8:	4b03      	ldr	r3, [pc, #12]	@ (3400c0d8 <HAL_PCD_ResumeCallback+0x10>)
3400c0ca:	681b      	ldr	r3, [r3, #0]
3400c0cc:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400c0d0:	b10b      	cbz	r3, 3400c0d6 <HAL_PCD_ResumeCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
3400c0d2:	20f3      	movs	r0, #243	@ 0xf3
3400c0d4:	4718      	bx	r3
    }
}
3400c0d6:	4770      	bx	lr
3400c0d8:	34013680 	.word	0x34013680

3400c0dc <HAL_PCD_SOFCallback>:
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c0dc:	4b03      	ldr	r3, [pc, #12]	@ (3400c0ec <HAL_PCD_SOFCallback+0x10>)
3400c0de:	681b      	ldr	r3, [r3, #0]
3400c0e0:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400c0e4:	b10b      	cbz	r3, 3400c0ea <HAL_PCD_SOFCallback+0xe>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
3400c0e6:	20f0      	movs	r0, #240	@ 0xf0
3400c0e8:	4718      	bx	r3
    }
}
3400c0ea:	4770      	bx	lr
3400c0ec:	34013680 	.word	0x34013680

3400c0f0 <HAL_PCD_ISOINIncompleteCallback>:

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400c0f0:	4b0e      	ldr	r3, [pc, #56]	@ (3400c12c <HAL_PCD_ISOINIncompleteCallback+0x3c>)
3400c0f2:	f001 010f 	and.w	r1, r1, #15
3400c0f6:	681b      	ldr	r3, [r3, #0]
3400c0f8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
3400c0fc:	69d8      	ldr	r0, [r3, #28]
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
#else
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0U)
3400c0fe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
3400c102:	688b      	ldr	r3, [r1, #8]
3400c104:	07db      	lsls	r3, r3, #31
3400c106:	d50f      	bpl.n	3400c128 <HAL_PCD_ISOINIncompleteCallback+0x38>
        return;

    endpoint = ed->ux_dcd_stm32_ed_endpoint;
3400c108:	684a      	ldr	r2, [r1, #4]

    if ((endpoint->ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == 1 &&
3400c10a:	7bd3      	ldrb	r3, [r2, #15]
3400c10c:	f003 0303 	and.w	r3, r3, #3
3400c110:	2b01      	cmp	r3, #1
3400c112:	d109      	bne.n	3400c128 <HAL_PCD_ISOINIncompleteCallback+0x38>
3400c114:	f992 300e 	ldrsb.w	r3, [r2, #14]
        (endpoint->ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != 0)
3400c118:	7b91      	ldrb	r1, [r2, #14]
    if ((endpoint->ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == 1 &&
3400c11a:	2b00      	cmp	r3, #0
3400c11c:	da04      	bge.n	3400c128 <HAL_PCD_ISOINIncompleteCallback+0x38>
    {

        /* Incomplete, discard data and retry.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
3400c11e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
3400c120:	6f00      	ldr	r0, [r0, #112]	@ 0x70
3400c122:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
3400c124:	f7f7 bc7d 	b.w	34003a22 <HAL_PCD_EP_Transmit>
                        endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                        endpoint->ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer,
                        endpoint->ux_slave_endpoint_transfer_request.ux_slave_transfer_request_requested_length);
    }
}
3400c128:	4770      	bx	lr
3400c12a:	bf00      	nop
3400c12c:	34013680 	.word	0x34013680

3400c130 <HAL_PCD_ISOOUTIncompleteCallback>:

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400c130:	4b0e      	ldr	r3, [pc, #56]	@ (3400c16c <HAL_PCD_ISOOUTIncompleteCallback+0x3c>)
3400c132:	f001 010f 	and.w	r1, r1, #15
3400c136:	681b      	ldr	r3, [r3, #0]
3400c138:	eb01 0141 	add.w	r1, r1, r1, lsl #1
3400c13c:	69d8      	ldr	r0, [r3, #28]

    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
3400c13e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
3400c142:	688b      	ldr	r3, [r1, #8]
3400c144:	07db      	lsls	r3, r3, #31
3400c146:	d50f      	bpl.n	3400c168 <HAL_PCD_ISOOUTIncompleteCallback+0x38>
        return;

    endpoint = ed->ux_dcd_stm32_ed_endpoint;
3400c148:	684a      	ldr	r2, [r1, #4]

    if ((endpoint->ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == 1 &&
3400c14a:	7bd3      	ldrb	r3, [r2, #15]
3400c14c:	f003 0303 	and.w	r3, r3, #3
3400c150:	2b01      	cmp	r3, #1
3400c152:	d109      	bne.n	3400c168 <HAL_PCD_ISOOUTIncompleteCallback+0x38>
3400c154:	f992 300e 	ldrsb.w	r3, [r2, #14]
        (endpoint->ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == 0)
3400c158:	7b91      	ldrb	r1, [r2, #14]
    if ((endpoint->ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == 1 &&
3400c15a:	2b00      	cmp	r3, #0
3400c15c:	db04      	blt.n	3400c168 <HAL_PCD_ISOOUTIncompleteCallback+0x38>
    {

        /* Incomplete, discard data and retry.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
3400c15e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
3400c160:	6f00      	ldr	r0, [r0, #112]	@ 0x70
3400c162:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
3400c164:	f7f7 bc37 	b.w	340039d6 <HAL_PCD_EP_Receive>
                        endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                        endpoint->ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer,
                        endpoint->ux_slave_endpoint_transfer_request.ux_slave_transfer_request_requested_length);
    }
}
3400c168:	4770      	bx	lr
3400c16a:	bf00      	nop
3400c16c:	34013680 	.word	0x34013680

3400c170 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
3400c170:	b508      	push	{r3, lr}

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
3400c172:	688b      	ldr	r3, [r1, #8]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
3400c174:	6f00      	ldr	r0, [r0, #112]	@ 0x70
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
3400c176:	685a      	ldr	r2, [r3, #4]
3400c178:	f042 0204 	orr.w	r2, r2, #4
3400c17c:	605a      	str	r2, [r3, #4]
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
3400c17e:	7b89      	ldrb	r1, [r1, #14]
3400c180:	7a9b      	ldrb	r3, [r3, #10]
3400c182:	4319      	orrs	r1, r3
3400c184:	f7f7 fc67 	bl	34003a56 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
}
3400c188:	2000      	movs	r0, #0
3400c18a:	bd08      	pop	{r3, pc}

3400c18c <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
3400c18c:	b570      	push	{r4, r5, r6, lr}
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
3400c18e:	4e32      	ldr	r6, [pc, #200]	@ (3400c258 <_ux_dcd_stm32_initialize_complete+0xcc>)
3400c190:	6834      	ldr	r4, [r6, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
3400c192:	f8d4 315c 	ldr.w	r3, [r4, #348]	@ 0x15c
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
3400c196:	69e5      	ldr	r5, [r4, #28]
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
3400c198:	2b01      	cmp	r3, #1
3400c19a:	d147      	bne.n	3400c22c <_ux_dcd_stm32_initialize_complete+0xa0>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
3400c19c:	f8d4 30f4 	ldr.w	r3, [r4, #244]	@ 0xf4
3400c1a0:	f8c4 30cc 	str.w	r3, [r4, #204]	@ 0xcc
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
3400c1a4:	f8d4 30f8 	ldr.w	r3, [r4, #248]	@ 0xf8

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
3400c1a8:	220e      	movs	r2, #14
3400c1aa:	492c      	ldr	r1, [pc, #176]	@ (3400c25c <_ux_dcd_stm32_initialize_complete+0xd0>)
3400c1ac:	f8d4 00cc 	ldr.w	r0, [r4, #204]	@ 0xcc
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
3400c1b0:	f8c4 30d0 	str.w	r3, [r4, #208]	@ 0xd0
    _ux_utility_descriptor_parse(device_framework,
3400c1b4:	f104 0328 	add.w	r3, r4, #40	@ 0x28
3400c1b8:	f000 f8c7 	bl	3400c34a <_ux_utility_descriptor_parse>
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
3400c1bc:	f242 7310 	movw	r3, #10000	@ 0x2710
3400c1c0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
3400c1c4:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
                            transfer_request -> ux_slave_transfer_request_data_pointer;

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
3400c1c6:	f104 023c 	add.w	r2, r4, #60	@ 0x3c
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
3400c1ca:	66e3      	str	r3, [r4, #108]	@ 0x6c

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
3400c1cc:	f894 302f 	ldrb.w	r3, [r4, #47]	@ 0x2f
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
3400c1d0:	6662      	str	r2, [r4, #100]	@ 0x64

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
3400c1d2:	210e      	movs	r1, #14
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
3400c1d4:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
3400c1d8:	6723      	str	r3, [r4, #112]	@ 0x70
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
3400c1da:	4620      	mov	r0, r4
3400c1dc:	69a3      	ldr	r3, [r4, #24]
3400c1de:	4798      	blx	r3
                                    (VOID *) &device -> ux_slave_device_control_endpoint);

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
3400c1e0:	2100      	movs	r1, #0
3400c1e2:	6f28      	ldr	r0, [r5, #112]	@ 0x70
3400c1e4:	f7f7 ffe8 	bl	340041b8 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
3400c1e8:	2300      	movs	r3, #0
3400c1ea:	f894 202f 	ldrb.w	r2, [r4, #47]	@ 0x2f
3400c1ee:	4619      	mov	r1, r3
3400c1f0:	6f28      	ldr	r0, [r5, #112]	@ 0x70
3400c1f2:	f7f7 fbb7 	bl	34003964 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
3400c1f6:	2180      	movs	r1, #128	@ 0x80
3400c1f8:	6f28      	ldr	r0, [r5, #112]	@ 0x70
3400c1fa:	f7f7 ffdd 	bl	340041b8 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
3400c1fe:	2300      	movs	r3, #0
3400c200:	f894 202f 	ldrb.w	r2, [r4, #47]	@ 0x2f
3400c204:	2180      	movs	r1, #128	@ 0x80
3400c206:	6f28      	ldr	r0, [r5, #112]	@ 0x70
3400c208:	f7f7 fbac 	bl	34003964 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
3400c20c:	2300      	movs	r3, #0

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
3400c20e:	2208      	movs	r2, #8
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
3400c210:	2001      	movs	r0, #1
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
3400c212:	e9c4 321d 	strd	r3, r2, [r4, #116]	@ 0x74
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
3400c216:	6423      	str	r3, [r4, #64]	@ 0x40

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c218:	6833      	ldr	r3, [r6, #0]
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
3400c21a:	e9c4 0017 	strd	r0, r0, [r4, #92]	@ 0x5c
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c21e:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
3400c222:	6722      	str	r2, [r4, #112]	@ 0x70
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c224:	b103      	cbz	r3, 3400c228 <_ux_dcd_stm32_initialize_complete+0x9c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
3400c226:	4798      	blx	r3
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
}
3400c228:	2000      	movs	r0, #0
3400c22a:	bd70      	pop	{r4, r5, r6, pc}
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
3400c22c:	2300      	movs	r3, #0
3400c22e:	f8c4 315c 	str.w	r3, [r4, #348]	@ 0x15c
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
3400c232:	f8d4 3140 	ldr.w	r3, [r4, #320]	@ 0x140
3400c236:	2b01      	cmp	r3, #1
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
3400c238:	bf0b      	itete	eq
3400c23a:	f8d4 30d4 	ldreq.w	r3, [r4, #212]	@ 0xd4
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
3400c23e:	f8d4 30dc 	ldrne.w	r3, [r4, #220]	@ 0xdc
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
3400c242:	f8c4 30cc 	streq.w	r3, [r4, #204]	@ 0xcc
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
3400c246:	f8c4 30cc 	strne.w	r3, [r4, #204]	@ 0xcc
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
3400c24a:	bf0c      	ite	eq
3400c24c:	f8d4 30d8 	ldreq.w	r3, [r4, #216]	@ 0xd8
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
3400c250:	f8d4 30e0 	ldrne.w	r3, [r4, #224]	@ 0xe0
3400c254:	e7a8      	b.n	3400c1a8 <_ux_dcd_stm32_initialize_complete+0x1c>
3400c256:	bf00      	nop
3400c258:	34013680 	.word	0x34013680
3400c25c:	34012c1c 	.word	0x34012c1c

3400c260 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
3400c260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
3400c264:	4f19      	ldr	r7, [pc, #100]	@ (3400c2cc <_ux_device_stack_disconnect+0x6c>)
{
3400c266:	b08c      	sub	sp, #48	@ 0x30
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
3400c268:	683c      	ldr	r4, [r7, #0]
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
3400c26a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
3400c26c:	2e03      	cmp	r6, #3
3400c26e:	d128      	bne.n	3400c2c2 <_ux_device_stack_disconnect+0x62>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
3400c270:	f8d4 50b4 	ldr.w	r5, [r4, #180]	@ 0xb4

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
3400c274:	b9b5      	cbnz	r5, 3400c2a4 <_ux_device_stack_disconnect+0x44>
            interface_ptr =  next_interface;
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
3400c276:	2301      	movs	r3, #1
3400c278:	6263      	str	r3, [r4, #36]	@ 0x24

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
3400c27a:	210f      	movs	r1, #15
3400c27c:	4620      	mov	r0, r4
3400c27e:	69a3      	ldr	r3, [r4, #24]
3400c280:	f104 023c 	add.w	r2, r4, #60	@ 0x3c
3400c284:	4798      	blx	r3
3400c286:	4605      	mov	r5, r0
                                (VOID *) &device -> ux_slave_device_control_endpoint);

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
3400c288:	2300      	movs	r3, #0
3400c28a:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
3400c28e:	6263      	str	r3, [r4, #36]	@ 0x24

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
3400c290:	683b      	ldr	r3, [r7, #0]
3400c292:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
3400c296:	b10b      	cbz	r3, 3400c29c <_ux_device_stack_disconnect+0x3c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
3400c298:	200a      	movs	r0, #10
3400c29a:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
}
3400c29c:	4628      	mov	r0, r5
3400c29e:	b00c      	add	sp, #48	@ 0x30
3400c2a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            class_ptr =  interface_ptr -> ux_slave_interface_class;
3400c2a4:	686b      	ldr	r3, [r5, #4]
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
3400c2a6:	9601      	str	r6, [sp, #4]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
3400c2a8:	9503      	str	r5, [sp, #12]
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
3400c2aa:	9309      	str	r3, [sp, #36]	@ 0x24
            if (class_ptr != UX_NULL)
3400c2ac:	b113      	cbz	r3, 3400c2b4 <_ux_device_stack_disconnect+0x54>
                class_ptr -> ux_slave_class_entry_function(&class_command);
3400c2ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
3400c2b0:	a801      	add	r0, sp, #4
3400c2b2:	4798      	blx	r3
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
3400c2b4:	f8d5 8018 	ldr.w	r8, [r5, #24]
            _ux_device_stack_interface_delete(interface_ptr);
3400c2b8:	4628      	mov	r0, r5
3400c2ba:	f000 f809 	bl	3400c2d0 <_ux_device_stack_interface_delete>
            interface_ptr =  next_interface;
3400c2be:	4645      	mov	r5, r8
3400c2c0:	e7d8      	b.n	3400c274 <_ux_device_stack_disconnect+0x14>
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
3400c2c2:	2e01      	cmp	r6, #1
3400c2c4:	d0d9      	beq.n	3400c27a <_ux_device_stack_disconnect+0x1a>
UINT                        status = UX_ERROR;
3400c2c6:	25ff      	movs	r5, #255	@ 0xff
3400c2c8:	e7de      	b.n	3400c288 <_ux_device_stack_disconnect+0x28>
3400c2ca:	bf00      	nop
3400c2cc:	34013680 	.word	0x34013680

3400c2d0 <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
3400c2d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3400c2d4:	4605      	mov	r5, r0

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
3400c2d6:	2600      	movs	r6, #0
    device =  &_ux_system_slave -> ux_system_slave_device;
3400c2d8:	4f0e      	ldr	r7, [pc, #56]	@ (3400c314 <_ux_device_stack_interface_delete+0x44>)
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
3400c2da:	69c4      	ldr	r4, [r0, #28]
    device =  &_ux_system_slave -> ux_system_slave_device;
3400c2dc:	f8d7 8000 	ldr.w	r8, [r7]
    while (next_endpoint != UX_NULL)
3400c2e0:	b954      	cbnz	r4, 3400c2f8 <_ux_device_stack_interface_delete+0x28>
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
3400c2e2:	69ab      	ldr	r3, [r5, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
}
3400c2e4:	4620      	mov	r0, r4
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
3400c2e6:	f8c8 30b4 	str.w	r3, [r8, #180]	@ 0xb4
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
3400c2ea:	e9c5 4401 	strd	r4, r4, [r5, #4]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
3400c2ee:	e9c5 4406 	strd	r4, r4, [r5, #24]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
3400c2f2:	602c      	str	r4, [r5, #0]
}
3400c2f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
3400c2f8:	6838      	ldr	r0, [r7, #0]
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
3400c2fa:	f8d4 9014 	ldr.w	r9, [r4, #20]
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
3400c2fe:	4622      	mov	r2, r4
3400c300:	210f      	movs	r1, #15
3400c302:	6983      	ldr	r3, [r0, #24]
3400c304:	4798      	blx	r3
        endpoint -> ux_slave_endpoint_state =  0;
3400c306:	e9c4 6600 	strd	r6, r6, [r4]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
3400c30a:	e9c4 6605 	strd	r6, r6, [r4, #20]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
3400c30e:	61e6      	str	r6, [r4, #28]
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
3400c310:	464c      	mov	r4, r9
3400c312:	e7e5      	b.n	3400c2e0 <_ux_device_stack_interface_delete+0x10>
3400c314:	34013680 	.word	0x34013680

3400c318 <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
3400c318:	b510      	push	{r4, lr}


    status = UX_STATE_RESET;

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
3400c31a:	4c08      	ldr	r4, [pc, #32]	@ (3400c33c <_ux_device_stack_tasks_run+0x24>)
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
3400c31c:	2200      	movs	r2, #0
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
3400c31e:	6820      	ldr	r0, [r4, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
3400c320:	2112      	movs	r1, #18
3400c322:	6983      	ldr	r3, [r0, #24]
3400c324:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
3400c326:	6823      	ldr	r3, [r4, #0]
    status = UX_STATE_RESET;
3400c328:	2000      	movs	r0, #0
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
3400c32a:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
3400c32e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
3400c330:	b11a      	cbz	r2, 3400c33a <_ux_device_stack_tasks_run+0x22>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
3400c332:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
3400c334:	b10a      	cbz	r2, 3400c33a <_ux_device_stack_tasks_run+0x22>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
3400c336:	6c98      	ldr	r0, [r3, #72]	@ 0x48
3400c338:	4790      	blx	r2
        class_instance ++;
    }

    /* Return overall status.  */
    return(status);
}
3400c33a:	bd10      	pop	{r4, pc}
3400c33c:	34013680 	.word	0x34013680

3400c340 <_ux_system_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT _ux_system_tasks_run(VOID)
{
3400c340:	b508      	push	{r3, lr}
#if defined(UX_DEVICE_STANDALONE) && !defined(UX_HOST_SIDE_ONLY)
    _ux_device_stack_tasks_run();
3400c342:	f7ff ffe9 	bl	3400c318 <_ux_device_stack_tasks_run>
    _ux_otg_tasks_run();
#endif

   /* Return code not used now.  */
   return(0);
}
3400c346:	2000      	movs	r0, #0
3400c348:	bd08      	pop	{r3, pc}

3400c34a <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
3400c34a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400c34e:	4605      	mov	r5, r0
3400c350:	460e      	mov	r6, r1
3400c352:	461c      	mov	r4, r3
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
                *descriptor++ =  0;
3400c354:	f04f 0800 	mov.w	r8, #0
3400c358:	188f      	adds	r7, r1, r2
    while(descriptor_entries--)
3400c35a:	42be      	cmp	r6, r7
3400c35c:	d101      	bne.n	3400c362 <_ux_utility_descriptor_parse+0x18>
        }
    }

    /* Return to caller.  */
    return;
}
3400c35e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        switch(*descriptor_structure++)
3400c362:	f816 3b01 	ldrb.w	r3, [r6], #1
3400c366:	2b02      	cmp	r3, #2
3400c368:	d013      	beq.n	3400c392 <_ux_utility_descriptor_parse+0x48>
3400c36a:	2b04      	cmp	r3, #4
3400c36c:	d006      	beq.n	3400c37c <_ux_utility_descriptor_parse+0x32>
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
3400c36e:	f815 3b01 	ldrb.w	r3, [r5], #1
3400c372:	f804 3b01 	strb.w	r3, [r4], #1
            descriptor ++;
3400c376:	e7f0      	b.n	3400c35a <_ux_utility_descriptor_parse+0x10>
                *descriptor++ =  0;
3400c378:	f804 8b01 	strb.w	r8, [r4], #1
            while((ALIGN_TYPE) descriptor & 3u)
3400c37c:	07a2      	lsls	r2, r4, #30
3400c37e:	d1fb      	bne.n	3400c378 <_ux_utility_descriptor_parse+0x2e>
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
3400c380:	4628      	mov	r0, r5
3400c382:	f000 f80f 	bl	3400c3a4 <_ux_utility_long_get>
            raw_descriptor +=  4;
3400c386:	3504      	adds	r5, #4
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
3400c388:	f844 0b04 	str.w	r0, [r4], #4
            break;
3400c38c:	e7e5      	b.n	3400c35a <_ux_utility_descriptor_parse+0x10>
                *descriptor++ =  0;
3400c38e:	f804 8b01 	strb.w	r8, [r4], #1
            while((ALIGN_TYPE) descriptor & 1u)
3400c392:	07e3      	lsls	r3, r4, #31
3400c394:	d4fb      	bmi.n	3400c38e <_ux_utility_descriptor_parse+0x44>
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
3400c396:	4628      	mov	r0, r5
3400c398:	f000 f810 	bl	3400c3bc <_ux_utility_short_get>
            raw_descriptor += 2;
3400c39c:	3502      	adds	r5, #2
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
3400c39e:	f824 0b02 	strh.w	r0, [r4], #2
            break;
3400c3a2:	e7da      	b.n	3400c35a <_ux_utility_descriptor_parse+0x10>

3400c3a4 <_ux_utility_long_get>:
    value |=  (ULONG)*address++ << 16;
    value |=  (ULONG)*address << 24;

    /* Return 32-bit value.  */
    return(value);
}
3400c3a4:	6800      	ldr	r0, [r0, #0]
3400c3a6:	4770      	bx	lr

3400c3a8 <_ux_utility_memory_copy>:
    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
    destination =  (UCHAR *) memory_destination;

    /* Loop to perform the copy.  */
    while(length--)
3400c3a8:	3801      	subs	r0, #1
3400c3aa:	3201      	adds	r2, #1
3400c3ac:	3a01      	subs	r2, #1
3400c3ae:	d100      	bne.n	3400c3b2 <_ux_utility_memory_copy+0xa>
        *destination++ =  *source++;
    }

    /* Return to caller.  */
    return; 
}
3400c3b0:	4770      	bx	lr
        *destination++ =  *source++;
3400c3b2:	f811 3b01 	ldrb.w	r3, [r1], #1
3400c3b6:	f800 3f01 	strb.w	r3, [r0, #1]!
3400c3ba:	e7f7      	b.n	3400c3ac <_ux_utility_memory_copy+0x4>

3400c3bc <_ux_utility_short_get>:
    value =  (USHORT) *address++;
    value |=  (USHORT)(*address << 8);

    /* Return to caller.  */
    return((ULONG) value);
}
3400c3bc:	8800      	ldrh	r0, [r0, #0]
3400c3be:	4770      	bx	lr

3400c3c0 <LL_ATON_Init>:
/**
 * @brief  ATON global initialization. Initializes clocks and bus interfaces. Must be called before anything else
 * @retval Always zero
 */
int LL_ATON_Init(void)
{
3400c3c0:	b510      	push	{r4, lr}
  if (done != 0)
3400c3c2:	4ba3      	ldr	r3, [pc, #652]	@ (3400c650 <LL_ATON_Init+0x290>)
{
3400c3c4:	b088      	sub	sp, #32
  if (done != 0)
3400c3c6:	781a      	ldrb	r2, [r3, #0]
3400c3c8:	b90a      	cbnz	r2, 3400c3ce <LL_ATON_Init+0xe>
  done = 1;
3400c3ca:	2201      	movs	r2, #1
3400c3cc:	701a      	strb	r2, [r3, #0]
  int i;

  ll_aton_static_checks();

  /* Clear pipeline */
  t = ATON_CLKCTRL_CTRL_GET(0);
3400c3ce:	4ba1      	ldr	r3, [pc, #644]	@ (3400c654 <LL_ATON_Init+0x294>)
3400c3d0:	681a      	ldr	r2, [r3, #0]
  t = ATON_CLKCTRL_CTRL_SET_CLR(t, 1);
3400c3d2:	f042 0202 	orr.w	r2, r2, #2
  ATON_CLKCTRL_CTRL_SET(0, t);
3400c3d6:	601a      	str	r2, [r3, #0]

  /* Enable all ATON clocks */
  ATON_CLKCTRL_CTRL_SET(0, 1);
3400c3d8:	2201      	movs	r2, #1
3400c3da:	601a      	str	r2, [r3, #0]
  ATON_CLKCTRL_AGATES0_SET(0, 0xffffffff);
3400c3dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3400c3e0:	609a      	str	r2, [r3, #8]
  ATON_CLKCTRL_AGATES1_SET(0, 0xffffffff);
3400c3e2:	60da      	str	r2, [r3, #12]

#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
#if (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)
  ATON_CLKCTRL_BGATES_SET(0, (1 << ATON_EPOCHCTRL_CLKB_CLK(0)));
#else
  ATON_CLKCTRL_BGATES_SET(0, 0x0);
3400c3e4:	2200      	movs	r2, #0
3400c3e6:	611a      	str	r2, [r3, #16]
#ifdef ATON_CLKCTRL_BGATES1_OFFSET
  ATON_CLKCTRL_BGATES1_SET(0, 0xffffffff);
#endif

  /* Check that RTL and ATON.h match. Only check first unit */
  ASSERT_UNITS_VERS_W_MSG(STRENG, t);
3400c3e8:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
3400c3ec:	685c      	ldr	r4, [r3, #4]
3400c3ee:	2c00      	cmp	r4, #0
3400c3f0:	d0fc      	beq.n	3400c3ec <LL_ATON_Init+0x2c>
3400c3f2:	f245 0301 	movw	r3, #20481	@ 0x5001
3400c3f6:	b2a2      	uxth	r2, r4
3400c3f8:	429a      	cmp	r2, r3
3400c3fa:	f040 8092 	bne.w	3400c522 <LL_ATON_Init+0x162>

#ifdef ATON_CONVACC_NUM
  ASSERT_UNITS_VERS_W_MSG(CONVACC, t);
3400c3fe:	4b96      	ldr	r3, [pc, #600]	@ (3400c658 <LL_ATON_Init+0x298>)
3400c400:	685c      	ldr	r4, [r3, #4]
3400c402:	2c00      	cmp	r4, #0
3400c404:	d0fc      	beq.n	3400c400 <LL_ATON_Init+0x40>
3400c406:	f245 1317 	movw	r3, #20759	@ 0x5117
3400c40a:	b2a2      	uxth	r2, r4
3400c40c:	429a      	cmp	r2, r3
3400c40e:	f040 80b0 	bne.w	3400c572 <LL_ATON_Init+0x1b2>
#endif

#ifdef ATON_POOL_NUM
  ASSERT_UNITS_VERS_W_MSG(POOL, t);
3400c412:	4b92      	ldr	r3, [pc, #584]	@ (3400c65c <LL_ATON_Init+0x29c>)
3400c414:	685c      	ldr	r4, [r3, #4]
3400c416:	2c00      	cmp	r4, #0
3400c418:	d0fc      	beq.n	3400c414 <LL_ATON_Init+0x54>
3400c41a:	f241 131c 	movw	r3, #4380	@ 0x111c
3400c41e:	b2a2      	uxth	r2, r4
3400c420:	429a      	cmp	r2, r3
3400c422:	f040 80cc 	bne.w	3400c5be <LL_ATON_Init+0x1fe>
#endif

#ifdef ATON_ARITH_NUM
  ASSERT_UNITS_VERS_W_MSG(ARITH, t);
3400c426:	4b8e      	ldr	r3, [pc, #568]	@ (3400c660 <LL_ATON_Init+0x2a0>)
3400c428:	685c      	ldr	r4, [r3, #4]
3400c42a:	2c00      	cmp	r4, #0
3400c42c:	d0fc      	beq.n	3400c428 <LL_ATON_Init+0x68>
3400c42e:	f241 031a 	movw	r3, #4122	@ 0x101a
3400c432:	b2a2      	uxth	r2, r4
3400c434:	429a      	cmp	r2, r3
3400c436:	f040 80e6 	bne.w	3400c606 <LL_ATON_Init+0x246>
#endif

#ifdef ATON_ACTIV_NUM
  ASSERT_UNITS_VERS_W_MSG(ACTIV, t);
3400c43a:	4b8a      	ldr	r3, [pc, #552]	@ (3400c664 <LL_ATON_Init+0x2a4>)
3400c43c:	685c      	ldr	r4, [r3, #4]
3400c43e:	2c00      	cmp	r4, #0
3400c440:	d0fc      	beq.n	3400c43c <LL_ATON_Init+0x7c>
3400c442:	f241 131b 	movw	r3, #4379	@ 0x111b
3400c446:	b2a2      	uxth	r2, r4
3400c448:	429a      	cmp	r2, r3
3400c44a:	f040 812d 	bne.w	3400c6a8 <LL_ATON_Init+0x2e8>
#endif

#ifdef ATON_DECUN_NUM
  ASSERT_UNITS_VERS_W_MSG(DECUN, t);
3400c44e:	4b86      	ldr	r3, [pc, #536]	@ (3400c668 <LL_ATON_Init+0x2a8>)
3400c450:	685c      	ldr	r4, [r3, #4]
3400c452:	2c00      	cmp	r4, #0
3400c454:	d0fc      	beq.n	3400c450 <LL_ATON_Init+0x90>
3400c456:	f641 2319 	movw	r3, #6681	@ 0x1a19
3400c45a:	b2a2      	uxth	r2, r4
3400c45c:	429a      	cmp	r2, r3
3400c45e:	f040 8147 	bne.w	3400c6f0 <LL_ATON_Init+0x330>
#endif

#ifdef ATON_EPOCHCTRL_VERSION_TYPE_DT
  ASSERT_UNITS_VERS_W_MSG(EPOCHCTRL, t);
3400c462:	4b82      	ldr	r3, [pc, #520]	@ (3400c66c <LL_ATON_Init+0x2ac>)
3400c464:	685c      	ldr	r4, [r3, #4]
3400c466:	2c00      	cmp	r4, #0
3400c468:	d0fc      	beq.n	3400c464 <LL_ATON_Init+0xa4>
3400c46a:	f241 1321 	movw	r3, #4385	@ 0x1121
3400c46e:	b2a2      	uxth	r2, r4
3400c470:	429a      	cmp	r2, r3
3400c472:	f040 8162 	bne.w	3400c73a <LL_ATON_Init+0x37a>
#endif

#ifdef ATON_RECBUF_VERSION_TYPE_DT
  ASSERT_UNITS_VERS_W_MSG(RECBUF, t);
3400c476:	4b7e      	ldr	r3, [pc, #504]	@ (3400c670 <LL_ATON_Init+0x2b0>)
3400c478:	685c      	ldr	r4, [r3, #4]
3400c47a:	2c00      	cmp	r4, #0
3400c47c:	d0fc      	beq.n	3400c478 <LL_ATON_Init+0xb8>
3400c47e:	f243 2320 	movw	r3, #12832	@ 0x3220
3400c482:	b2a2      	uxth	r2, r4
3400c484:	429a      	cmp	r2, r3
3400c486:	f040 817c 	bne.w	3400c782 <LL_ATON_Init+0x3c2>

#ifdef ATON_IMC_NUM
  ASSERT_UNITS_VERS_W_MSG(IMC, t);
#endif

  ASSERT_UNITS_VERS_W_MSG(CLKCTRL, t);
3400c48a:	4b72      	ldr	r3, [pc, #456]	@ (3400c654 <LL_ATON_Init+0x294>)
3400c48c:	685c      	ldr	r4, [r3, #4]
3400c48e:	2c00      	cmp	r4, #0
3400c490:	d0fc      	beq.n	3400c48c <LL_ATON_Init+0xcc>
3400c492:	f241 231f 	movw	r3, #4639	@ 0x121f
3400c496:	b2a2      	uxth	r2, r4
3400c498:	429a      	cmp	r2, r3
3400c49a:	f040 8198 	bne.w	3400c7ce <LL_ATON_Init+0x40e>

  ASSERT_UNITS_VERS_W_MSG(INTCTRL, t);
3400c49e:	4b75      	ldr	r3, [pc, #468]	@ (3400c674 <LL_ATON_Init+0x2b4>)
3400c4a0:	685c      	ldr	r4, [r3, #4]
3400c4a2:	2c00      	cmp	r4, #0
3400c4a4:	d0fc      	beq.n	3400c4a0 <LL_ATON_Init+0xe0>
3400c4a6:	f241 131e 	movw	r3, #4382	@ 0x111e
3400c4aa:	b2a2      	uxth	r2, r4
3400c4ac:	429a      	cmp	r2, r3
3400c4ae:	f040 81b4 	bne.w	3400c81a <LL_ATON_Init+0x45a>

  ASSERT_UNITS_VERS_W_MSG(STRSWITCH, t);
3400c4b2:	4b71      	ldr	r3, [pc, #452]	@ (3400c678 <LL_ATON_Init+0x2b8>)
3400c4b4:	685c      	ldr	r4, [r3, #4]
3400c4b6:	2c00      	cmp	r4, #0
3400c4b8:	d0fc      	beq.n	3400c4b4 <LL_ATON_Init+0xf4>
3400c4ba:	b2a3      	uxth	r3, r4
3400c4bc:	f5b3 5fb0 	cmp.w	r3, #5632	@ 0x1600
3400c4c0:	f040 81cf 	bne.w	3400c862 <LL_ATON_Init+0x4a2>

  ASSERT_UNITS_VERS_W_MSG(BUSIF, t);
3400c4c4:	4a6d      	ldr	r2, [pc, #436]	@ (3400c67c <LL_ATON_Init+0x2bc>)
3400c4c6:	6854      	ldr	r4, [r2, #4]
3400c4c8:	2c00      	cmp	r4, #0
3400c4ca:	d0fc      	beq.n	3400c4c6 <LL_ATON_Init+0x106>
3400c4cc:	f245 031d 	movw	r3, #20509	@ 0x501d
3400c4d0:	b2a1      	uxth	r1, r4
3400c4d2:	4299      	cmp	r1, r3
3400c4d4:	f000 81ec 	beq.w	3400c8b0 <LL_ATON_Init+0x4f0>
3400c4d8:	f002 fdcc 	bl	3400f074 <__errno>
3400c4dc:	6803      	ldr	r3, [r0, #0]
3400c4de:	2b00      	cmp	r3, #0
3400c4e0:	f000 81e4 	beq.w	3400c8ac <LL_ATON_Init+0x4ec>
3400c4e4:	f002 fdc6 	bl	3400f074 <__errno>
3400c4e8:	6800      	ldr	r0, [r0, #0]
3400c4ea:	f002 fd5d 	bl	3400efa8 <strerror>
3400c4ee:	4603      	mov	r3, r0
3400c4f0:	2205      	movs	r2, #5
3400c4f2:	2100      	movs	r1, #0
3400c4f4:	e9cd 2105 	strd	r2, r1, [sp, #20]
3400c4f8:	221d      	movs	r2, #29
3400c4fa:	9204      	str	r2, [sp, #16]
3400c4fc:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c500:	9203      	str	r2, [sp, #12]
3400c502:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c506:	9202      	str	r2, [sp, #8]
3400c508:	4a5d      	ldr	r2, [pc, #372]	@ (3400c680 <LL_ATON_Init+0x2c0>)
3400c50a:	b2e4      	uxtb	r4, r4
3400c50c:	495d      	ldr	r1, [pc, #372]	@ (3400c684 <LL_ATON_Init+0x2c4>)
3400c50e:	9200      	str	r2, [sp, #0]
3400c510:	485d      	ldr	r0, [pc, #372]	@ (3400c688 <LL_ATON_Init+0x2c8>)
3400c512:	22fb      	movs	r2, #251	@ 0xfb
3400c514:	9401      	str	r4, [sp, #4]
3400c516:	f002 fa11 	bl	3400e93c <iprintf>
3400c51a:	21fb      	movs	r1, #251	@ 0xfb
3400c51c:	4b5b      	ldr	r3, [pc, #364]	@ (3400c68c <LL_ATON_Init+0x2cc>)
3400c51e:	4a5c      	ldr	r2, [pc, #368]	@ (3400c690 <LL_ATON_Init+0x2d0>)
3400c520:	e022      	b.n	3400c568 <LL_ATON_Init+0x1a8>
  ASSERT_UNITS_VERS_W_MSG(STRENG, t);
3400c522:	f002 fda7 	bl	3400f074 <__errno>
3400c526:	6803      	ldr	r3, [r0, #0]
3400c528:	b30b      	cbz	r3, 3400c56e <LL_ATON_Init+0x1ae>
3400c52a:	f002 fda3 	bl	3400f074 <__errno>
3400c52e:	6800      	ldr	r0, [r0, #0]
3400c530:	f002 fd3a 	bl	3400efa8 <strerror>
3400c534:	4603      	mov	r3, r0
3400c536:	2205      	movs	r2, #5
3400c538:	f04f 0e00 	mov.w	lr, #0
3400c53c:	e9cd 2e05 	strd	r2, lr, [sp, #20]
3400c540:	2201      	movs	r2, #1
3400c542:	9204      	str	r2, [sp, #16]
3400c544:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c548:	9203      	str	r2, [sp, #12]
3400c54a:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c54e:	9202      	str	r2, [sp, #8]
3400c550:	4a50      	ldr	r2, [pc, #320]	@ (3400c694 <LL_ATON_Init+0x2d4>)
3400c552:	b2e4      	uxtb	r4, r4
3400c554:	494b      	ldr	r1, [pc, #300]	@ (3400c684 <LL_ATON_Init+0x2c4>)
3400c556:	9200      	str	r2, [sp, #0]
3400c558:	484b      	ldr	r0, [pc, #300]	@ (3400c688 <LL_ATON_Init+0x2c8>)
3400c55a:	22c7      	movs	r2, #199	@ 0xc7
3400c55c:	9401      	str	r4, [sp, #4]
3400c55e:	f002 f9ed 	bl	3400e93c <iprintf>
3400c562:	21c7      	movs	r1, #199	@ 0xc7
3400c564:	4b49      	ldr	r3, [pc, #292]	@ (3400c68c <LL_ATON_Init+0x2cc>)
3400c566:	4a4a      	ldr	r2, [pc, #296]	@ (3400c690 <LL_ATON_Init+0x2d0>)
  ASSERT_UNITS_VERS_W_MSG(CONVACC, t);
3400c568:	4846      	ldr	r0, [pc, #280]	@ (3400c684 <LL_ATON_Init+0x2c4>)
3400c56a:	f001 fb45 	bl	3400dbf8 <__assert_func>
  ASSERT_UNITS_VERS_W_MSG(STRENG, t);
3400c56e:	4b4a      	ldr	r3, [pc, #296]	@ (3400c698 <LL_ATON_Init+0x2d8>)
3400c570:	e7e1      	b.n	3400c536 <LL_ATON_Init+0x176>
  ASSERT_UNITS_VERS_W_MSG(CONVACC, t);
3400c572:	f002 fd7f 	bl	3400f074 <__errno>
3400c576:	6803      	ldr	r3, [r0, #0]
3400c578:	b1fb      	cbz	r3, 3400c5ba <LL_ATON_Init+0x1fa>
3400c57a:	f002 fd7b 	bl	3400f074 <__errno>
3400c57e:	6800      	ldr	r0, [r0, #0]
3400c580:	f002 fd12 	bl	3400efa8 <strerror>
3400c584:	4603      	mov	r3, r0
3400c586:	2205      	movs	r2, #5
3400c588:	f04f 0c01 	mov.w	ip, #1
3400c58c:	e9cd 2c05 	strd	r2, ip, [sp, #20]
3400c590:	2217      	movs	r2, #23
3400c592:	9204      	str	r2, [sp, #16]
3400c594:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c598:	9203      	str	r2, [sp, #12]
3400c59a:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c59e:	9202      	str	r2, [sp, #8]
3400c5a0:	4a3e      	ldr	r2, [pc, #248]	@ (3400c69c <LL_ATON_Init+0x2dc>)
3400c5a2:	b2e4      	uxtb	r4, r4
3400c5a4:	4937      	ldr	r1, [pc, #220]	@ (3400c684 <LL_ATON_Init+0x2c4>)
3400c5a6:	9200      	str	r2, [sp, #0]
3400c5a8:	4837      	ldr	r0, [pc, #220]	@ (3400c688 <LL_ATON_Init+0x2c8>)
3400c5aa:	22ca      	movs	r2, #202	@ 0xca
3400c5ac:	9401      	str	r4, [sp, #4]
3400c5ae:	f002 f9c5 	bl	3400e93c <iprintf>
3400c5b2:	21ca      	movs	r1, #202	@ 0xca
3400c5b4:	4b35      	ldr	r3, [pc, #212]	@ (3400c68c <LL_ATON_Init+0x2cc>)
3400c5b6:	4a36      	ldr	r2, [pc, #216]	@ (3400c690 <LL_ATON_Init+0x2d0>)
3400c5b8:	e7d6      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c5ba:	4b37      	ldr	r3, [pc, #220]	@ (3400c698 <LL_ATON_Init+0x2d8>)
3400c5bc:	e7e3      	b.n	3400c586 <LL_ATON_Init+0x1c6>
  ASSERT_UNITS_VERS_W_MSG(POOL, t);
3400c5be:	f002 fd59 	bl	3400f074 <__errno>
3400c5c2:	6803      	ldr	r3, [r0, #0]
3400c5c4:	b1eb      	cbz	r3, 3400c602 <LL_ATON_Init+0x242>
3400c5c6:	f002 fd55 	bl	3400f074 <__errno>
3400c5ca:	6800      	ldr	r0, [r0, #0]
3400c5cc:	f002 fcec 	bl	3400efa8 <strerror>
3400c5d0:	4603      	mov	r3, r0
3400c5d2:	2201      	movs	r2, #1
3400c5d4:	e9cd 2205 	strd	r2, r2, [sp, #20]
3400c5d8:	221c      	movs	r2, #28
3400c5da:	9204      	str	r2, [sp, #16]
3400c5dc:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c5e0:	9203      	str	r2, [sp, #12]
3400c5e2:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c5e6:	9202      	str	r2, [sp, #8]
3400c5e8:	4a2d      	ldr	r2, [pc, #180]	@ (3400c6a0 <LL_ATON_Init+0x2e0>)
3400c5ea:	b2e4      	uxtb	r4, r4
3400c5ec:	4925      	ldr	r1, [pc, #148]	@ (3400c684 <LL_ATON_Init+0x2c4>)
3400c5ee:	9200      	str	r2, [sp, #0]
3400c5f0:	4825      	ldr	r0, [pc, #148]	@ (3400c688 <LL_ATON_Init+0x2c8>)
3400c5f2:	22ce      	movs	r2, #206	@ 0xce
3400c5f4:	9401      	str	r4, [sp, #4]
3400c5f6:	f002 f9a1 	bl	3400e93c <iprintf>
3400c5fa:	21ce      	movs	r1, #206	@ 0xce
3400c5fc:	4b23      	ldr	r3, [pc, #140]	@ (3400c68c <LL_ATON_Init+0x2cc>)
3400c5fe:	4a24      	ldr	r2, [pc, #144]	@ (3400c690 <LL_ATON_Init+0x2d0>)
3400c600:	e7b2      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c602:	4b25      	ldr	r3, [pc, #148]	@ (3400c698 <LL_ATON_Init+0x2d8>)
3400c604:	e7e5      	b.n	3400c5d2 <LL_ATON_Init+0x212>
  ASSERT_UNITS_VERS_W_MSG(ARITH, t);
3400c606:	f002 fd35 	bl	3400f074 <__errno>
3400c60a:	6803      	ldr	r3, [r0, #0]
3400c60c:	b1f3      	cbz	r3, 3400c64c <LL_ATON_Init+0x28c>
3400c60e:	f002 fd31 	bl	3400f074 <__errno>
3400c612:	6800      	ldr	r0, [r0, #0]
3400c614:	f002 fcc8 	bl	3400efa8 <strerror>
3400c618:	4603      	mov	r3, r0
3400c61a:	2201      	movs	r2, #1
3400c61c:	2000      	movs	r0, #0
3400c61e:	e9cd 2005 	strd	r2, r0, [sp, #20]
3400c622:	221a      	movs	r2, #26
3400c624:	9204      	str	r2, [sp, #16]
3400c626:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c62a:	9203      	str	r2, [sp, #12]
3400c62c:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c630:	9202      	str	r2, [sp, #8]
3400c632:	4a1c      	ldr	r2, [pc, #112]	@ (3400c6a4 <LL_ATON_Init+0x2e4>)
3400c634:	b2e4      	uxtb	r4, r4
3400c636:	4913      	ldr	r1, [pc, #76]	@ (3400c684 <LL_ATON_Init+0x2c4>)
3400c638:	9200      	str	r2, [sp, #0]
3400c63a:	4813      	ldr	r0, [pc, #76]	@ (3400c688 <LL_ATON_Init+0x2c8>)
3400c63c:	22d2      	movs	r2, #210	@ 0xd2
3400c63e:	9401      	str	r4, [sp, #4]
3400c640:	f002 f97c 	bl	3400e93c <iprintf>
3400c644:	21d2      	movs	r1, #210	@ 0xd2
3400c646:	4b11      	ldr	r3, [pc, #68]	@ (3400c68c <LL_ATON_Init+0x2cc>)
3400c648:	4a11      	ldr	r2, [pc, #68]	@ (3400c690 <LL_ATON_Init+0x2d0>)
3400c64a:	e78d      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c64c:	4b12      	ldr	r3, [pc, #72]	@ (3400c698 <LL_ATON_Init+0x2d8>)
3400c64e:	e7e4      	b.n	3400c61a <LL_ATON_Init+0x25a>
3400c650:	34013684 	.word	0x34013684
3400c654:	580e0000 	.word	0x580e0000
3400c658:	580ef000 	.word	0x580ef000
3400c65c:	580fb000 	.word	0x580fb000
3400c660:	580f7000 	.word	0x580f7000
3400c664:	580f5000 	.word	0x580f5000
3400c668:	580f3000 	.word	0x580f3000
3400c66c:	580fe000 	.word	0x580fe000
3400c670:	580fd000 	.word	0x580fd000
3400c674:	580e1000 	.word	0x580e1000
3400c678:	580e4000 	.word	0x580e4000
3400c67c:	580e2000 	.word	0x580e2000
3400c680:	3401150c 	.word	0x3401150c
3400c684:	340113c7 	.word	0x340113c7
3400c688:	34011457 	.word	0x34011457
3400c68c:	340116d1 	.word	0x340116d1
3400c690:	340126e8 	.word	0x340126e8
3400c694:	340114bb 	.word	0x340114bb
3400c698:	340113c2 	.word	0x340113c2
3400c69c:	340114c2 	.word	0x340114c2
3400c6a0:	340114ca 	.word	0x340114ca
3400c6a4:	340114cf 	.word	0x340114cf
  ASSERT_UNITS_VERS_W_MSG(ACTIV, t);
3400c6a8:	f002 fce4 	bl	3400f074 <__errno>
3400c6ac:	6803      	ldr	r3, [r0, #0]
3400c6ae:	b1eb      	cbz	r3, 3400c6ec <LL_ATON_Init+0x32c>
3400c6b0:	f002 fce0 	bl	3400f074 <__errno>
3400c6b4:	6800      	ldr	r0, [r0, #0]
3400c6b6:	f002 fc77 	bl	3400efa8 <strerror>
3400c6ba:	4603      	mov	r3, r0
3400c6bc:	2201      	movs	r2, #1
3400c6be:	e9cd 2205 	strd	r2, r2, [sp, #20]
3400c6c2:	221b      	movs	r2, #27
3400c6c4:	9204      	str	r2, [sp, #16]
3400c6c6:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c6ca:	9203      	str	r2, [sp, #12]
3400c6cc:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c6d0:	9202      	str	r2, [sp, #8]
3400c6d2:	4a7c      	ldr	r2, [pc, #496]	@ (3400c8c4 <LL_ATON_Init+0x504>)
3400c6d4:	b2e4      	uxtb	r4, r4
3400c6d6:	497c      	ldr	r1, [pc, #496]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c6d8:	9200      	str	r2, [sp, #0]
3400c6da:	487c      	ldr	r0, [pc, #496]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c6dc:	22d6      	movs	r2, #214	@ 0xd6
3400c6de:	9401      	str	r4, [sp, #4]
3400c6e0:	f002 f92c 	bl	3400e93c <iprintf>
3400c6e4:	21d6      	movs	r1, #214	@ 0xd6
3400c6e6:	4b7a      	ldr	r3, [pc, #488]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c6e8:	4a7a      	ldr	r2, [pc, #488]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c6ea:	e73d      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c6ec:	4b7a      	ldr	r3, [pc, #488]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c6ee:	e7e5      	b.n	3400c6bc <LL_ATON_Init+0x2fc>
  ASSERT_UNITS_VERS_W_MSG(DECUN, t);
3400c6f0:	f002 fcc0 	bl	3400f074 <__errno>
3400c6f4:	6803      	ldr	r3, [r0, #0]
3400c6f6:	b1f3      	cbz	r3, 3400c736 <LL_ATON_Init+0x376>
3400c6f8:	f002 fcbc 	bl	3400f074 <__errno>
3400c6fc:	6800      	ldr	r0, [r0, #0]
3400c6fe:	f002 fc53 	bl	3400efa8 <strerror>
3400c702:	4603      	mov	r3, r0
3400c704:	2201      	movs	r2, #1
3400c706:	210a      	movs	r1, #10
3400c708:	e9cd 2105 	strd	r2, r1, [sp, #20]
3400c70c:	2219      	movs	r2, #25
3400c70e:	9204      	str	r2, [sp, #16]
3400c710:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c714:	9203      	str	r2, [sp, #12]
3400c716:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c71a:	9202      	str	r2, [sp, #8]
3400c71c:	4a6f      	ldr	r2, [pc, #444]	@ (3400c8dc <LL_ATON_Init+0x51c>)
3400c71e:	b2e4      	uxtb	r4, r4
3400c720:	4969      	ldr	r1, [pc, #420]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c722:	9200      	str	r2, [sp, #0]
3400c724:	4869      	ldr	r0, [pc, #420]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c726:	22da      	movs	r2, #218	@ 0xda
3400c728:	9401      	str	r4, [sp, #4]
3400c72a:	f002 f907 	bl	3400e93c <iprintf>
3400c72e:	21da      	movs	r1, #218	@ 0xda
3400c730:	4b67      	ldr	r3, [pc, #412]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c732:	4a68      	ldr	r2, [pc, #416]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c734:	e718      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c736:	4b68      	ldr	r3, [pc, #416]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c738:	e7e4      	b.n	3400c704 <LL_ATON_Init+0x344>
  ASSERT_UNITS_VERS_W_MSG(EPOCHCTRL, t);
3400c73a:	f002 fc9b 	bl	3400f074 <__errno>
3400c73e:	6803      	ldr	r3, [r0, #0]
3400c740:	b1eb      	cbz	r3, 3400c77e <LL_ATON_Init+0x3be>
3400c742:	f002 fc97 	bl	3400f074 <__errno>
3400c746:	6800      	ldr	r0, [r0, #0]
3400c748:	f002 fc2e 	bl	3400efa8 <strerror>
3400c74c:	4603      	mov	r3, r0
3400c74e:	2201      	movs	r2, #1
3400c750:	e9cd 2205 	strd	r2, r2, [sp, #20]
3400c754:	2221      	movs	r2, #33	@ 0x21
3400c756:	9204      	str	r2, [sp, #16]
3400c758:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c75c:	9203      	str	r2, [sp, #12]
3400c75e:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c762:	9202      	str	r2, [sp, #8]
3400c764:	4a5e      	ldr	r2, [pc, #376]	@ (3400c8e0 <LL_ATON_Init+0x520>)
3400c766:	b2e4      	uxtb	r4, r4
3400c768:	4957      	ldr	r1, [pc, #348]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c76a:	9200      	str	r2, [sp, #0]
3400c76c:	4857      	ldr	r0, [pc, #348]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c76e:	22de      	movs	r2, #222	@ 0xde
3400c770:	9401      	str	r4, [sp, #4]
3400c772:	f002 f8e3 	bl	3400e93c <iprintf>
3400c776:	21de      	movs	r1, #222	@ 0xde
3400c778:	4b55      	ldr	r3, [pc, #340]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c77a:	4a56      	ldr	r2, [pc, #344]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c77c:	e6f4      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c77e:	4b56      	ldr	r3, [pc, #344]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c780:	e7e5      	b.n	3400c74e <LL_ATON_Init+0x38e>
  ASSERT_UNITS_VERS_W_MSG(RECBUF, t);
3400c782:	f002 fc77 	bl	3400f074 <__errno>
3400c786:	6803      	ldr	r3, [r0, #0]
3400c788:	b1fb      	cbz	r3, 3400c7ca <LL_ATON_Init+0x40a>
3400c78a:	f002 fc73 	bl	3400f074 <__errno>
3400c78e:	6800      	ldr	r0, [r0, #0]
3400c790:	f002 fc0a 	bl	3400efa8 <strerror>
3400c794:	4603      	mov	r3, r0
3400c796:	2203      	movs	r2, #3
3400c798:	f04f 0e02 	mov.w	lr, #2
3400c79c:	e9cd 2e05 	strd	r2, lr, [sp, #20]
3400c7a0:	2220      	movs	r2, #32
3400c7a2:	9204      	str	r2, [sp, #16]
3400c7a4:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c7a8:	9203      	str	r2, [sp, #12]
3400c7aa:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c7ae:	9202      	str	r2, [sp, #8]
3400c7b0:	4a4c      	ldr	r2, [pc, #304]	@ (3400c8e4 <LL_ATON_Init+0x524>)
3400c7b2:	b2e4      	uxtb	r4, r4
3400c7b4:	4944      	ldr	r1, [pc, #272]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c7b6:	9200      	str	r2, [sp, #0]
3400c7b8:	4844      	ldr	r0, [pc, #272]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c7ba:	22e2      	movs	r2, #226	@ 0xe2
3400c7bc:	9401      	str	r4, [sp, #4]
3400c7be:	f002 f8bd 	bl	3400e93c <iprintf>
3400c7c2:	21e2      	movs	r1, #226	@ 0xe2
3400c7c4:	4b42      	ldr	r3, [pc, #264]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c7c6:	4a43      	ldr	r2, [pc, #268]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c7c8:	e6ce      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c7ca:	4b43      	ldr	r3, [pc, #268]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c7cc:	e7e3      	b.n	3400c796 <LL_ATON_Init+0x3d6>
  ASSERT_UNITS_VERS_W_MSG(CLKCTRL, t);
3400c7ce:	f002 fc51 	bl	3400f074 <__errno>
3400c7d2:	6803      	ldr	r3, [r0, #0]
3400c7d4:	b1fb      	cbz	r3, 3400c816 <LL_ATON_Init+0x456>
3400c7d6:	f002 fc4d 	bl	3400f074 <__errno>
3400c7da:	6800      	ldr	r0, [r0, #0]
3400c7dc:	f002 fbe4 	bl	3400efa8 <strerror>
3400c7e0:	4603      	mov	r3, r0
3400c7e2:	2201      	movs	r2, #1
3400c7e4:	f04f 0c02 	mov.w	ip, #2
3400c7e8:	e9cd 2c05 	strd	r2, ip, [sp, #20]
3400c7ec:	221f      	movs	r2, #31
3400c7ee:	9204      	str	r2, [sp, #16]
3400c7f0:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c7f4:	9203      	str	r2, [sp, #12]
3400c7f6:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c7fa:	9202      	str	r2, [sp, #8]
3400c7fc:	4a3a      	ldr	r2, [pc, #232]	@ (3400c8e8 <LL_ATON_Init+0x528>)
3400c7fe:	b2e4      	uxtb	r4, r4
3400c800:	4931      	ldr	r1, [pc, #196]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c802:	9200      	str	r2, [sp, #0]
3400c804:	4831      	ldr	r0, [pc, #196]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c806:	22f5      	movs	r2, #245	@ 0xf5
3400c808:	9401      	str	r4, [sp, #4]
3400c80a:	f002 f897 	bl	3400e93c <iprintf>
3400c80e:	21f5      	movs	r1, #245	@ 0xf5
3400c810:	4b2f      	ldr	r3, [pc, #188]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c812:	4a30      	ldr	r2, [pc, #192]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c814:	e6a8      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c816:	4b30      	ldr	r3, [pc, #192]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c818:	e7e3      	b.n	3400c7e2 <LL_ATON_Init+0x422>
  ASSERT_UNITS_VERS_W_MSG(INTCTRL, t);
3400c81a:	f002 fc2b 	bl	3400f074 <__errno>
3400c81e:	6803      	ldr	r3, [r0, #0]
3400c820:	b1eb      	cbz	r3, 3400c85e <LL_ATON_Init+0x49e>
3400c822:	f002 fc27 	bl	3400f074 <__errno>
3400c826:	6800      	ldr	r0, [r0, #0]
3400c828:	f002 fbbe 	bl	3400efa8 <strerror>
3400c82c:	4603      	mov	r3, r0
3400c82e:	2201      	movs	r2, #1
3400c830:	e9cd 2205 	strd	r2, r2, [sp, #20]
3400c834:	221e      	movs	r2, #30
3400c836:	9204      	str	r2, [sp, #16]
3400c838:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c83c:	9203      	str	r2, [sp, #12]
3400c83e:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c842:	9202      	str	r2, [sp, #8]
3400c844:	4a29      	ldr	r2, [pc, #164]	@ (3400c8ec <LL_ATON_Init+0x52c>)
3400c846:	b2e4      	uxtb	r4, r4
3400c848:	491f      	ldr	r1, [pc, #124]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c84a:	9200      	str	r2, [sp, #0]
3400c84c:	481f      	ldr	r0, [pc, #124]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c84e:	22f7      	movs	r2, #247	@ 0xf7
3400c850:	9401      	str	r4, [sp, #4]
3400c852:	f002 f873 	bl	3400e93c <iprintf>
3400c856:	21f7      	movs	r1, #247	@ 0xf7
3400c858:	4b1d      	ldr	r3, [pc, #116]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c85a:	4a1e      	ldr	r2, [pc, #120]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c85c:	e684      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c85e:	4b1e      	ldr	r3, [pc, #120]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c860:	e7e5      	b.n	3400c82e <LL_ATON_Init+0x46e>
  ASSERT_UNITS_VERS_W_MSG(STRSWITCH, t);
3400c862:	f002 fc07 	bl	3400f074 <__errno>
3400c866:	6803      	ldr	r3, [r0, #0]
3400c868:	b1f3      	cbz	r3, 3400c8a8 <LL_ATON_Init+0x4e8>
3400c86a:	f002 fc03 	bl	3400f074 <__errno>
3400c86e:	6800      	ldr	r0, [r0, #0]
3400c870:	f002 fb9a 	bl	3400efa8 <strerror>
3400c874:	4603      	mov	r3, r0
3400c876:	2201      	movs	r2, #1
3400c878:	2006      	movs	r0, #6
3400c87a:	e9cd 2005 	strd	r2, r0, [sp, #20]
3400c87e:	2200      	movs	r2, #0
3400c880:	9204      	str	r2, [sp, #16]
3400c882:	f3c4 2203 	ubfx	r2, r4, #8, #4
3400c886:	9203      	str	r2, [sp, #12]
3400c888:	f3c4 3203 	ubfx	r2, r4, #12, #4
3400c88c:	9202      	str	r2, [sp, #8]
3400c88e:	4a18      	ldr	r2, [pc, #96]	@ (3400c8f0 <LL_ATON_Init+0x530>)
3400c890:	b2e4      	uxtb	r4, r4
3400c892:	490d      	ldr	r1, [pc, #52]	@ (3400c8c8 <LL_ATON_Init+0x508>)
3400c894:	9200      	str	r2, [sp, #0]
3400c896:	480d      	ldr	r0, [pc, #52]	@ (3400c8cc <LL_ATON_Init+0x50c>)
3400c898:	22f9      	movs	r2, #249	@ 0xf9
3400c89a:	9401      	str	r4, [sp, #4]
3400c89c:	f002 f84e 	bl	3400e93c <iprintf>
3400c8a0:	21f9      	movs	r1, #249	@ 0xf9
3400c8a2:	4b0b      	ldr	r3, [pc, #44]	@ (3400c8d0 <LL_ATON_Init+0x510>)
3400c8a4:	4a0b      	ldr	r2, [pc, #44]	@ (3400c8d4 <LL_ATON_Init+0x514>)
3400c8a6:	e65f      	b.n	3400c568 <LL_ATON_Init+0x1a8>
3400c8a8:	4b0b      	ldr	r3, [pc, #44]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c8aa:	e7e4      	b.n	3400c876 <LL_ATON_Init+0x4b6>
  ASSERT_UNITS_VERS_W_MSG(BUSIF, t);
3400c8ac:	4b0a      	ldr	r3, [pc, #40]	@ (3400c8d8 <LL_ATON_Init+0x518>)
3400c8ae:	e61f      	b.n	3400c4f0 <LL_ATON_Init+0x130>

  /* Enable Bus Interfaces */
  for (i = 0; i < ATON_BUSIF_NUM; i++)
  {
    ATON_BUSIF_CTRL_SET(i, 1);
3400c8b0:	2301      	movs	r3, #1

  /* Enable Interrupt Controller */
  ATON_INTCTRL_CTRL_SET(0, 1);

  return 0;
}
3400c8b2:	2000      	movs	r0, #0
    ATON_BUSIF_CTRL_SET(i, 1);
3400c8b4:	6013      	str	r3, [r2, #0]
3400c8b6:	4a0f      	ldr	r2, [pc, #60]	@ (3400c8f4 <LL_ATON_Init+0x534>)
3400c8b8:	6013      	str	r3, [r2, #0]
  ATON_INTCTRL_CTRL_SET(0, 1);
3400c8ba:	f5a2 5200 	sub.w	r2, r2, #8192	@ 0x2000
3400c8be:	6013      	str	r3, [r2, #0]
}
3400c8c0:	b008      	add	sp, #32
3400c8c2:	bd10      	pop	{r4, pc}
3400c8c4:	340114d5 	.word	0x340114d5
3400c8c8:	340113c7 	.word	0x340113c7
3400c8cc:	34011457 	.word	0x34011457
3400c8d0:	340116d1 	.word	0x340116d1
3400c8d4:	340126e8 	.word	0x340126e8
3400c8d8:	340113c2 	.word	0x340113c2
3400c8dc:	340114db 	.word	0x340114db
3400c8e0:	340114e1 	.word	0x340114e1
3400c8e4:	340114eb 	.word	0x340114eb
3400c8e8:	340114f2 	.word	0x340114f2
3400c8ec:	340114fa 	.word	0x340114fa
3400c8f0:	34011502 	.word	0x34011502
3400c8f4:	580e3000 	.word	0x580e3000

3400c8f8 <LL_ATON_DeInit>:
int LL_ATON_DeInit(void)
{
  int i;

  /* Disable Interrupt Controller */
  ATON_INTCTRL_CTRL_SET(0, 0);
3400c8f8:	2000      	movs	r0, #0
3400c8fa:	4b07      	ldr	r3, [pc, #28]	@ (3400c918 <LL_ATON_DeInit+0x20>)
3400c8fc:	6018      	str	r0, [r3, #0]

  /* Disable Bus Interfaces */
  for (i = 0; i < ATON_BUSIF_NUM; i++)
  {
    ATON_BUSIF_CTRL_SET(i, 0);
3400c8fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400c902:	6018      	str	r0, [r3, #0]
3400c904:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
3400c908:	6018      	str	r0, [r3, #0]
  }

  /* Disable all ATON clocks */
  ATON_CLKCTRL_AGATES0_SET(0, 0);
3400c90a:	f5a3 5340 	sub.w	r3, r3, #12288	@ 0x3000
3400c90e:	6098      	str	r0, [r3, #8]
  ATON_CLKCTRL_AGATES1_SET(0, 0);
3400c910:	60d8      	str	r0, [r3, #12]
  ATON_CLKCTRL_BGATES_SET(0, 0);
3400c912:	6118      	str	r0, [r3, #16]
#ifdef ATON_CLKCTRL_BGATES1_OFFSET
  ATON_CLKCTRL_BGATES1_SET(0, 0);
#endif
  ATON_CLKCTRL_CTRL_SET(0, 0);
3400c914:	6018      	str	r0, [r3, #0]

  return 0;
}
3400c916:	4770      	bx	lr
3400c918:	580e1000 	.word	0x580e1000

3400c91c <LL_ATON_EnableUnits_Init>:
 * @param  n Lenght of the initialization array
 * @retval Error code
 * @todo   Add boundary checks
 */
int LL_ATON_EnableUnits_Init(const LL_ATON_EnableUnits_InitTypeDef *LL_ATON_EnableUnits_InitStruct, int n)
{
3400c91c:	b5f0      	push	{r4, r5, r6, r7, lr}
  int i;
  enum AccelUnitsType unitType;
  uint32_t unitId;

  for (i = 0; i < n; i++)
3400c91e:	2400      	movs	r4, #0
3400c920:	42a1      	cmp	r1, r4
3400c922:	f101 0201 	add.w	r2, r1, #1
3400c926:	bfb8      	it	lt
3400c928:	2201      	movlt	r2, #1
#endif // !POOL_RC14
      break;
#endif
#ifdef ATON_RECBUF_NUM
    case RECBUF:
      ATON_ENABLE(RECBUF, unitId);
3400c92a:	4d1e      	ldr	r5, [pc, #120]	@ (3400c9a4 <LL_ATON_EnableUnits_Init+0x88>)
      ATON_CONVACC_CTRL_SET(unitId, ATON_CONVACC_CTRL_SET_EN(Conv_ctrl_bits[unitId], 1));
3400c92c:	4f1e      	ldr	r7, [pc, #120]	@ (3400c9a8 <LL_ATON_EnableUnits_Init+0x8c>)
    unitId = LL_ATON_EnableUnits_InitStruct[i].unit.unit_num;
3400c92e:	1c86      	adds	r6, r0, #2
  for (i = 0; i < n; i++)
3400c930:	3a01      	subs	r2, #1
3400c932:	d101      	bne.n	3400c938 <LL_ATON_EnableUnits_Init+0x1c>
      break;
    }
  }

  return 0;
}
3400c934:	2000      	movs	r0, #0
3400c936:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (unitType)
3400c938:	f810 1024 	ldrb.w	r1, [r0, r4, lsl #2]
    unitId = LL_ATON_EnableUnits_InitStruct[i].unit.unit_num;
3400c93c:	f836 3024 	ldrh.w	r3, [r6, r4, lsl #2]
    switch (unitType)
3400c940:	2908      	cmp	r1, #8
3400c942:	d818      	bhi.n	3400c976 <LL_ATON_EnableUnits_Init+0x5a>
3400c944:	e8df f001 	tbb	[pc, r1]
3400c948:	190e1705 	.word	0x190e1705
3400c94c:	1725211d 	.word	0x1725211d
3400c950:	29          	.byte	0x29
3400c951:	00          	.byte	0x00
      ATON_ENABLE(STRENG, unitId);
3400c952:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3400c956:	33e5      	adds	r3, #229	@ 0xe5
      ATON_ENABLE(DECUN, unitId);
3400c958:	031b      	lsls	r3, r3, #12
3400c95a:	6819      	ldr	r1, [r3, #0]
3400c95c:	f041 0101 	orr.w	r1, r1, #1
3400c960:	6019      	str	r1, [r3, #0]
      break;
3400c962:	e008      	b.n	3400c976 <LL_ATON_EnableUnits_Init+0x5a>
      ATON_CONVACC_CTRL_SET(unitId, ATON_CONVACC_CTRL_SET_EN(Conv_ctrl_bits[unitId], 1));
3400c964:	f503 21b0 	add.w	r1, r3, #360448	@ 0x58000
3400c968:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
3400c96c:	31ef      	adds	r1, #239	@ 0xef
3400c96e:	0309      	lsls	r1, r1, #12
3400c970:	f043 0301 	orr.w	r3, r3, #1
3400c974:	600b      	str	r3, [r1, #0]
  for (i = 0; i < n; i++)
3400c976:	3401      	adds	r4, #1
3400c978:	e7da      	b.n	3400c930 <LL_ATON_EnableUnits_Init+0x14>
      ATON_ENABLE(DECUN, unitId);
3400c97a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3400c97e:	33f3      	adds	r3, #243	@ 0xf3
3400c980:	e7ea      	b.n	3400c958 <LL_ATON_EnableUnits_Init+0x3c>
      ATON_ENABLE(ACTIV, unitId);
3400c982:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3400c986:	33f5      	adds	r3, #245	@ 0xf5
3400c988:	e7e6      	b.n	3400c958 <LL_ATON_EnableUnits_Init+0x3c>
      ATON_ENABLE(ARITH, unitId);
3400c98a:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3400c98e:	33f7      	adds	r3, #247	@ 0xf7
3400c990:	e7e2      	b.n	3400c958 <LL_ATON_EnableUnits_Init+0x3c>
      ATON_ENABLE(POOL, unitId);
3400c992:	f503 23b0 	add.w	r3, r3, #360448	@ 0x58000
3400c996:	33fb      	adds	r3, #251	@ 0xfb
3400c998:	e7de      	b.n	3400c958 <LL_ATON_EnableUnits_Init+0x3c>
      ATON_ENABLE(RECBUF, unitId);
3400c99a:	682b      	ldr	r3, [r5, #0]
3400c99c:	f043 0301 	orr.w	r3, r3, #1
3400c9a0:	602b      	str	r3, [r5, #0]
      break;
3400c9a2:	e7e8      	b.n	3400c976 <LL_ATON_EnableUnits_Init+0x5a>
3400c9a4:	580fd000 	.word	0x580fd000
3400c9a8:	34013688 	.word	0x34013688

3400c9ac <LL_Switch_Init_NoReset>:
  unsigned int fnr_mask[ATON_SWITCH_CONTEXT_NUM] = {ATON_STRSWITCH_DST_FNR0_MASK, ATON_STRSWITCH_DST_FNR1_MASK};

  /* Enable Switch */
  t = ATON_STRSWITCH_CTRL_DT;
  t = ATON_STRSWITCH_CTRL_SET_EN(t, 1);
  ATON_STRSWITCH_CTRL_SET(0, t);
3400c9ac:	2301      	movs	r3, #1
3400c9ae:	4a13      	ldr	r2, [pc, #76]	@ (3400c9fc <LL_Switch_Init_NoReset+0x50>)
3400c9b0:	2900      	cmp	r1, #0
{
3400c9b2:	b530      	push	{r4, r5, lr}
  ATON_STRSWITCH_CTRL_SET(0, t);
3400c9b4:	6013      	str	r3, [r2, #0]

  for (i = 0; i < n; i++)
3400c9b6:	eb01 0203 	add.w	r2, r1, r3
3400c9ba:	bfb8      	it	lt
3400c9bc:	461a      	movlt	r2, r3
3400c9be:	3a01      	subs	r2, #1
3400c9c0:	d101      	bne.n	3400c9c6 <LL_Switch_Init_NoReset+0x1a>

    ATON_REG_WRITE(reg, t);
  }

  return 0;
}
3400c9c2:	2000      	movs	r0, #0
3400c9c4:	bd30      	pop	{r4, r5, pc}
    t |= ((LL_Switch_InitStruct[i].context0 != 0) << en_shift[0]);
3400c9c6:	7b84      	ldrb	r4, [r0, #14]
    t |= (ATONN_SRCPORT_ID(LL_Switch_InitStruct[i].source1) << link_shift[1]);
3400c9c8:	e9d0 5300 	ldrd	r5, r3, [r0]
3400c9cc:	045b      	lsls	r3, r3, #17
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
3400c9ce:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
    t |= ((LL_Switch_InitStruct[i].context0 != 0) << en_shift[0]);
3400c9d2:	f004 0501 	and.w	r5, r4, #1
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
3400c9d6:	432b      	orrs	r3, r5
    t |= ((LL_Switch_InitStruct[i].frames0 << fnr_shift[0]) & fnr_mask[0]);
3400c9d8:	7b05      	ldrb	r5, [r0, #12]
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
3400c9da:	6881      	ldr	r1, [r0, #8]
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
3400c9dc:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
3400c9e0:	7b45      	ldrb	r5, [r0, #13]
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
3400c9e2:	f101 41b0 	add.w	r1, r1, #1476395008	@ 0x58000000
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
3400c9e6:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    t |= ((LL_Switch_InitStruct[i].context1 != 0) << en_shift[1]);
3400c9ea:	f3c4 0440 	ubfx	r4, r4, #1, #1
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
3400c9ee:	f501 2164 	add.w	r1, r1, #933888	@ 0xe4000
    t |= ((LL_Switch_InitStruct[i].frames1 << fnr_shift[1]) & fnr_mask[1]);
3400c9f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
    ATON_REG_WRITE(reg, t);
3400c9f6:	600b      	str	r3, [r1, #0]
  for (i = 0; i < n; i++)
3400c9f8:	3010      	adds	r0, #16
3400c9fa:	e7e0      	b.n	3400c9be <LL_Switch_Init_NoReset+0x12>
3400c9fc:	580e4000 	.word	0x580e4000

3400ca00 <LL_Switch_Init>:
#if (LL_ATON_PLATFORM == LL_ATON_PLAT_EC_TRACE)
  ll_aton_static_checks();
#endif

  /* Clear Configuration */
  ATON_DISABLE_CLR_CONFCLR(STRSWITCH, 0);
3400ca00:	2202      	movs	r2, #2
3400ca02:	4b06      	ldr	r3, [pc, #24]	@ (3400ca1c <LL_Switch_Init+0x1c>)
3400ca04:	601a      	str	r2, [r3, #0]
3400ca06:	681a      	ldr	r2, [r3, #0]
3400ca08:	0792      	lsls	r2, r2, #30
3400ca0a:	d4fc      	bmi.n	3400ca06 <LL_Switch_Init+0x6>
3400ca0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400ca10:	601a      	str	r2, [r3, #0]
3400ca12:	681a      	ldr	r2, [r3, #0]
3400ca14:	0052      	lsls	r2, r2, #1
3400ca16:	d4fc      	bmi.n	3400ca12 <LL_Switch_Init+0x12>

  return LL_Switch_Init_NoReset(LL_Switch_InitStruct, n);
3400ca18:	f7ff bfc8 	b.w	3400c9ac <LL_Switch_Init_NoReset>
3400ca1c:	580e4000 	.word	0x580e4000

3400ca20 <LL_Switch_Deinit>:
 * @param  LL_Switch_InitStruct Pointer to structure(s) describing ports to be disconnected
 * @param  n Number of entries in configuration array
 * @retval Error code
 */
int LL_Switch_Deinit(const LL_Switch_InitTypeDef *LL_Switch_InitStruct, int n)
{
3400ca20:	b530      	push	{r4, r5, lr}
  int i;
  volatile uint32_t *reg;

  for (i = 0; i < n; i++)
3400ca22:	2400      	movs	r4, #0
3400ca24:	42a1      	cmp	r1, r4
3400ca26:	f101 0301 	add.w	r3, r1, #1
  {
    /* Compute target destination configuration register */
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));

    /* Disable contexts */
    ATON_REG_WRITE(reg, 0);
3400ca2a:	4625      	mov	r5, r4
3400ca2c:	bfb8      	it	lt
3400ca2e:	2301      	movlt	r3, #1
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
3400ca30:	3008      	adds	r0, #8
  for (i = 0; i < n; i++)
3400ca32:	3b01      	subs	r3, #1
3400ca34:	d101      	bne.n	3400ca3a <LL_Switch_Deinit+0x1a>
  }

  return 0;
}
3400ca36:	2000      	movs	r0, #0
3400ca38:	bd30      	pop	{r4, r5, pc}
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
3400ca3a:	0122      	lsls	r2, r4, #4
3400ca3c:	5882      	ldr	r2, [r0, r2]
  for (i = 0; i < n; i++)
3400ca3e:	3401      	adds	r4, #1
    reg = (uint32_t *)(ATON_STRSWITCH_BASE(0) + ATONN_DSTPORT_ID(LL_Switch_InitStruct[i].dest));
3400ca40:	f102 42b0 	add.w	r2, r2, #1476395008	@ 0x58000000
3400ca44:	f502 2264 	add.w	r2, r2, #933888	@ 0xe4000
    ATON_REG_WRITE(reg, 0);
3400ca48:	6015      	str	r5, [r2, #0]
  for (i = 0; i < n; i++)
3400ca4a:	e7f2      	b.n	3400ca32 <LL_Switch_Deinit+0x12>

3400ca4c <LL_ATON_EnableClock>:
  return bloblines * 4;
}
#endif // ATON_EPOCHCTRL_NUM

void LL_ATON_EnableClock(unsigned int clock)
{
3400ca4c:	b530      	push	{r4, r5, lr}
#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
  ATON_REG_WRITE_FIELD_RANGE(CLKCTRL, 0, BGATES, clock, 1, 1);
3400ca4e:	2401      	movs	r4, #1
3400ca50:	2500      	movs	r5, #0
3400ca52:	2301      	movs	r3, #1
3400ca54:	ea54 050d 	orrs.w	r5, r4, sp
3400ca58:	4a03      	ldr	r2, [pc, #12]	@ (3400ca68 <LL_ATON_EnableClock+0x1c>)
3400ca5a:	4083      	lsls	r3, r0
3400ca5c:	6911      	ldr	r1, [r2, #16]
3400ca5e:	404b      	eors	r3, r1
3400ca60:	4023      	ands	r3, r4
3400ca62:	404b      	eors	r3, r1
3400ca64:	6113      	str	r3, [r2, #16]
#endif
}
3400ca66:	bd30      	pop	{r4, r5, pc}
3400ca68:	580e0000 	.word	0x580e0000

3400ca6c <LL_Streng_TensorInit>:
  if (id >= ATON_STRENG_NUM)
3400ca6c:	2809      	cmp	r0, #9
{
3400ca6e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
3400ca72:	4604      	mov	r4, r0
3400ca74:	460d      	mov	r5, r1
3400ca76:	4616      	mov	r6, r2
  if (id >= ATON_STRENG_NUM)
3400ca78:	dd04      	ble.n	3400ca84 <LL_Streng_TensorInit+0x18>
    return LL_ATON_INVALID_ID;
3400ca7a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
3400ca7e:	b003      	add	sp, #12
3400ca80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LL_ATON_EnableClock(ATON_STRENG_CLKB_CLK(id));
3400ca84:	f7ff ffe2 	bl	3400ca4c <LL_ATON_EnableClock>
  if (n != 1)
3400ca88:	2e01      	cmp	r6, #1
3400ca8a:	d1f6      	bne.n	3400ca7a <LL_Streng_TensorInit+0xe>
  if (conf->nbits_in > 24 || conf->nbits_out > 24)
3400ca8c:	f895 603c 	ldrb.w	r6, [r5, #60]	@ 0x3c
3400ca90:	2e18      	cmp	r6, #24
3400ca92:	d8f2      	bhi.n	3400ca7a <LL_Streng_TensorInit+0xe>
3400ca94:	f895 c03d 	ldrb.w	ip, [r5, #61]	@ 0x3d
3400ca98:	f1bc 0f18 	cmp.w	ip, #24
3400ca9c:	d8ed      	bhi.n	3400ca7a <LL_Streng_TensorInit+0xe>
  t = ATON_STRENG_CTRL_SET_DIR(t, (conf->dir != 0));
3400ca9e:	7828      	ldrb	r0, [r5, #0]
  t = ATON_STRENG_CTRL_SET_SINGLE(t, conf->frame_tot_cnt == 1);
3400caa0:	f8d5 a038 	ldr.w	sl, [r5, #56]	@ 0x38
  t = ATON_STRENG_CTRL_SET_RAW(t, (conf->raw != 0));
3400caa4:	01c2      	lsls	r2, r0, #7
  t = ATON_STRENG_CTRL_SET_DIR(t, (conf->dir != 0));
3400caa6:	00c3      	lsls	r3, r0, #3
  t = ATON_STRENG_CTRL_SET_RAW(t, (conf->raw != 0));
3400caa8:	f402 7180 	and.w	r1, r2, #256	@ 0x100
  t = ATON_STRENG_CTRL_SET_DIR(t, (conf->dir != 0));
3400caac:	f003 0308 	and.w	r3, r3, #8
  t = ATON_STRENG_CTRL_SET_RAW(t, (conf->raw != 0));
3400cab0:	430b      	orrs	r3, r1
  t = ATON_STRENG_CTRL_SET_RAW_OUT(t, conf->raw_out);
3400cab2:	f3c0 0180 	ubfx	r1, r0, #2, #1
3400cab6:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
  t = ATON_STRENG_CTRL_SET_NOBLK(t, (conf->noblk != 0));
3400caba:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
3400cabe:	431a      	orrs	r2, r3
  t = ATON_STRENG_CTRL_SET_NOINC(t, (conf->noinc == 1));
3400cac0:	0843      	lsrs	r3, r0, #1
  t = ATON_STRENG_CTRL_SET_SINGLE(t, conf->frame_tot_cnt == 1);
3400cac2:	f10a 31ff 	add.w	r1, sl, #4294967295	@ 0xffffffff
  t = ATON_STRENG_CTRL_SET_NOINC(t, (conf->noinc == 1));
3400cac6:	f003 0310 	and.w	r3, r3, #16
3400caca:	4313      	orrs	r3, r2
  t = ATON_STRENG_CTRL_SET_SINGLE(t, conf->frame_tot_cnt == 1);
3400cacc:	424a      	negs	r2, r1
3400cace:	414a      	adcs	r2, r1
3400cad0:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
  t = ATON_STRENG_CTRL_SET_CONT(t, conf->continuous == 1);
3400cad4:	0102      	lsls	r2, r0, #4
3400cad6:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  t = ATON_STRENG_CTRL_SET_SIGNEXT(t, conf->align_right == 1 && conf->nbits_unsigned == 0);
3400cada:	f8b5 8000 	ldrh.w	r8, [r5]
  t = ATON_STRENG_CTRL_SET_LSBMODE(t, conf->align_right == 1);
3400cade:	0207      	lsls	r7, r0, #8
  t = ATON_STRENG_CTRL_SET_CONT(t, conf->continuous == 1);
3400cae0:	4313      	orrs	r3, r2
  t = ATON_STRENG_CTRL_SET_LSBMODE(t, conf->align_right == 1);
3400cae2:	f407 4780 	and.w	r7, r7, #16384	@ 0x4000
3400cae6:	431f      	orrs	r7, r3
  t = ATON_STRENG_CTRL_SET_SIGNEXT(t, conf->align_right == 1 && conf->nbits_unsigned == 0);
3400cae8:	f408 7310 	and.w	r3, r8, #576	@ 0x240
3400caec:	f1a3 0e40 	sub.w	lr, r3, #64	@ 0x40
3400caf0:	f1de 0300 	rsbs	r3, lr, #0
3400caf4:	eb43 030e 	adc.w	r3, r3, lr
  io_case += (conf->dir == 0 ? (conf->nbits_in <= conf->nbits_out) : (conf->nbits_in < conf->nbits_out));
3400caf8:	f010 0201 	ands.w	r2, r0, #1
  t = ATON_STRENG_CTRL_SET_SIGNEXT(t, conf->align_right == 1 && conf->nbits_unsigned == 0);
3400cafc:	ea47 37c3 	orr.w	r7, r7, r3, lsl #15
  int nbits_in = conf->nbits_in;
3400cb00:	4631      	mov	r1, r6
  int nbits_out = conf->nbits_out;
3400cb02:	4663      	mov	r3, ip
  io_case += (conf->dir == 0 ? (conf->nbits_in <= conf->nbits_out) : (conf->nbits_in < conf->nbits_out));
3400cb04:	9201      	str	r2, [sp, #4]
3400cb06:	f000 0940 	and.w	r9, r0, #64	@ 0x40
3400cb0a:	f040 80a9 	bne.w	3400cc60 <LL_Streng_TensorInit+0x1f4>
3400cb0e:	4566      	cmp	r6, ip
3400cb10:	bf8c      	ite	hi
3400cb12:	2200      	movhi	r2, #0
3400cb14:	2201      	movls	r2, #1
  switch (io_case)
3400cb16:	2a03      	cmp	r2, #3
3400cb18:	f000 80b2 	beq.w	3400cc80 <LL_Streng_TensorInit+0x214>
3400cb1c:	2a01      	cmp	r2, #1
3400cb1e:	f000 80aa 	beq.w	3400cc76 <LL_Streng_TensorInit+0x20a>
    nbits_in = nbits_out;
3400cb22:	4661      	mov	r1, ip
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_in - nbits_out));
3400cb24:	eba6 020c 	sub.w	r2, r6, ip
    if (conf->mem_lsb)
3400cb28:	0603      	lsls	r3, r0, #24
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_in - nbits_out));
3400cb2a:	bf4b      	itete	mi
3400cb2c:	0412      	lslmi	r2, r2, #16
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_in - nbits_out));
3400cb2e:	0612      	lslpl	r2, r2, #24
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_in - nbits_out));
3400cb30:	f402 127c 	andmi.w	r2, r2, #4128768	@ 0x3f0000
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_in - nbits_out));
3400cb34:	f002 527c 	andpl.w	r2, r2, #1056964608	@ 0x3f000000
    in_bits[0] = _LL_min(8, nbits_in);
3400cb38:	2908      	cmp	r1, #8
3400cb3a:	468e      	mov	lr, r1
3400cb3c:	bfa8      	it	ge
3400cb3e:	f04f 0e08 	movge.w	lr, #8
    in_bits[1] = nbits_in > 8 ? _LL_min(8, nbits_in - 8) : 0;
3400cb42:	2908      	cmp	r1, #8
3400cb44:	f340 8099 	ble.w	3400cc7a <LL_Streng_TensorInit+0x20e>
    in_bits[2] = nbits_in > 16 ? _LL_min(8, nbits_in - 16) : 0;
3400cb48:	2910      	cmp	r1, #16
3400cb4a:	bfcb      	itete	gt
3400cb4c:	f1a1 0310 	subgt.w	r3, r1, #16
3400cb50:	2300      	movle	r3, #0
    in_bits[1] = nbits_in > 8 ? _LL_min(8, nbits_in - 8) : 0;
3400cb52:	2108      	movgt	r1, #8
3400cb54:	3908      	suble	r1, #8
    if (conf->align_right)
3400cb56:	f009 0bff 	and.w	fp, r9, #255	@ 0xff
3400cb5a:	f1b9 0f00 	cmp.w	r9, #0
3400cb5e:	d10b      	bne.n	3400cb78 <LL_Streng_TensorInit+0x10c>
      if (nbits_out > 16)
3400cb60:	f1bc 0f10 	cmp.w	ip, #16
3400cb64:	f300 80b2 	bgt.w	3400cccc <LL_Streng_TensorInit+0x260>
      else if (nbits_out > 8)
3400cb68:	f1bc 0f08 	cmp.w	ip, #8
      else if (nbits_in > 8)
3400cb6c:	f340 80b2 	ble.w	3400ccd4 <LL_Streng_TensorInit+0x268>
3400cb70:	4673      	mov	r3, lr
        ch_bits[0] = out_bits[1];
3400cb72:	468e      	mov	lr, r1
        ch_bits[1] = out_bits[0];
3400cb74:	4619      	mov	r1, r3
  int ch_bits[3] = {0, 0, 0};
3400cb76:	465b      	mov	r3, fp
  t = ATON_STRENG_CTRL_SET_SIZE0(t, ch_bits[0]);
3400cb78:	ea47 470e 	orr.w	r7, r7, lr, lsl #16
  ATON_STRENG_CTRL_SET(id, t);
3400cb7c:	f504 24b0 	add.w	r4, r4, #360448	@ 0x58000
  t = ATON_STRENG_CTRL_SET_SIZE1(t, ch_bits[1]);
3400cb80:	ea47 5701 	orr.w	r7, r7, r1, lsl #20
  ATON_STRENG_CTRL_SET(id, t);
3400cb84:	34e5      	adds	r4, #229	@ 0xe5
  t = ATON_STRENG_CTRL_SET_SIZE2(t, ch_bits[2]);
3400cb86:	ea47 6703 	orr.w	r7, r7, r3, lsl #24
  ATON_STRENG_CTRL_SET(id, t);
3400cb8a:	0324      	lsls	r4, r4, #12
3400cb8c:	6027      	str	r7, [r4, #0]
  ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_ADDR_ADDR(id)), conf->addr_base.i,
3400cb8e:	e9d5 7e01 	ldrd	r7, lr, [r5, #4]
3400cb92:	eb07 030e 	add.w	r3, r7, lr
3400cb96:	60a3      	str	r3, [r4, #8]
  if (conf->raw)
3400cb98:	0783      	lsls	r3, r0, #30
    uint32_t line_offset = conf->line_offset == 0 ? conf->fwidth * conf->batch_offset : conf->line_offset;
3400cb9a:	6a69      	ldr	r1, [r5, #36]	@ 0x24
  if (conf->raw)
3400cb9c:	f140 809d 	bpl.w	3400ccda <LL_Streng_TensorInit+0x26e>
    if (conf->frame_count)
3400cba0:	696b      	ldr	r3, [r5, #20]
3400cba2:	b94b      	cbnz	r3, 3400cbb8 <LL_Streng_TensorInit+0x14c>
      t = (LL_Streng_len(conf) * 8) / (conf->dir == 0 ? conf->nbits_in : conf->nbits_out);
3400cba4:	f010 0f01 	tst.w	r0, #1
3400cba8:	bf18      	it	ne
3400cbaa:	4666      	movne	r6, ip
    return conf->addr_base.p + conf->offset_limit;
  }

  static inline uint32_t LL_Streng_len(const LL_Streng_TensorInitTypeDef *conf)
  {
    return conf->offset_end - conf->offset_start;
3400cbac:	68eb      	ldr	r3, [r5, #12]
3400cbae:	eba3 030e 	sub.w	r3, r3, lr
3400cbb2:	00db      	lsls	r3, r3, #3
3400cbb4:	fbb3 f3f6 	udiv	r3, r3, r6
  uint32_t t_streng_cid_cache = ATON_STRENG_CID_CACHE_DT;
3400cbb8:	2000      	movs	r0, #0
    ATON_STRENG_FSIZE_SET(id, t);
3400cbba:	60e3      	str	r3, [r4, #12]
  ATON_STRENG_FRPTOFF_SET(id, conf->loop_offset);
3400cbbc:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  t = ATON_STRENG_LIMITEN_SET_DOFF_MSB(t, conf->batch_offset >> ATON_STRENG_DEPTH_OFFSET_W);
3400cbbe:	f36f 010f 	bfc	r1, #0, #16
  ATON_STRENG_FRPTOFF_SET(id, conf->loop_offset);
3400cbc2:	6223      	str	r3, [r4, #32]
  ATON_STRENG_FRAME_RPT_SET(id, conf->frame_loop_cnt);
3400cbc4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
3400cbc6:	61e3      	str	r3, [r4, #28]
  ATON_STRENG_FOFFSET_SET(id, conf->frame_offset);
3400cbc8:	6aab      	ldr	r3, [r5, #40]	@ 0x28
3400cbca:	61a3      	str	r3, [r4, #24]
  t = ATON_STRENG_LIMITEN_SET_DOFF_MSB(t, conf->batch_offset >> ATON_STRENG_DEPTH_OFFSET_W);
3400cbcc:	f041 0306 	orr.w	r3, r1, #6
  ATON_STRENG_LIMITEN_SET(id, t);
3400cbd0:	6323      	str	r3, [r4, #48]	@ 0x30
  if (/*(conf->dir == 0) && */ (conf->offset_limit != 0x0))
3400cbd2:	692b      	ldr	r3, [r5, #16]
3400cbd4:	b12b      	cbz	r3, 3400cbe2 <LL_Streng_TensorInit+0x176>
    ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_LIMITADDR_ADDR(id)), conf->addr_base.i,
3400cbd6:	441f      	add	r7, r3
    t = ATON_STRENG_LIMITEN_SET_STOPPREFTC(t, 1);
3400cbd8:	f041 0107 	orr.w	r1, r1, #7
    ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_LIMITADDR_ADDR(id)), conf->addr_base.i,
3400cbdc:	3f01      	subs	r7, #1
    ATON_STRENG_LIMITEN_SET(id, t);
3400cbde:	6321      	str	r1, [r4, #48]	@ 0x30
    ATON_REG_WRITE_RELOC(((volatile uint32_t *)(uintptr_t)ATON_STRENG_LIMITADDR_ADDR(id)), conf->addr_base.i,
3400cbe0:	63a7      	str	r7, [r4, #56]	@ 0x38
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CACHEABLE(t_streng_cid_cache, conf->cacheable);
3400cbe2:	7869      	ldrb	r1, [r5, #1]
  if ((conf->dir == 0) && conf->sync_with_other)
3400cbe4:	f028 08fe 	bic.w	r8, r8, #254	@ 0xfe
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_ALLOC(t_streng_cid_cache, conf->cache_allocate);
3400cbe8:	f3c1 1380 	ubfx	r3, r1, #6, #1
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CACHEABLE(t_streng_cid_cache, conf->cacheable);
3400cbec:	f3c1 1640 	ubfx	r6, r1, #5, #1
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_ALLOC(t_streng_cid_cache, conf->cache_allocate);
3400cbf0:	011b      	lsls	r3, r3, #4
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
3400cbf2:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_CID(t_streng_cid_cache, conf->bus_cid);
3400cbf6:	f3c1 0682 	ubfx	r6, r1, #2, #3
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
3400cbfa:	4333      	orrs	r3, r6
3400cbfc:	78ae      	ldrb	r6, [r5, #2]
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_PFETCH(t_streng_cid_cache, conf->bus_pfetch);
3400cbfe:	09c9      	lsrs	r1, r1, #7
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
3400cc00:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
  if ((conf->dir == 0) && conf->sync_with_other)
3400cc04:	ea4f 58c8 	mov.w	r8, r8, lsl #23
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
3400cc08:	f006 0103 	and.w	r1, r6, #3
3400cc0c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
  if ((conf->dir == 0) && conf->sync_with_other)
3400cc10:	ea4f 58d8 	mov.w	r8, r8, lsr #23
  if (conf->dir == 1)
3400cc14:	9901      	ldr	r1, [sp, #4]
  ATON_STRENG_LIMIT_SET(id, conf->frame_tot_cnt);
3400cc16:	f8c4 a034 	str.w	sl, [r4, #52]	@ 0x34
  if ((conf->dir == 0) && conf->sync_with_other)
3400cc1a:	f5b8 7f80 	cmp.w	r8, #256	@ 0x100
  t_streng_cid_cache = ATON_STRENG_CID_CACHE_SET_LINESIZE(t_streng_cid_cache, conf->cache_linesize);
3400cc1e:	ea43 0300 	orr.w	r3, r3, r0
  if (conf->dir == 1)
3400cc22:	ea4f 40c1 	mov.w	r0, r1, lsl #19
    t = ATON_STRENG_EVENT_SET_FRMTRG_SRC(t, conf->sync_dma); // Enable synchronizations of frames with other dma
3400cc26:	bf09      	itett	eq
3400cc28:	78e9      	ldrbeq	r1, [r5, #3]
  t = ATON_STRENG_EVENT_SET_EN_ILLCFG(t, 1); // Enable Illegal Configuration interrupt
3400cc2a:	f440 1180 	orrne.w	r1, r0, #1048576	@ 0x100000
    t = ATON_STRENG_EVENT_SET_FRMTRG_SRC(t, conf->sync_dma); // Enable synchronizations of frames with other dma
3400cc2e:	0609      	lsleq	r1, r1, #24
3400cc30:	f001 51f8 	andeq.w	r1, r1, #520093696	@ 0x1f000000
3400cc34:	bf08      	it	eq
3400cc36:	4301      	orreq	r1, r0
  ATON_STRENG_POS_SET(id, t);
3400cc38:	f04f 0024 	mov.w	r0, #36	@ 0x24
3400cc3c:	6260      	str	r0, [r4, #36]	@ 0x24
  ATON_STRENG_STRD_SET(id, t_streng_strd);
3400cc3e:	6162      	str	r2, [r4, #20]
  ATON_STRENG_CID_CACHE_SET(id, t_streng_cid_cache);
3400cc40:	64a3      	str	r3, [r4, #72]	@ 0x48
  t = ATON_STRENG_ENCR_MSB_SET_EN(t, conf->cipher_en);
3400cc42:	f3c6 0380 	ubfx	r3, r6, #2, #1
  t = ATON_STRENG_ENCR_MSB_SET_KEY_SEL(t, conf->key_sel);
3400cc46:	f3c6 06c0 	ubfx	r6, r6, #3, #1
3400cc4a:	ea4f 3686 	mov.w	r6, r6, lsl #14
    t = ATON_STRENG_EVENT_SET_FRMTRG_SRC(t, conf->sync_dma); // Enable synchronizations of frames with other dma
3400cc4e:	bf08      	it	eq
3400cc50:	f441 0110 	orreq.w	r1, r1, #9437184	@ 0x900000
  t = ATON_STRENG_ENCR_MSB_SET_KEY_SEL(t, conf->key_sel);
3400cc54:	ea46 3603 	orr.w	r6, r6, r3, lsl #12
  ATON_STRENG_EVENT_SET(id, t_streng_event);
3400cc58:	62a1      	str	r1, [r4, #40]	@ 0x28
  return 0;
3400cc5a:	2000      	movs	r0, #0
  ATON_STRENG_ENCR_MSB_SET(id, t);
3400cc5c:	6466      	str	r6, [r4, #68]	@ 0x44
  return 0;
3400cc5e:	e70e      	b.n	3400ca7e <LL_Streng_TensorInit+0x12>
  int io_case = ((conf->dir != 0) << 1);
3400cc60:	0042      	lsls	r2, r0, #1
3400cc62:	f002 0202 	and.w	r2, r2, #2
  io_case += (conf->dir == 0 ? (conf->nbits_in <= conf->nbits_out) : (conf->nbits_in < conf->nbits_out));
3400cc66:	4566      	cmp	r6, ip
3400cc68:	ea52 9222 			@ <UNDEFINED> instruction: 0xea529222
  switch (io_case)
3400cc6c:	2a02      	cmp	r2, #2
3400cc6e:	f47f af52 	bne.w	3400cb16 <LL_Streng_TensorInit+0xaa>
3400cc72:	2200      	movs	r2, #0
3400cc74:	e00f      	b.n	3400cc96 <LL_Streng_TensorInit+0x22a>
3400cc76:	2200      	movs	r2, #0
3400cc78:	e75e      	b.n	3400cb38 <LL_Streng_TensorInit+0xcc>
    in_bits[1] = nbits_in > 8 ? _LL_min(8, nbits_in - 8) : 0;
3400cc7a:	2100      	movs	r1, #0
    in_bits[2] = nbits_in > 16 ? _LL_min(8, nbits_in - 16) : 0;
3400cc7c:	460b      	mov	r3, r1
3400cc7e:	e76a      	b.n	3400cb56 <LL_Streng_TensorInit+0xea>
    nbits_out = nbits_in;
3400cc80:	4633      	mov	r3, r6
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_out - nbits_in));
3400cc82:	ebac 0206 	sub.w	r2, ip, r6
    if (conf->mem_lsb)
3400cc86:	0601      	lsls	r1, r0, #24
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_out - nbits_in));
3400cc88:	bf4b      	itete	mi
3400cc8a:	0412      	lslmi	r2, r2, #16
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_out - nbits_in));
3400cc8c:	0612      	lslpl	r2, r2, #24
      t_streng_strd = ATON_STRENG_STRD_SET_FGAP(t_streng_strd, (nbits_out - nbits_in));
3400cc8e:	f402 127c 	andmi.w	r2, r2, #4128768	@ 0x3f0000
      t_streng_strd = ATON_STRENG_STRD_SET_BGAP(t_streng_strd, (nbits_out - nbits_in));
3400cc92:	f002 527c 	andpl.w	r2, r2, #1056964608	@ 0x3f000000
    out_bits[0] = _LL_min(8, nbits_out);
3400cc96:	2b08      	cmp	r3, #8
3400cc98:	469e      	mov	lr, r3
3400cc9a:	bfa8      	it	ge
3400cc9c:	f04f 0e08 	movge.w	lr, #8
    out_bits[1] = nbits_out > 8 ? _LL_min(8, nbits_out - 8) : 0;
3400cca0:	2b08      	cmp	r3, #8
3400cca2:	dd10      	ble.n	3400ccc6 <LL_Streng_TensorInit+0x25a>
    out_bits[2] = nbits_out > 16 ? _LL_min(8, nbits_out - 16) : 0;
3400cca4:	2b10      	cmp	r3, #16
    out_bits[1] = nbits_out > 8 ? _LL_min(8, nbits_out - 8) : 0;
3400cca6:	bfd5      	itete	le
3400cca8:	f1a3 0108 	suble.w	r1, r3, #8
3400ccac:	2108      	movgt	r1, #8
    out_bits[2] = nbits_out > 16 ? _LL_min(8, nbits_out - 16) : 0;
3400ccae:	2300      	movle	r3, #0
3400ccb0:	3b10      	subgt	r3, #16
    if (conf->align_right)
3400ccb2:	f009 0bff 	and.w	fp, r9, #255	@ 0xff
3400ccb6:	f1b9 0f00 	cmp.w	r9, #0
3400ccba:	f47f af5d 	bne.w	3400cb78 <LL_Streng_TensorInit+0x10c>
      if (nbits_in > 16)
3400ccbe:	2e10      	cmp	r6, #16
3400ccc0:	dc04      	bgt.n	3400cccc <LL_Streng_TensorInit+0x260>
      else if (nbits_in > 8)
3400ccc2:	2e08      	cmp	r6, #8
3400ccc4:	e752      	b.n	3400cb6c <LL_Streng_TensorInit+0x100>
    out_bits[1] = nbits_out > 8 ? _LL_min(8, nbits_out - 8) : 0;
3400ccc6:	2100      	movs	r1, #0
    out_bits[2] = nbits_out > 16 ? _LL_min(8, nbits_out - 16) : 0;
3400ccc8:	460b      	mov	r3, r1
3400ccca:	e7f2      	b.n	3400ccb2 <LL_Streng_TensorInit+0x246>
3400cccc:	46f1      	mov	r9, lr
        ch_bits[0] = out_bits[2];
3400ccce:	469e      	mov	lr, r3
        ch_bits[2] = out_bits[0];
3400ccd0:	464b      	mov	r3, r9
3400ccd2:	e751      	b.n	3400cb78 <LL_Streng_TensorInit+0x10c>
  int ch_bits[3] = {0, 0, 0};
3400ccd4:	465b      	mov	r3, fp
3400ccd6:	4659      	mov	r1, fp
3400ccd8:	e74e      	b.n	3400cb78 <LL_Streng_TensorInit+0x10c>
    t = ATON_STRENG_FSIZE_SET_HEIGHT(t, conf->fheight);
3400ccda:	e9d5 6306 	ldrd	r6, r3, [r5, #24]
    t = ATON_STRENG_FSIZE_SET_WIDTH(t, conf->fwidth);
3400ccde:	b2b0      	uxth	r0, r6
    uint32_t line_offset = conf->line_offset == 0 ? conf->fwidth * conf->batch_offset : conf->line_offset;
3400cce0:	434e      	muls	r6, r1
    t = ATON_STRENG_FSIZE_SET_HEIGHT(t, conf->fheight);
3400cce2:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
    uint32_t line_offset = conf->line_offset == 0 ? conf->fwidth * conf->batch_offset : conf->line_offset;
3400cce6:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
    ATON_STRENG_FSIZE_SET(id, t);
3400cce8:	60e3      	str	r3, [r4, #12]
    uint32_t line_offset = conf->line_offset == 0 ? conf->fwidth * conf->batch_offset : conf->line_offset;
3400ccea:	2800      	cmp	r0, #0
3400ccec:	bf08      	it	eq
3400ccee:	4630      	moveq	r0, r6
    t_streng_strd = ATON_STRENG_STRD_SET_LOFF(t_streng_strd, line_offset);
3400ccf0:	b283      	uxth	r3, r0
3400ccf2:	431a      	orrs	r2, r3
    t = ATON_STRENG_DEPTH_SET_SIZE(t, conf->batch_depth);
3400ccf4:	8c2b      	ldrh	r3, [r5, #32]
    t = ATON_STRENG_CID_CACHE_SET_LOFF_MSB(t, (line_offset >> ATON_STRENG_STRD_LOFF_W));
3400ccf6:	f36f 000f 	bfc	r0, #0, #16
    t = ATON_STRENG_DEPTH_SET_OFFSET(t, conf->batch_offset);
3400ccfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    ATON_STRENG_DEPTH_SET(id, t);
3400ccfe:	6123      	str	r3, [r4, #16]
3400cd00:	e75c      	b.n	3400cbbc <LL_Streng_TensorInit+0x150>
	...

3400cd04 <LL_Convacc_Init>:
  if (id >= ATON_CONVACC_NUM)
3400cd04:	2803      	cmp	r0, #3
{
3400cd06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
3400cd0a:	4606      	mov	r6, r0
3400cd0c:	460c      	mov	r4, r1
  if (id >= ATON_CONVACC_NUM)
3400cd0e:	f300 814e 	bgt.w	3400cfae <LL_Convacc_Init+0x2aa>
  LL_ATON_EnableClock(ATON_CONVACC_CLKB_CLK(id));
3400cd12:	300a      	adds	r0, #10
3400cd14:	f7ff fe9a 	bl	3400ca4c <LL_ATON_EnableClock>
  t = ATON_CONVACC_CTRL_SET_GEN1SUM(t, (conf->accumulate_gen_first != 0));
3400cd18:	78a5      	ldrb	r5, [r4, #2]
  t = ATON_CONVACC_CTRL_SET_SIMD(t, (conf->simd));
3400cd1a:	7862      	ldrb	r2, [r4, #1]
  t = ATON_CONVACC_CTRL_SET_KT1(t, (conf->kt1_mode != 0));
3400cd1c:	f005 0308 	and.w	r3, r5, #8
  t = ATON_CONVACC_CTRL_SET_SIMD(t, (conf->simd));
3400cd20:	f3c2 1101 	ubfx	r1, r2, #4, #2
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd24:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
  t = ATON_CONVACC_CTRL_SET_KSETEN(t, conf->kseten);
3400cd28:	78e1      	ldrb	r1, [r4, #3]
  t = ATON_CONVACC_CTRL_SET_AFILTMODE(t, conf->afilt_mode);
3400cd2a:	f894 002a 	ldrb.w	r0, [r4, #42]	@ 0x2a
  t = ATON_CONVACC_CTRL_SET_KSETEN(t, conf->kseten);
3400cd2e:	f001 0103 	and.w	r1, r1, #3
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd32:	ea43 5381 	orr.w	r3, r3, r1, lsl #22
  t = ATON_CONVACC_CTRL_SET_FUNSIGNED(t, conf->f_unsigned);
3400cd36:	f3c5 1180 	ubfx	r1, r5, #6, #1
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd3a:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
3400cd3e:	09e9      	lsrs	r1, r5, #7
3400cd40:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
  t = ATON_CONVACC_CTRL_SET_NOSUM(t, (conf->accumulate == 0));
3400cd44:	f3c2 1180 	ubfx	r1, r2, #6, #1
3400cd48:	f081 0101 	eor.w	r1, r1, #1
3400cd4c:	b2c9      	uxtb	r1, r1
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd4e:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  t = ATON_CONVACC_CTRL_SET_NO1SUM(t, (conf->accumulate_first == 0));
3400cd52:	f082 0180 	eor.w	r1, r2, #128	@ 0x80
3400cd56:	09c9      	lsrs	r1, r1, #7
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd58:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
  t = ATON_CONVACC_CTRL_SET_GEN1SUM(t, (conf->accumulate_gen_first != 0));
3400cd5c:	02a9      	lsls	r1, r5, #10
3400cd5e:	f401 6180 	and.w	r1, r1, #1024	@ 0x400
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd62:	430b      	orrs	r3, r1
  t = ATON_CONVACC_CTRL_SET_AFILTMODE(t, conf->afilt_mode);
3400cd64:	0201      	lsls	r1, r0, #8
3400cd66:	f401 7140 	and.w	r1, r1, #768	@ 0x300
  t = ATON_CONVACC_CTRL_SET_KUNSIGNED(t, conf->k_unsigned);
3400cd6a:	430b      	orrs	r3, r1
  t = ATON_CONVACC_CTRL_SET_FSTAT(t, (conf->fstat != 0));
3400cd6c:	05e9      	lsls	r1, r5, #23
3400cd6e:	f001 7180 	and.w	r1, r1, #16777216	@ 0x1000000
3400cd72:	4319      	orrs	r1, r3
  t = ATON_CONVACC_CTRL_SET_DEEPMODE(t, (conf->deepmode != 0));
3400cd74:	062b      	lsls	r3, r5, #24
3400cd76:	f003 5780 	and.w	r7, r3, #268435456	@ 0x10000000
3400cd7a:	4339      	orrs	r1, r7
  if ((conf->fstat != 0) && (conf->deepmode != 0))
3400cd7c:	f005 0712 	and.w	r7, r5, #18
3400cd80:	2f12      	cmp	r7, #18
3400cd82:	f000 8117 	beq.w	3400cfb4 <LL_Convacc_Init+0x2b0>
  t = ATON_CONVACC_CTRL_SET_DSS2MODE(t, (conf->dss2mode != 0));
3400cd86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
3400cd8a:	430b      	orrs	r3, r1
  if ((conf->fstat != 0) && (conf->dss2mode != 0))
3400cd8c:	f005 0122 	and.w	r1, r5, #34	@ 0x22
3400cd90:	2922      	cmp	r1, #34	@ 0x22
3400cd92:	f000 810f 	beq.w	3400cfb4 <LL_Convacc_Init+0x2b0>
  if ((conf->dss2mode != 0) && (conf->deepmode != 0))
3400cd96:	f005 0130 	and.w	r1, r5, #48	@ 0x30
3400cd9a:	2930      	cmp	r1, #48	@ 0x30
3400cd9c:	f000 810a 	beq.w	3400cfb4 <LL_Convacc_Init+0x2b0>
  ATON_CONVACC_CTRL_SET(id, t);
3400cda0:	f506 21b0 	add.w	r1, r6, #360448	@ 0x58000
  Conv_ctrl_bits[id] = t;
3400cda4:	4f85      	ldr	r7, [pc, #532]	@ (3400cfbc <LL_Convacc_Init+0x2b8>)
  ATON_CONVACC_CTRL_SET(id, t);
3400cda6:	31ef      	adds	r1, #239	@ 0xef
3400cda8:	0309      	lsls	r1, r1, #12
3400cdaa:	600b      	str	r3, [r1, #0]
  Conv_ctrl_bits[id] = t;
3400cdac:	f847 3026 	str.w	r3, [r7, r6, lsl #2]
  if (conf->afilt_mode != AFILT_MODE_NONE)
3400cdb0:	b150      	cbz	r0, 3400cdc8 <LL_Convacc_Init+0xc4>
    t = ATON_CONVACC_AFILT_SET_LAST(t, conf->afilt_last);
3400cdb2:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
    t = ATON_CONVACC_AFILT_SET_FIRST(t, conf->afilt_first);
3400cdb6:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
    t = ATON_CONVACC_AFILT_SET_LAST(t, conf->afilt_last);
3400cdba:	041b      	lsls	r3, r3, #16
3400cdbc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
    t = ATON_CONVACC_AFILT_SET_TOT(t, conf->afilt_tot);
3400cdc0:	f894 002b 	ldrb.w	r0, [r4, #43]	@ 0x2b
    t = ATON_CONVACC_AFILT_SET_LAST(t, conf->afilt_last);
3400cdc4:	4303      	orrs	r3, r0
    ATON_CONVACC_AFILT_SET(id, t);
3400cdc6:	624b      	str	r3, [r1, #36]	@ 0x24
  if (conf->kfilt_tot > 0)
3400cdc8:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
3400cdcc:	b140      	cbz	r0, 3400cde0 <LL_Convacc_Init+0xdc>
    t = ATON_CONVACC_KFILT_SET_LAST(t, conf->kfilt_last);
3400cdce:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
    t = ATON_CONVACC_KFILT_SET_FIRST(t, conf->kfilt_first);
3400cdd2:	f894 602f 	ldrb.w	r6, [r4, #47]	@ 0x2f
    t = ATON_CONVACC_KFILT_SET_LAST(t, conf->kfilt_last);
3400cdd6:	041b      	lsls	r3, r3, #16
3400cdd8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
3400cddc:	4303      	orrs	r3, r0
    ATON_CONVACC_KFILT_SET(id, t);
3400cdde:	620b      	str	r3, [r1, #32]
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
3400cde0:	7923      	ldrb	r3, [r4, #4]
  t = ATON_CONVACC_DFORMAT_SET_ROUND(t, conf->rounding_o);
3400cde2:	7826      	ldrb	r6, [r4, #0]
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
3400cde4:	3310      	adds	r3, #16
  t = ATON_CONVACC_DFORMAT_SET_SAT(t, conf->saturation_o);
3400cde6:	02b0      	lsls	r0, r6, #10
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
3400cde8:	061b      	lsls	r3, r3, #24
3400cdea:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
  t = ATON_CONVACC_DFORMAT_SET_ORNDMODE(t, (conf->relu_mode_o << 1) | conf->round_mode_o);
3400cdee:	f400 3040 	and.w	r0, r0, #196608	@ 0x30000
3400cdf2:	4318      	orrs	r0, r3
3400cdf4:	f002 0303 	and.w	r3, r2, #3
3400cdf8:	ea40 3083 	orr.w	r0, r0, r3, lsl #14
  t = ATON_CONVACC_DFORMAT_SET_FBYTES(t, conf->inbytes_f);
3400cdfc:	f3c6 1301 	ubfx	r3, r6, #4, #2
  t = ATON_CONVACC_DFORMAT_SET_FROUND(t, conf->rounding_f);
3400ce00:	f006 0701 	and.w	r7, r6, #1
  t = ATON_CONVACC_DFORMAT_SET_FBYTES(t, conf->inbytes_f);
3400ce04:	059b      	lsls	r3, r3, #22
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
3400ce06:	ea43 7387 	orr.w	r3, r3, r7, lsl #30
  t = ATON_CONVACC_DFORMAT_SET_FSAT(t, conf->saturation_f);
3400ce0a:	f3c6 0740 	ubfx	r7, r6, #1, #1
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
3400ce0e:	ea43 73c7 	orr.w	r3, r3, r7, lsl #31
  t = ATON_CONVACC_DFORMAT_SET_FRNDMODE(t, conf->round_mode_f);
3400ce12:	f3c6 0681 	ubfx	r6, r6, #2, #2
  t = ATON_CONVACC_DFORMAT_SET_FSHIFT(t, ATON_SHIFT(conf->shift_f));
3400ce16:	ea43 1386 	orr.w	r3, r3, r6, lsl #6
  t = ATON_CONVACC_DFORMAT_SET_ORNDMODE(t, (conf->relu_mode_o << 1) | conf->round_mode_o);
3400ce1a:	4303      	orrs	r3, r0
  t = ATON_CONVACC_DFORMAT_SET_OBYTES(t, conf->outbytes_o);
3400ce1c:	f3c2 0281 	ubfx	r2, r2, #2, #2
3400ce20:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  t = ATON_CONVACC_DFORMAT_SET_OUTSHIFT(t, conf->shift_o); // shift right only
3400ce24:	79a2      	ldrb	r2, [r4, #6]
  t = ATON_CONVACC_DFORMAT_SET_RAW(t, conf->raw_o);
3400ce26:	f3c5 0080 	ubfx	r0, r5, #2, #1
  t = ATON_CONVACC_DFORMAT_SET_OUTSHIFT(t, conf->shift_o); // shift right only
3400ce2a:	0212      	lsls	r2, r2, #8
3400ce2c:	f402 527c 	and.w	r2, r2, #16128	@ 0x3f00
  t = ATON_CONVACC_DFORMAT_SET_RAW(t, conf->raw_o);
3400ce30:	ea42 4280 	orr.w	r2, r2, r0, lsl #18
  t = ATON_CONVACC_DFORMAT_SET_INSHIFT(t, conf->shift_a); // accumulator shift left really (macro name is misleading)
3400ce34:	4313      	orrs	r3, r2
3400ce36:	7962      	ldrb	r2, [r4, #5]
  t = ATON_CONVACC_FFORMAT_SET_WIDTH(t, conf->fWidth * conf->batchDepth);
3400ce38:	8aa0      	ldrh	r0, [r4, #20]
  t = ATON_CONVACC_DFORMAT_SET_INSHIFT(t, conf->shift_a); // accumulator shift left really (macro name is misleading)
3400ce3a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
3400ce3e:	4313      	orrs	r3, r2
  ATON_CONVACC_DFORMAT_SET(id, t);
3400ce40:	610b      	str	r3, [r1, #16]
  t = ATON_CONVACC_FFORMAT_SET_WIDTH(t, conf->fWidth * conf->batchDepth);
3400ce42:	68a3      	ldr	r3, [r4, #8]
  t = ATON_CONVACC_FFORMAT_SET_HEIGHT(t, conf->fHeight);
3400ce44:	68e2      	ldr	r2, [r4, #12]
  t = ATON_CONVACC_FFORMAT_SET_WIDTH(t, conf->fWidth * conf->batchDepth);
3400ce46:	4343      	muls	r3, r0
3400ce48:	b29b      	uxth	r3, r3
  t = ATON_CONVACC_FFORMAT_SET_HEIGHT(t, conf->fHeight);
3400ce4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  ATON_CONVACC_FFORMAT_SET(id, t);
3400ce4e:	614b      	str	r3, [r1, #20]
  t = ATON_CONVACC_KFORMAT_SET_NR(t, conf->nKernels);
3400ce50:	8a27      	ldrh	r7, [r4, #16]
  t = ATON_CONVACC_KFORMAT_SET_BTCDEPTH(t, conf->batchDepth);
3400ce52:	0403      	lsls	r3, r0, #16
3400ce54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  t = ATON_CONVACC_KFORMAT_SET_HEIGHT(t, conf->kernelHeight);
3400ce58:	7c62      	ldrb	r2, [r4, #17]
  int p_top = (conf->top_padding < conf->kernelHeight ? conf->top_padding : conf->kernelHeight - 1);
3400ce5a:	f8b4 801c 	ldrh.w	r8, [r4, #28]
  t = ATON_CONVACC_KFORMAT_SET_NR(t, conf->nKernels);
3400ce5e:	433b      	orrs	r3, r7
3400ce60:	7ca7      	ldrb	r7, [r4, #18]
  int p_bot = (conf->bot_padding < conf->kernelHeight ? conf->bot_padding : conf->kernelHeight - 1);
3400ce62:	f8b4 a01e 	ldrh.w	sl, [r4, #30]
  t = ATON_CONVACC_KFORMAT_SET_WIDTH(t, conf->kernelWidth);
3400ce66:	7c26      	ldrb	r6, [r4, #16]
  int p_top = (conf->top_padding < conf->kernelHeight ? conf->top_padding : conf->kernelHeight - 1);
3400ce68:	4590      	cmp	r8, r2
  t = ATON_CONVACC_KFORMAT_SET_NR(t, conf->nKernels);
3400ce6a:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
  int p_left = (conf->left_padding < conf->kernelWidth ? conf->left_padding : conf->kernelWidth - 1);
3400ce6e:	f8b4 9018 	ldrh.w	r9, [r4, #24]
  int p_top = (conf->top_padding < conf->kernelHeight ? conf->top_padding : conf->kernelHeight - 1);
3400ce72:	f102 37ff 	add.w	r7, r2, #4294967295	@ 0xffffffff
3400ce76:	bf2c      	ite	cs
3400ce78:	46bc      	movcs	ip, r7
3400ce7a:	46c4      	movcc	ip, r8
  int p_bot = (conf->bot_padding < conf->kernelHeight ? conf->bot_padding : conf->kernelHeight - 1);
3400ce7c:	4552      	cmp	r2, sl
  int p_right = (conf->right_padding < conf->kernelWidth ? conf->right_padding : conf->kernelWidth - 1);
3400ce7e:	8b62      	ldrh	r2, [r4, #26]
  int p_bot = (conf->bot_padding < conf->kernelHeight ? conf->bot_padding : conf->kernelHeight - 1);
3400ce80:	bf88      	it	hi
3400ce82:	4657      	movhi	r7, sl
  ATON_CONVACC_KFORMAT_SET(id, t);
3400ce84:	608b      	str	r3, [r1, #8]
  int p_left = (conf->left_padding < conf->kernelWidth ? conf->left_padding : conf->kernelWidth - 1);
3400ce86:	45b1      	cmp	r9, r6
3400ce88:	f106 33ff 	add.w	r3, r6, #4294967295	@ 0xffffffff
3400ce8c:	bf2c      	ite	cs
3400ce8e:	469e      	movcs	lr, r3
3400ce90:	46ce      	movcc	lr, r9
  int p_right = (conf->right_padding < conf->kernelWidth ? conf->right_padding : conf->kernelWidth - 1);
3400ce92:	4296      	cmp	r6, r2
3400ce94:	bf88      	it	hi
3400ce96:	4613      	movhi	r3, r2
  if (conf->deepmode != 0)
3400ce98:	06ee      	lsls	r6, r5, #27
3400ce9a:	f100 8083 	bmi.w	3400cfa4 <LL_Convacc_Init+0x2a0>
  p_top = (p_top <= 2 ? p_top : 2);
3400ce9e:	f1bc 0f02 	cmp.w	ip, #2
3400cea2:	bfa8      	it	ge
3400cea4:	f04f 0c02 	movge.w	ip, #2
  p_bot = (p_bot <= 2 ? p_bot : 2);
3400cea8:	2f02      	cmp	r7, #2
3400ceaa:	bfa8      	it	ge
3400ceac:	2702      	movge	r7, #2
  p_left = (p_left <= 2 ? p_left : 2);
3400ceae:	f1be 0f02 	cmp.w	lr, #2
3400ceb2:	bfa8      	it	ge
3400ceb4:	f04f 0e02 	movge.w	lr, #2
  p_right = (p_right <= 2 ? p_right : 2);
3400ceb8:	2b02      	cmp	r3, #2
3400ceba:	bfa8      	it	ge
3400cebc:	2302      	movge	r3, #2
  if (conf->dss2mode != 0)
3400cebe:	06ae      	lsls	r6, r5, #26
    p_top = p_bot = p_left = p_right = 0;
3400cec0:	bf48      	it	mi
3400cec2:	2300      	movmi	r3, #0
  if (conf->zfbias != 0)
3400cec4:	f9b4 6038 	ldrsh.w	r6, [r4, #56]	@ 0x38
    p_top = p_bot = p_left = p_right = 0;
3400cec8:	bf42      	ittt	mi
3400ceca:	469e      	movmi	lr, r3
3400cecc:	461f      	movmi	r7, r3
3400cece:	469c      	movmi	ip, r3
  if (conf->zfbias != 0)
3400ced0:	b11e      	cbz	r6, 3400ceda <LL_Convacc_Init+0x1d6>
    p_top = p_bot = p_left = p_right = 0;
3400ced2:	2300      	movs	r3, #0
3400ced4:	469e      	mov	lr, r3
3400ced6:	461f      	mov	r7, r3
3400ced8:	469c      	mov	ip, r3
  int z_left = (conf->left_padding - p_left);
3400ceda:	eba9 090e 	sub.w	r9, r9, lr
  t = ATON_CONVACC_ZFRAME_SET_LEFT(t, z_left * conf->batchDepth);
3400cede:	fb00 f909 	mul.w	r9, r0, r9
  int z_right = (conf->right_padding - p_right);
3400cee2:	1ad2      	subs	r2, r2, r3
  t = ATON_CONVACC_ZFRAME_SET_RIGHT(t, z_right * conf->batchDepth);
3400cee4:	4342      	muls	r2, r0
  int z_top = (conf->top_padding - p_top);
3400cee6:	eba8 080c 	sub.w	r8, r8, ip
  t = ATON_CONVACC_ZFRAME_SET_TOP(t, z_top);
3400ceea:	ea4f 4808 	mov.w	r8, r8, lsl #16
3400ceee:	f408 087f 	and.w	r8, r8, #16711680	@ 0xff0000
  t = ATON_CONVACC_ZFRAME_SET_LEFT(t, z_left * conf->batchDepth);
3400cef2:	fa5f f989 	uxtb.w	r9, r9
  int z_bot = (conf->bot_padding - p_bot);
3400cef6:	ebaa 0a07 	sub.w	sl, sl, r7
  t = ATON_CONVACC_ZFRAME_SET_LEFT(t, z_left * conf->batchDepth);
3400cefa:	ea48 0809 	orr.w	r8, r8, r9
  t = ATON_CONVACC_ZFRAME_SET_RIGHT(t, z_right * conf->batchDepth);
3400cefe:	0212      	lsls	r2, r2, #8
  t = ATON_CONVACC_ZFRAME_SET_LEFT(t, z_left * conf->batchDepth);
3400cf00:	ea48 680a 	orr.w	r8, r8, sl, lsl #24
  t = ATON_CONVACC_ZFRAME_SET_RIGHT(t, z_right * conf->batchDepth);
3400cf04:	b292      	uxth	r2, r2
3400cf06:	ea42 0208 	orr.w	r2, r2, r8
  ATON_CONVACC_ZFRAME_SET(id, t);
3400cf0a:	628a      	str	r2, [r1, #40]	@ 0x28
  t = ATON_CONVACC_SAMPLE_SET_HSTRD(t, conf->hstride);
3400cf0c:	7da2      	ldrb	r2, [r4, #22]
  t = ATON_CONVACC_SAMPLE_SET_RPAD(t, p_right);
3400cf0e:	009b      	lsls	r3, r3, #2
  t = ATON_CONVACC_SAMPLE_SET_HSTRD(t, conf->hstride);
3400cf10:	0212      	lsls	r2, r2, #8
3400cf12:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  t = ATON_CONVACC_SAMPLE_SET_RPAD(t, p_right);
3400cf16:	f003 030c 	and.w	r3, r3, #12
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
3400cf1a:	4313      	orrs	r3, r2
  t = ATON_CONVACC_SAMPLE_SET_LPAD(t, p_left);
3400cf1c:	f00e 0e03 	and.w	lr, lr, #3
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
3400cf20:	7de2      	ldrb	r2, [r4, #23]
  t = ATON_CONVACC_SAMPLE_SET_TPAD(t, p_top);
3400cf22:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
3400cf26:	f00c 0c30 	and.w	ip, ip, #48	@ 0x30
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
3400cf2a:	ea43 030e 	orr.w	r3, r3, lr
  t = ATON_CONVACC_SAMPLE_SET_BPAD(t, p_bot);
3400cf2e:	01bf      	lsls	r7, r7, #6
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
3400cf30:	ea43 030c 	orr.w	r3, r3, ip
  t = ATON_CONVACC_SAMPLE_SET_BPAD(t, p_bot);
3400cf34:	b2ff      	uxtb	r7, r7
  t = ATON_CONVACC_SAMPLE_SET_VSTRD(t, conf->vstride);
3400cf36:	0312      	lsls	r2, r2, #12
3400cf38:	f402 42e0 	and.w	r2, r2, #28672	@ 0x7000
3400cf3c:	433b      	orrs	r3, r7
3400cf3e:	4313      	orrs	r3, r2
  if (conf->fstat != 0)
3400cf40:	07aa      	lsls	r2, r5, #30
    t = ATON_CONVACC_SAMPLE_SET_FSTATCNT(t, conf->fstatcnt);
3400cf42:	bf48      	it	mi
3400cf44:	8d22      	ldrhmi	r2, [r4, #40]	@ 0x28
    t = ATON_CONVACC_FHCROP_SET_LEFT(t, conf->left_crop * conf->batchDepth);
3400cf46:	4f1e      	ldr	r7, [pc, #120]	@ (3400cfc0 <LL_Convacc_Init+0x2bc>)
    t = ATON_CONVACC_SAMPLE_SET_FSTATCNT(t, conf->fstatcnt);
3400cf48:	bf48      	it	mi
3400cf4a:	ea43 4302 	orrmi.w	r3, r3, r2, lsl #16
  if (conf->left_crop > 0)
3400cf4e:	8c22      	ldrh	r2, [r4, #32]
  ATON_CONVACC_SAMPLE_SET(id, t);
3400cf50:	60cb      	str	r3, [r1, #12]
    t = ATON_CONVACC_FHCROP_SET_LEFT(t, conf->left_crop * conf->batchDepth);
3400cf52:	fb00 f302 	mul.w	r3, r0, r2
3400cf56:	ea6f 4303 	mvn.w	r3, r3, lsl #16
3400cf5a:	2a00      	cmp	r2, #0
3400cf5c:	ea6f 4313 	mvn.w	r3, r3, lsr #16
3400cf60:	bf08      	it	eq
3400cf62:	463b      	moveq	r3, r7
  if (conf->right_crop > 0)
3400cf64:	f8b4 c022 	ldrh.w	ip, [r4, #34]	@ 0x22
    t = ATON_CONVACC_FHCROP_SET_RIGHT(t, conf->right_crop * conf->batchDepth + (conf->batchDepth - 1));
3400cf68:	1e45      	subs	r5, r0, #1
3400cf6a:	fb00 500c 	mla	r0, r0, ip, r5
3400cf6e:	b29a      	uxth	r2, r3
3400cf70:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
3400cf74:	f1bc 0f00 	cmp.w	ip, #0
3400cf78:	bf18      	it	ne
3400cf7a:	4613      	movne	r3, r2
  if (conf->bot_crop > 0)
3400cf7c:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
  if (conf->top_crop > 0)
3400cf7e:	8ca2      	ldrh	r2, [r4, #36]	@ 0x24
    t = ATON_CONVACC_FVCROP_SET_TOP(t, conf->top_crop);
3400cf80:	2800      	cmp	r0, #0
3400cf82:	ea42 0207 	orr.w	r2, r2, r7
  ATON_CONVACC_FHCROP_SET(id, t);
3400cf86:	618b      	str	r3, [r1, #24]
    t = ATON_CONVACC_FVCROP_SET_BOTTOM(t, conf->bot_crop);
3400cf88:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    t = ATON_CONVACC_FVCROP_SET_TOP(t, conf->top_crop);
3400cf8a:	bf08      	it	eq
3400cf8c:	4613      	moveq	r3, r2
  ATON_CONVACC_FVCROP_SET(id, t);
3400cf8e:	61cb      	str	r3, [r1, #28]
  if (conf->fsub != 0)
3400cf90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3400cf92:	b113      	cbz	r3, 3400cf9a <LL_Convacc_Init+0x296>
    t = ATON_CONVACC_FSUB_SET_FSUB(t, conf->fsub);
3400cf94:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
    ATON_CONVACC_FSUB_SET(id, t);
3400cf98:	630b      	str	r3, [r1, #48]	@ 0x30
  return 0;
3400cf9a:	2000      	movs	r0, #0
    t = ATON_CONVACC_ZFBIAS_SET_ZFBIAS(t, conf->zfbias);
3400cf9c:	b2b6      	uxth	r6, r6
  ATON_CONVACC_ZFBIAS_SET(id, t);
3400cf9e:	634e      	str	r6, [r1, #52]	@ 0x34
}
3400cfa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    p_top = p_bot = p_left = p_right = 0;
3400cfa4:	2300      	movs	r3, #0
3400cfa6:	469e      	mov	lr, r3
3400cfa8:	461f      	mov	r7, r3
3400cfaa:	469c      	mov	ip, r3
3400cfac:	e787      	b.n	3400cebe <LL_Convacc_Init+0x1ba>
    return LL_ATON_INVALID_ID;
3400cfae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400cfb2:	e7f5      	b.n	3400cfa0 <LL_Convacc_Init+0x29c>
    return LL_ATON_INVALID_PARAM;
3400cfb4:	f06f 0001 	mvn.w	r0, #1
3400cfb8:	e7f2      	b.n	3400cfa0 <LL_Convacc_Init+0x29c>
3400cfba:	bf00      	nop
3400cfbc:	34013688 	.word	0x34013688
3400cfc0:	ffff0000 	.word	0xffff0000

3400cfc4 <LL_EpochCtrl_Init>:
  if (id >= ATON_EPOCHCTRL_NUM)
3400cfc4:	2800      	cmp	r0, #0
{
3400cfc6:	b510      	push	{r4, lr}
3400cfc8:	460c      	mov	r4, r1
  if (id >= ATON_EPOCHCTRL_NUM)
3400cfca:	dc0e      	bgt.n	3400cfea <LL_EpochCtrl_Init+0x26>
  LL_ATON_EnableClock(ATON_EPOCHCTRL_CLKB_CLK(id));
3400cfcc:	3019      	adds	r0, #25
3400cfce:	f7ff fd3d 	bl	3400ca4c <LL_ATON_EnableClock>
  t = ATON_EPOCHCTRL_CTRL_SET_SM(t, conf->stepmode);
3400cfd2:	7923      	ldrb	r3, [r4, #4]
  ATON_EPOCHCTRL_CTRL_SET(id, t);
3400cfd4:	4a08      	ldr	r2, [pc, #32]	@ (3400cff8 <LL_EpochCtrl_Init+0x34>)
  t = ATON_EPOCHCTRL_CTRL_SET_SM(t, conf->stepmode);
3400cfd6:	f003 0301 	and.w	r3, r3, #1
3400cfda:	00db      	lsls	r3, r3, #3
  ATON_EPOCHCTRL_CTRL_SET(id, t);
3400cfdc:	6013      	str	r3, [r2, #0]
  if (conf->blobaddr & 0x7)
3400cfde:	6823      	ldr	r3, [r4, #0]
3400cfe0:	f013 0007 	ands.w	r0, r3, #7
3400cfe4:	d104      	bne.n	3400cff0 <LL_EpochCtrl_Init+0x2c>
  ATON_EPOCHCTRL_ADDR_SET(id, conf->blobaddr);
3400cfe6:	6093      	str	r3, [r2, #8]
}
3400cfe8:	bd10      	pop	{r4, pc}
    return LL_ATON_INVALID_ID;
3400cfea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400cfee:	e7fb      	b.n	3400cfe8 <LL_EpochCtrl_Init+0x24>
    return LL_ATON_INVALID_PARAM;
3400cff0:	f06f 0001 	mvn.w	r0, #1
3400cff4:	e7f8      	b.n	3400cfe8 <LL_EpochCtrl_Init+0x24>
3400cff6:	bf00      	nop
3400cff8:	580fe000 	.word	0x580fe000

3400cffc <LL_ATON_DisableClock>:

void LL_ATON_DisableClock(unsigned int clock)
{
3400cffc:	b530      	push	{r4, r5, lr}
#if (LL_ATON_ENABLE_CLOCK_GATING == 1)
  ATON_REG_WRITE_FIELD_RANGE(CLKCTRL, 0, BGATES, clock, 1, 0);
3400cffe:	2401      	movs	r4, #1
3400d000:	2500      	movs	r5, #0
3400d002:	ea54 050d 	orrs.w	r5, r4, sp
3400d006:	4a03      	ldr	r2, [pc, #12]	@ (3400d014 <LL_ATON_DisableClock+0x18>)
3400d008:	6913      	ldr	r3, [r2, #16]
3400d00a:	ea23 0304 	bic.w	r3, r3, r4
3400d00e:	6113      	str	r3, [r2, #16]
#endif
}
3400d010:	bd30      	pop	{r4, r5, pc}
3400d012:	bf00      	nop
3400d014:	580e0000 	.word	0x580e0000

3400d018 <LL_ATON_DisableUnits_Init>:
{
3400d018:	b570      	push	{r4, r5, r6, lr}
3400d01a:	4605      	mov	r5, r0
  for (i = 0; i < n; i++)
3400d01c:	2400      	movs	r4, #0
    unitId = LL_ATON_DisableUnits_InitStruct[i].unit.unit_num;
3400d01e:	1c86      	adds	r6, r0, #2
  for (i = 0; i < n; i++)
3400d020:	428c      	cmp	r4, r1
3400d022:	db01      	blt.n	3400d028 <LL_ATON_DisableUnits_Init+0x10>
  return LL_ATON_OK;
3400d024:	2000      	movs	r0, #0
}
3400d026:	bd70      	pop	{r4, r5, r6, pc}
    switch (unitType)
3400d028:	f815 3024 	ldrb.w	r3, [r5, r4, lsl #2]
    unitId = LL_ATON_DisableUnits_InitStruct[i].unit.unit_num;
3400d02c:	f836 0024 	ldrh.w	r0, [r6, r4, lsl #2]
    switch (unitType)
3400d030:	2b08      	cmp	r3, #8
3400d032:	d87a      	bhi.n	3400d12a <LL_ATON_DisableUnits_Init+0x112>
3400d034:	e8df f003 	tbb	[pc, r3]
3400d038:	29187905 	.word	0x29187905
3400d03c:	795b4a3a 	.word	0x795b4a3a
3400d040:	6b          	.byte	0x6b
3400d041:	00          	.byte	0x00
      ATON_DISABLE_CLR_CONFCLR(STRENG, unitId);
3400d042:	2202      	movs	r2, #2
3400d044:	f500 23b0 	add.w	r3, r0, #360448	@ 0x58000
3400d048:	33e5      	adds	r3, #229	@ 0xe5
3400d04a:	031b      	lsls	r3, r3, #12
3400d04c:	601a      	str	r2, [r3, #0]
3400d04e:	681a      	ldr	r2, [r3, #0]
3400d050:	0792      	lsls	r2, r2, #30
3400d052:	d4fc      	bmi.n	3400d04e <LL_ATON_DisableUnits_Init+0x36>
3400d054:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400d058:	601a      	str	r2, [r3, #0]
3400d05a:	681a      	ldr	r2, [r3, #0]
3400d05c:	0052      	lsls	r2, r2, #1
3400d05e:	d4fc      	bmi.n	3400d05a <LL_ATON_DisableUnits_Init+0x42>
      LL_ATON_DisableClock(ATON_RECBUF_CLKB_CLK(unitId));
3400d060:	f7ff ffcc 	bl	3400cffc <LL_ATON_DisableClock>
  for (i = 0; i < n; i++)
3400d064:	3401      	adds	r4, #1
3400d066:	e7db      	b.n	3400d020 <LL_ATON_DisableUnits_Init+0x8>
      ATON_DISABLE_CLR_CONFCLR(CONVACC, unitId);
3400d068:	2202      	movs	r2, #2
3400d06a:	f500 23b0 	add.w	r3, r0, #360448	@ 0x58000
3400d06e:	33ef      	adds	r3, #239	@ 0xef
3400d070:	031b      	lsls	r3, r3, #12
3400d072:	601a      	str	r2, [r3, #0]
3400d074:	681a      	ldr	r2, [r3, #0]
3400d076:	0792      	lsls	r2, r2, #30
3400d078:	d4fc      	bmi.n	3400d074 <LL_ATON_DisableUnits_Init+0x5c>
3400d07a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400d07e:	601a      	str	r2, [r3, #0]
3400d080:	681a      	ldr	r2, [r3, #0]
3400d082:	0052      	lsls	r2, r2, #1
3400d084:	d4fc      	bmi.n	3400d080 <LL_ATON_DisableUnits_Init+0x68>
      LL_ATON_DisableClock(ATON_CONVACC_CLKB_CLK(unitId));
3400d086:	300a      	adds	r0, #10
3400d088:	e7ea      	b.n	3400d060 <LL_ATON_DisableUnits_Init+0x48>
      ATON_DISABLE_CLR_CONFCLR(DECUN, unitId);
3400d08a:	2202      	movs	r2, #2
3400d08c:	f500 23b0 	add.w	r3, r0, #360448	@ 0x58000
3400d090:	33f3      	adds	r3, #243	@ 0xf3
3400d092:	031b      	lsls	r3, r3, #12
3400d094:	601a      	str	r2, [r3, #0]
3400d096:	681a      	ldr	r2, [r3, #0]
3400d098:	0792      	lsls	r2, r2, #30
3400d09a:	d4fc      	bmi.n	3400d096 <LL_ATON_DisableUnits_Init+0x7e>
3400d09c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400d0a0:	601a      	str	r2, [r3, #0]
3400d0a2:	681a      	ldr	r2, [r3, #0]
3400d0a4:	0052      	lsls	r2, r2, #1
3400d0a6:	d4fc      	bmi.n	3400d0a2 <LL_ATON_DisableUnits_Init+0x8a>
      LL_ATON_DisableClock(ATON_DECUN_CLKB_CLK(unitId));
3400d0a8:	300e      	adds	r0, #14
3400d0aa:	e7d9      	b.n	3400d060 <LL_ATON_DisableUnits_Init+0x48>
      ATON_DISABLE_CLR_CONFCLR(ACTIV, unitId);
3400d0ac:	f500 23b0 	add.w	r3, r0, #360448	@ 0x58000
3400d0b0:	4a1f      	ldr	r2, [pc, #124]	@ (3400d130 <LL_ATON_DisableUnits_Init+0x118>)
3400d0b2:	33f5      	adds	r3, #245	@ 0xf5
3400d0b4:	031b      	lsls	r3, r3, #12
3400d0b6:	601a      	str	r2, [r3, #0]
3400d0b8:	681a      	ldr	r2, [r3, #0]
3400d0ba:	0792      	lsls	r2, r2, #30
3400d0bc:	d4fc      	bmi.n	3400d0b8 <LL_ATON_DisableUnits_Init+0xa0>
3400d0be:	4a1d      	ldr	r2, [pc, #116]	@ (3400d134 <LL_ATON_DisableUnits_Init+0x11c>)
3400d0c0:	601a      	str	r2, [r3, #0]
3400d0c2:	681a      	ldr	r2, [r3, #0]
3400d0c4:	0052      	lsls	r2, r2, #1
3400d0c6:	d4fc      	bmi.n	3400d0c2 <LL_ATON_DisableUnits_Init+0xaa>
      LL_ATON_DisableClock(ATON_ACTIV_CLKB_CLK(unitId));
3400d0c8:	3010      	adds	r0, #16
3400d0ca:	e7c9      	b.n	3400d060 <LL_ATON_DisableUnits_Init+0x48>
      ATON_DISABLE_CLR_CONFCLR(ARITH, unitId);
3400d0cc:	f500 23b0 	add.w	r3, r0, #360448	@ 0x58000
3400d0d0:	4a19      	ldr	r2, [pc, #100]	@ (3400d138 <LL_ATON_DisableUnits_Init+0x120>)
3400d0d2:	33f7      	adds	r3, #247	@ 0xf7
3400d0d4:	031b      	lsls	r3, r3, #12
3400d0d6:	601a      	str	r2, [r3, #0]
3400d0d8:	681a      	ldr	r2, [r3, #0]
3400d0da:	0792      	lsls	r2, r2, #30
3400d0dc:	d4fc      	bmi.n	3400d0d8 <LL_ATON_DisableUnits_Init+0xc0>
3400d0de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
3400d0e2:	601a      	str	r2, [r3, #0]
3400d0e4:	681a      	ldr	r2, [r3, #0]
3400d0e6:	0052      	lsls	r2, r2, #1
3400d0e8:	d4fc      	bmi.n	3400d0e4 <LL_ATON_DisableUnits_Init+0xcc>
      LL_ATON_DisableClock(ATON_ARITH_CLKB_CLK(unitId));
3400d0ea:	3012      	adds	r0, #18
3400d0ec:	e7b8      	b.n	3400d060 <LL_ATON_DisableUnits_Init+0x48>
      ATON_DISABLE_CLR_CONFCLR(POOL, unitId);
3400d0ee:	f500 23b0 	add.w	r3, r0, #360448	@ 0x58000
3400d0f2:	4a12      	ldr	r2, [pc, #72]	@ (3400d13c <LL_ATON_DisableUnits_Init+0x124>)
3400d0f4:	33fb      	adds	r3, #251	@ 0xfb
3400d0f6:	031b      	lsls	r3, r3, #12
3400d0f8:	601a      	str	r2, [r3, #0]
3400d0fa:	681a      	ldr	r2, [r3, #0]
3400d0fc:	0792      	lsls	r2, r2, #30
3400d0fe:	d4fc      	bmi.n	3400d0fa <LL_ATON_DisableUnits_Init+0xe2>
3400d100:	4a0f      	ldr	r2, [pc, #60]	@ (3400d140 <LL_ATON_DisableUnits_Init+0x128>)
3400d102:	601a      	str	r2, [r3, #0]
3400d104:	681a      	ldr	r2, [r3, #0]
3400d106:	0052      	lsls	r2, r2, #1
3400d108:	d4fc      	bmi.n	3400d104 <LL_ATON_DisableUnits_Init+0xec>
      LL_ATON_DisableClock(ATON_POOL_CLKB_CLK(unitId));
3400d10a:	3016      	adds	r0, #22
3400d10c:	e7a8      	b.n	3400d060 <LL_ATON_DisableUnits_Init+0x48>
      ATON_DISABLE_CLR_CONFCLR(RECBUF, unitId);
3400d10e:	2202      	movs	r2, #2
3400d110:	4b0c      	ldr	r3, [pc, #48]	@ (3400d144 <LL_ATON_DisableUnits_Init+0x12c>)
3400d112:	601a      	str	r2, [r3, #0]
3400d114:	681a      	ldr	r2, [r3, #0]
3400d116:	0792      	lsls	r2, r2, #30
3400d118:	d4fc      	bmi.n	3400d114 <LL_ATON_DisableUnits_Init+0xfc>
3400d11a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400d11e:	601a      	str	r2, [r3, #0]
3400d120:	681a      	ldr	r2, [r3, #0]
3400d122:	0052      	lsls	r2, r2, #1
3400d124:	d4fc      	bmi.n	3400d120 <LL_ATON_DisableUnits_Init+0x108>
      LL_ATON_DisableClock(ATON_RECBUF_CLKB_CLK(unitId));
3400d126:	3018      	adds	r0, #24
3400d128:	e79a      	b.n	3400d060 <LL_ATON_DisableUnits_Init+0x48>
    switch (unitType)
3400d12a:	f06f 0001 	mvn.w	r0, #1
3400d12e:	e77a      	b.n	3400d026 <LL_ATON_DisableUnits_Init+0xe>
3400d130:	00881082 	.word	0x00881082
3400d134:	40881080 	.word	0x40881080
3400d138:	08000002 	.word	0x08000002
3400d13c:	00420002 	.word	0x00420002
3400d140:	40420000 	.word	0x40420000
3400d144:	580fd000 	.word	0x580fd000

3400d148 <LL_ATON_RT_Main>:
 *                         and the network interface, or macros
 *                         `LL_ATON_DECLARE_NAMED_NN_INTERFACE()` & `LL_ATON_DECLARE_NAMED_NN_INSTANCE()` to
 *                         create/instantiate the objects separately.
 */
void LL_ATON_RT_Main(NN_Instance_TypeDef *network_instance)
{
3400d148:	b510      	push	{r4, lr}

  /*** Start of user initialization code ***/

  /*** End of user initialization code ***/

  LL_ATON_ASSERT(network_instance != NULL);
3400d14a:	4604      	mov	r4, r0
3400d14c:	b928      	cbnz	r0, 3400d15a <LL_ATON_RT_Main+0x12>
3400d14e:	213c      	movs	r1, #60	@ 0x3c
3400d150:	4b0f      	ldr	r3, [pc, #60]	@ (3400d190 <LL_ATON_RT_Main+0x48>)
3400d152:	4a10      	ldr	r2, [pc, #64]	@ (3400d194 <LL_ATON_RT_Main+0x4c>)
  LL_ATON_ASSERT(network_instance->network != NULL);
3400d154:	4810      	ldr	r0, [pc, #64]	@ (3400d198 <LL_ATON_RT_Main+0x50>)
3400d156:	f000 fd4f 	bl	3400dbf8 <__assert_func>
3400d15a:	6803      	ldr	r3, [r0, #0]
3400d15c:	b91b      	cbnz	r3, 3400d166 <LL_ATON_RT_Main+0x1e>
3400d15e:	213d      	movs	r1, #61	@ 0x3d
3400d160:	4b0e      	ldr	r3, [pc, #56]	@ (3400d19c <LL_ATON_RT_Main+0x54>)
3400d162:	4a0c      	ldr	r2, [pc, #48]	@ (3400d194 <LL_ATON_RT_Main+0x4c>)
3400d164:	e7f6      	b.n	3400d154 <LL_ATON_RT_Main+0xc>
  LL_ATON_RT_RuntimeInit();                  // Initialize runtime
3400d166:	f000 fa15 	bl	3400d594 <LL_ATON_RT_RuntimeInit>
  LL_ATON_RT_Init_Network(network_instance); // Initialize passed network instance object
3400d16a:	4620      	mov	r0, r4
3400d16c:	f000 f9d0 	bl	3400d510 <LL_ATON_RT_Init_Network>
  size_t epochCount = 0;
  do
  {
    /* Execute first/next step of Cube.AI/ATON runtime */
    ll_aton_rt_ret = LL_ATON_RT_RunEpochBlock(network_instance);
3400d170:	4620      	mov	r0, r4
3400d172:	f000 fa89 	bl	3400d688 <LL_ATON_RT_RunEpochBlock>
    /*** Start of user event handling code ***/

    /*** End of user event handling code ***/

    /* Wait for next event */
    if (ll_aton_rt_ret == LL_ATON_RT_WFE)
3400d176:	2801      	cmp	r0, #1
3400d178:	d101      	bne.n	3400d17e <LL_ATON_RT_Main+0x36>
    { /*** subject to change to fit also user code requirements ***/
      LL_ATON_OSAL_WFE();
3400d17a:	bf20      	wfe
    }
//    printf("Epoch: %5d, Return: %d\n\r", epochCount, ll_aton_rt_ret);
//    epochCount++;
  } while (ll_aton_rt_ret != LL_ATON_RT_DONE); /*** subject to change to fit also user code requirements ***/
3400d17c:	e7f8      	b.n	3400d170 <LL_ATON_RT_Main+0x28>
3400d17e:	2802      	cmp	r0, #2
3400d180:	d1f6      	bne.n	3400d170 <LL_ATON_RT_Main+0x28>

  LL_ATON_RT_DeInit_Network(network_instance); // De-initialize the network instance object
3400d182:	4620      	mov	r0, r4
3400d184:	f000 f9e8 	bl	3400d558 <LL_ATON_RT_DeInit_Network>
  LL_ATON_RT_RuntimeDeInit();                  // De-initialize runtime

  /*** Start of user de-initialization code ***/

  /*** End of user de-initialization code ***/
}
3400d188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LL_ATON_RT_RuntimeDeInit();                  // De-initialize runtime
3400d18c:	f000 ba4c 	b.w	3400d628 <LL_ATON_RT_RuntimeDeInit>
3400d190:	34011512 	.word	0x34011512
3400d194:	340126f5 	.word	0x340126f5
3400d198:	34011532 	.word	0x34011532
3400d19c:	340115ca 	.word	0x340115ca

3400d1a0 <__LL_ATON_RT_Init_Network>:
                          // wait for
  }
}

static inline void __LL_ATON_RT_Init_Network(NN_Instance_TypeDef *nn_instance)
{
3400d1a0:	b510      	push	{r4, lr}
  /** Exit if `nn_instance` is equal to NULL **/
  if (nn_instance == NULL)
3400d1a2:	4604      	mov	r4, r0
3400d1a4:	b310      	cbz	r0, 3400d1ec <__LL_ATON_RT_Init_Network+0x4c>
  {
    return;
  }

  /** Exit if `nn_instance->network` is equal to NULL **/
  if (nn_instance->network == NULL)
3400d1a6:	6803      	ldr	r3, [r0, #0]
3400d1a8:	b303      	cbz	r3, 3400d1ec <__LL_ATON_RT_Init_Network+0x4c>
  else
  {
    eb_list = nn_instance->network->epoch_block_items();
  }
#else
  const LL_ATON_RT_EpochBlockItem_t *eb_list = nn_instance->network->epoch_block_items();
3400d1aa:	69db      	ldr	r3, [r3, #28]
3400d1ac:	4798      	blx	r3
#endif
  nn_instance->exec_state.current_epoch_block = eb_list;
  nn_instance->exec_state.first_epoch_block = eb_list;
  nn_instance->exec_state.next_epoch_block = NULL;
3400d1ae:	2300      	movs	r3, #0
  nn_instance->exec_state.current_epoch_block = eb_list;
3400d1b0:	6060      	str	r0, [r4, #4]
  nn_instance->exec_state.first_epoch_block = eb_list;
3400d1b2:	60a0      	str	r0, [r4, #8]
  nn_instance->exec_state.next_epoch_block = NULL;
3400d1b4:	60e3      	str	r3, [r4, #12]

  /* set saved context */
  nn_instance->exec_state.saved_current_epoch_block = NULL;
3400d1b6:	6123      	str	r3, [r4, #16]
  nn_instance->exec_state.saved_first_epoch_block = NULL;
3400d1b8:	6163      	str	r3, [r4, #20]
#ifndef NDEBUG
  nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.current_epoch_block);
3400d1ba:	6863      	ldr	r3, [r4, #4]
  if (list != NULL)
3400d1bc:	b9a3      	cbnz	r3, 3400d1e8 <__LL_ATON_RT_Init_Network+0x48>
  int i = 0;
3400d1be:	461a      	mov	r2, r3
  nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.current_epoch_block);
3400d1c0:	6262      	str	r2, [r4, #36]	@ 0x24
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3400d1c2:	2200      	movs	r2, #0
  nn_instance->exec_state.triggered_events = 0x0;
  nn_instance->exec_state.current_epoch_block_started = false;
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  /** Call epoch callback with callback type `LL_ATON_RT_Callbacktype_NN_Init` and network instance **/
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d1c4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3400d1c6:	62a2      	str	r2, [r4, #40]	@ 0x28
  nn_instance->exec_state.inference_started = false;
3400d1c8:	7622      	strb	r2, [r4, #24]
  nn_instance->exec_state.triggered_events = 0x0;
3400d1ca:	61e2      	str	r2, [r4, #28]
  nn_instance->exec_state.current_epoch_block_started = false;
3400d1cc:	f884 2020 	strb.w	r2, [r4, #32]
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d1d0:	b163      	cbz	r3, 3400d1ec <__LL_ATON_RT_Init_Network+0x4c>
  {
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, NULL);
3400d1d2:	4621      	mov	r1, r4
  }
}
3400d1d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_Init, nn_instance, NULL);
3400d1d8:	2004      	movs	r0, #4
3400d1da:	4718      	bx	r3
      list++;
3400d1dc:	3314      	adds	r3, #20
    for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
3400d1de:	3201      	adds	r2, #1
3400d1e0:	8a19      	ldrh	r1, [r3, #16]
3400d1e2:	0709      	lsls	r1, r1, #28
3400d1e4:	d5fa      	bpl.n	3400d1dc <__LL_ATON_RT_Init_Network+0x3c>
3400d1e6:	e7eb      	b.n	3400d1c0 <__LL_ATON_RT_Init_Network+0x20>
3400d1e8:	2201      	movs	r2, #1
3400d1ea:	e7f9      	b.n	3400d1e0 <__LL_ATON_RT_Init_Network+0x40>
}
3400d1ec:	bd10      	pop	{r4, pc}
	...

3400d1f0 <__ll_clear_aton_owner>:

    __ll_current_aton_ip_owner = new_owner;
  }

  static inline void __ll_clear_aton_owner(NN_Instance_TypeDef *current_owner)
  {
3400d1f0:	b508      	push	{r3, lr}
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(current_owner == __ll_current_aton_ip_owner);
3400d1f2:	4b09      	ldr	r3, [pc, #36]	@ (3400d218 <__ll_clear_aton_owner+0x28>)
3400d1f4:	681a      	ldr	r2, [r3, #0]
3400d1f6:	4282      	cmp	r2, r0
3400d1f8:	d005      	beq.n	3400d206 <__ll_clear_aton_owner+0x16>
3400d1fa:	2142      	movs	r1, #66	@ 0x42
3400d1fc:	4b07      	ldr	r3, [pc, #28]	@ (3400d21c <__ll_clear_aton_owner+0x2c>)
3400d1fe:	4a08      	ldr	r2, [pc, #32]	@ (3400d220 <__ll_clear_aton_owner+0x30>)

#ifndef NDEBUG
    extern uint32_t volatile __ll_current_wait_mask;
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3400d200:	4808      	ldr	r0, [pc, #32]	@ (3400d224 <__ll_clear_aton_owner+0x34>)
3400d202:	f000 fcf9 	bl	3400dbf8 <__assert_func>
3400d206:	4a08      	ldr	r2, [pc, #32]	@ (3400d228 <__ll_clear_aton_owner+0x38>)
3400d208:	6812      	ldr	r2, [r2, #0]
3400d20a:	b11a      	cbz	r2, 3400d214 <__ll_clear_aton_owner+0x24>
3400d20c:	2146      	movs	r1, #70	@ 0x46
3400d20e:	4b07      	ldr	r3, [pc, #28]	@ (3400d22c <__ll_clear_aton_owner+0x3c>)
3400d210:	4a03      	ldr	r2, [pc, #12]	@ (3400d220 <__ll_clear_aton_owner+0x30>)
3400d212:	e7f5      	b.n	3400d200 <__ll_clear_aton_owner+0x10>
#endif // NDEBUG

    __ll_current_aton_ip_owner = NULL;
3400d214:	601a      	str	r2, [r3, #0]
    LL_ATON_OSAL_UNLOCK_ATON();
  }
3400d216:	bd08      	pop	{r3, pc}
3400d218:	340136a0 	.word	0x340136a0
3400d21c:	340115f3 	.word	0x340115f3
3400d220:	34012853 	.word	0x34012853
3400d224:	3401161f 	.word	0x3401161f
3400d228:	3401369c 	.word	0x3401369c
3400d22c:	340116b7 	.word	0x340116b7

3400d230 <__LL_ATON_RT_SetWaitMask>:
    nn_instance->exec_state.current_epoch_block = &nn_instance->exec_state.first_epoch_block[index];
  }

  /* set wait mask(s) in interrupt controller */
  static inline void __LL_ATON_RT_SetWaitMask(uint32_t wait_mask)
  {
3400d230:	b508      	push	{r3, lr}
#ifndef NDEBUG
    extern NN_Instance_TypeDef *volatile __ll_current_aton_ip_owner;
    LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3400d232:	4b07      	ldr	r3, [pc, #28]	@ (3400d250 <__LL_ATON_RT_SetWaitMask+0x20>)
3400d234:	681b      	ldr	r3, [r3, #0]
3400d236:	b92b      	cbnz	r3, 3400d244 <__LL_ATON_RT_SetWaitMask+0x14>
3400d238:	2175      	movs	r1, #117	@ 0x75
3400d23a:	4b06      	ldr	r3, [pc, #24]	@ (3400d254 <__LL_ATON_RT_SetWaitMask+0x24>)
3400d23c:	4a06      	ldr	r2, [pc, #24]	@ (3400d258 <__LL_ATON_RT_SetWaitMask+0x28>)
3400d23e:	4807      	ldr	r0, [pc, #28]	@ (3400d25c <__LL_ATON_RT_SetWaitMask+0x2c>)
3400d240:	f000 fcda 	bl	3400dbf8 <__assert_func>

    extern uint32_t volatile __ll_current_wait_mask;
    __ll_current_wait_mask = wait_mask;
3400d244:	4b06      	ldr	r3, [pc, #24]	@ (3400d260 <__LL_ATON_RT_SetWaitMask+0x30>)
3400d246:	6018      	str	r0, [r3, #0]

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
    wait_mask <<= ATON_STRENG_INT(0);
#ifndef LL_ATON_RT_USE_IRQ_OR_MASK
    /* configure interrupt controller AND mask for epoch block */
    ATON_INTCTRL_STD_INTANDMSK_SET(~wait_mask);
3400d248:	43c0      	mvns	r0, r0
3400d24a:	4b06      	ldr	r3, [pc, #24]	@ (3400d264 <__LL_ATON_RT_SetWaitMask+0x34>)
3400d24c:	6258      	str	r0, [r3, #36]	@ 0x24
                                                                // (all other events & errors are enabled)
    val &= ~wait_mask;
    ATON_INTCTRL_STD_INTORMSK_SET(val);
#endif // LL_ATON_RT_USE_IRQ_OR_MASK
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  }
3400d24e:	bd08      	pop	{r3, pc}
3400d250:	340136a0 	.word	0x340136a0
3400d254:	340116d3 	.word	0x340116d3
3400d258:	340127a6 	.word	0x340127a6
3400d25c:	3401161f 	.word	0x3401161f
3400d260:	3401369c 	.word	0x3401369c
3400d264:	580e1000 	.word	0x580e1000

3400d268 <EpochBlock_EpochControllerUnit>:
  {
    return ((eb->flags & EpochBlock_Flags_internal) != 0);
  }

  static inline uint32_t EpochBlock_EpochControllerUnit(const EpochBlock_ItemTypeDef *eb)
  {
3400d268:	b508      	push	{r3, lr}
    LL_ATON_ASSERT(EpochBlock_IsEpochBlob(eb));
3400d26a:	8a03      	ldrh	r3, [r0, #16]
3400d26c:	075b      	lsls	r3, r3, #29
3400d26e:	d406      	bmi.n	3400d27e <EpochBlock_EpochControllerUnit+0x16>
3400d270:	f240 212f 	movw	r1, #559	@ 0x22f
3400d274:	4b03      	ldr	r3, [pc, #12]	@ (3400d284 <EpochBlock_EpochControllerUnit+0x1c>)
3400d276:	4a04      	ldr	r2, [pc, #16]	@ (3400d288 <EpochBlock_EpochControllerUnit+0x20>)
3400d278:	4804      	ldr	r0, [pc, #16]	@ (3400d28c <EpochBlock_EpochControllerUnit+0x24>)
3400d27a:	f000 fcbd 	bl	3400dbf8 <__assert_func>
    return eb->wait_mask;
  }
3400d27e:	68c0      	ldr	r0, [r0, #12]
3400d280:	bd08      	pop	{r3, pc}
3400d282:	bf00      	nop
3400d284:	340116fd 	.word	0x340116fd
3400d288:	34012787 	.word	0x34012787
3400d28c:	34011718 	.word	0x34011718

3400d290 <__LL_ATON_RT_ExecEndEpochBlock>:
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d290:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
{
3400d292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400d296:	4605      	mov	r5, r0
3400d298:	460c      	mov	r4, r1
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d29a:	b113      	cbz	r3, 3400d2a2 <__LL_ATON_RT_ExecEndEpochBlock+0x12>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_END, nn_instance, eb);
3400d29c:	4602      	mov	r2, r0
3400d29e:	2002      	movs	r0, #2
3400d2a0:	4798      	blx	r3
  if (EpochBlock_IsEpochBlob(eb))
3400d2a2:	8a2b      	ldrh	r3, [r5, #16]
3400d2a4:	0758      	lsls	r0, r3, #29
3400d2a6:	d518      	bpl.n	3400d2da <__LL_ATON_RT_ExecEndEpochBlock+0x4a>
    uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
3400d2a8:	4628      	mov	r0, r5
3400d2aa:	f7ff ffdd 	bl	3400d268 <EpochBlock_EpochControllerUnit>
    LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400d2ae:	b128      	cbz	r0, 3400d2bc <__LL_ATON_RT_ExecEndEpochBlock+0x2c>
3400d2b0:	21c2      	movs	r1, #194	@ 0xc2
3400d2b2:	4b25      	ldr	r3, [pc, #148]	@ (3400d348 <__LL_ATON_RT_ExecEndEpochBlock+0xb8>)
3400d2b4:	4a25      	ldr	r2, [pc, #148]	@ (3400d34c <__LL_ATON_RT_ExecEndEpochBlock+0xbc>)
    LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
3400d2b6:	4826      	ldr	r0, [pc, #152]	@ (3400d350 <__LL_ATON_RT_ExecEndEpochBlock+0xc0>)
3400d2b8:	f000 fc9e 	bl	3400dbf8 <__assert_func>
    ATON_DISABLE_CLR_CONFCLR(EPOCHCTRL, ecId);
3400d2bc:	2202      	movs	r2, #2
3400d2be:	4b25      	ldr	r3, [pc, #148]	@ (3400d354 <__LL_ATON_RT_ExecEndEpochBlock+0xc4>)
3400d2c0:	601a      	str	r2, [r3, #0]
3400d2c2:	681a      	ldr	r2, [r3, #0]
3400d2c4:	0791      	lsls	r1, r2, #30
3400d2c6:	d4fc      	bmi.n	3400d2c2 <__LL_ATON_RT_ExecEndEpochBlock+0x32>
3400d2c8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400d2cc:	601a      	str	r2, [r3, #0]
3400d2ce:	681a      	ldr	r2, [r3, #0]
3400d2d0:	0052      	lsls	r2, r2, #1
3400d2d2:	d4fc      	bmi.n	3400d2ce <__LL_ATON_RT_ExecEndEpochBlock+0x3e>
    LL_ATON_DisableClock(ATON_EPOCHCTRL_CLKB_CLK(ecId));
3400d2d4:	2019      	movs	r0, #25
3400d2d6:	f7ff fe91 	bl	3400cffc <LL_ATON_DisableClock>
  if (eb->end_epoch_block != NULL)
3400d2da:	686b      	ldr	r3, [r5, #4]
3400d2dc:	b10b      	cbz	r3, 3400d2e2 <__LL_ATON_RT_ExecEndEpochBlock+0x52>
    eb->end_epoch_block((const void *)eb);
3400d2de:	4628      	mov	r0, r5
3400d2e0:	4798      	blx	r3
    return ((eb->flags & EpochBlock_Flags_pure_hw) != 0);
3400d2e2:	8a2e      	ldrh	r6, [r5, #16]
  if (EpochBlock_IsEpochPureHW(eb) ||
3400d2e4:	f016 0f90 	tst.w	r6, #144	@ 0x90
3400d2e8:	f006 07c0 	and.w	r7, r6, #192	@ 0xc0
3400d2ec:	d108      	bne.n	3400d300 <__LL_ATON_RT_ExecEndEpochBlock+0x70>
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3400d2ee:	bb0f      	cbnz	r7, 3400d334 <__LL_ATON_RT_ExecEndEpochBlock+0xa4>
  LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
3400d2f0:	4b19      	ldr	r3, [pc, #100]	@ (3400d358 <__LL_ATON_RT_ExecEndEpochBlock+0xc8>)
3400d2f2:	681b      	ldr	r3, [r3, #0]
3400d2f4:	42a3      	cmp	r3, r4
3400d2f6:	d115      	bne.n	3400d324 <__LL_ATON_RT_ExecEndEpochBlock+0x94>
3400d2f8:	21ed      	movs	r1, #237	@ 0xed
3400d2fa:	4b18      	ldr	r3, [pc, #96]	@ (3400d35c <__LL_ATON_RT_ExecEndEpochBlock+0xcc>)
3400d2fc:	4a13      	ldr	r2, [pc, #76]	@ (3400d34c <__LL_ATON_RT_ExecEndEpochBlock+0xbc>)
3400d2fe:	e7da      	b.n	3400d2b6 <__LL_ATON_RT_ExecEndEpochBlock+0x26>
    LL_ATON_ASSERT(nn_instance == __ll_current_aton_ip_owner);
3400d300:	4b15      	ldr	r3, [pc, #84]	@ (3400d358 <__LL_ATON_RT_ExecEndEpochBlock+0xc8>)
3400d302:	681b      	ldr	r3, [r3, #0]
3400d304:	42a3      	cmp	r3, r4
3400d306:	d003      	beq.n	3400d310 <__LL_ATON_RT_ExecEndEpochBlock+0x80>
3400d308:	21e1      	movs	r1, #225	@ 0xe1
3400d30a:	4b15      	ldr	r3, [pc, #84]	@ (3400d360 <__LL_ATON_RT_ExecEndEpochBlock+0xd0>)
3400d30c:	4a0f      	ldr	r2, [pc, #60]	@ (3400d34c <__LL_ATON_RT_ExecEndEpochBlock+0xbc>)
3400d30e:	e7d2      	b.n	3400d2b6 <__LL_ATON_RT_ExecEndEpochBlock+0x26>
    __LL_ATON_RT_SetWaitMask(0);
3400d310:	2000      	movs	r0, #0
3400d312:	f7ff ff8d 	bl	3400d230 <__LL_ATON_RT_SetWaitMask>
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3400d316:	06f3      	lsls	r3, r6, #27
3400d318:	d5e9      	bpl.n	3400d2ee <__LL_ATON_RT_ExecEndEpochBlock+0x5e>
    __ll_clear_aton_owner(nn_instance);
3400d31a:	4620      	mov	r0, r4
3400d31c:	f7ff ff68 	bl	3400d1f0 <__ll_clear_aton_owner>
  LL_ATON_ASSERT(EpochBlock_IsEpochInternal(eb) || EpochBlock_IsEpochHybrid(eb) ||
3400d320:	2f00      	cmp	r7, #0
3400d322:	d0e5      	beq.n	3400d2f0 <__LL_ATON_RT_ExecEndEpochBlock+0x60>
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d324:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400d326:	b163      	cbz	r3, 3400d342 <__LL_ATON_RT_ExecEndEpochBlock+0xb2>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, eb);
3400d328:	462a      	mov	r2, r5
3400d32a:	4621      	mov	r1, r4
}
3400d32c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_END, nn_instance, eb);
3400d330:	2003      	movs	r0, #3
3400d332:	4718      	bx	r3
                                       (nn_instance->exec_state.saved_current_epoch_block == NULL) &&
3400d334:	6923      	ldr	r3, [r4, #16]
  if (EpochBlock_IsEpochPureHW(eb) || ((EpochBlock_IsEpochHybrid(eb) || EpochBlock_IsEpochInternal(eb)) &&
3400d336:	2b00      	cmp	r3, #0
3400d338:	d1f4      	bne.n	3400d324 <__LL_ATON_RT_ExecEndEpochBlock+0x94>
                                       (nn_instance->exec_state.next_epoch_block ==
3400d33a:	68e3      	ldr	r3, [r4, #12]
                                       (nn_instance->exec_state.saved_current_epoch_block == NULL) &&
3400d33c:	2b00      	cmp	r3, #0
3400d33e:	d1f1      	bne.n	3400d324 <__LL_ATON_RT_ExecEndEpochBlock+0x94>
3400d340:	e7eb      	b.n	3400d31a <__LL_ATON_RT_ExecEndEpochBlock+0x8a>
}
3400d342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3400d346:	bf00      	nop
3400d348:	340117b5 	.word	0x340117b5
3400d34c:	34012768 	.word	0x34012768
3400d350:	340117be 	.word	0x340117be
3400d354:	580fe000 	.word	0x580fe000
3400d358:	340136a0 	.word	0x340136a0
3400d35c:	34011880 	.word	0x34011880
3400d360:	34011856 	.word	0x34011856

3400d364 <__LL_ATON_RT_DetermineNextEpochBlock>:
{
3400d364:	b508      	push	{r3, lr}
  LL_ATON_ASSERT(nn_instance != NULL);
3400d366:	b928      	cbnz	r0, 3400d374 <__LL_ATON_RT_DetermineNextEpochBlock+0x10>
3400d368:	21f8      	movs	r1, #248	@ 0xf8
3400d36a:	4b1a      	ldr	r3, [pc, #104]	@ (3400d3d4 <__LL_ATON_RT_DetermineNextEpochBlock+0x70>)
3400d36c:	4a1a      	ldr	r2, [pc, #104]	@ (3400d3d8 <__LL_ATON_RT_DetermineNextEpochBlock+0x74>)
  LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
3400d36e:	481b      	ldr	r0, [pc, #108]	@ (3400d3dc <__LL_ATON_RT_DetermineNextEpochBlock+0x78>)
3400d370:	f000 fc42 	bl	3400dbf8 <__assert_func>
3400d374:	69c3      	ldr	r3, [r0, #28]
3400d376:	b11b      	cbz	r3, 3400d380 <__LL_ATON_RT_DetermineNextEpochBlock+0x1c>
3400d378:	21fa      	movs	r1, #250	@ 0xfa
3400d37a:	4b19      	ldr	r3, [pc, #100]	@ (3400d3e0 <__LL_ATON_RT_DetermineNextEpochBlock+0x7c>)
3400d37c:	4a16      	ldr	r2, [pc, #88]	@ (3400d3d8 <__LL_ATON_RT_DetermineNextEpochBlock+0x74>)
3400d37e:	e7f6      	b.n	3400d36e <__LL_ATON_RT_DetermineNextEpochBlock+0xa>
  if ((nn_instance->exec_state.next_epoch_block != NULL))
3400d380:	68c3      	ldr	r3, [r0, #12]
3400d382:	b313      	cbz	r3, 3400d3ca <__LL_ATON_RT_DetermineNextEpochBlock+0x66>
    LL_ATON_ASSERT(nn_instance->exec_state.saved_current_epoch_block == NULL);
3400d384:	6903      	ldr	r3, [r0, #16]
3400d386:	b123      	cbz	r3, 3400d392 <__LL_ATON_RT_DetermineNextEpochBlock+0x2e>
3400d388:	f44f 7181 	mov.w	r1, #258	@ 0x102
3400d38c:	4b15      	ldr	r3, [pc, #84]	@ (3400d3e4 <__LL_ATON_RT_DetermineNextEpochBlock+0x80>)
3400d38e:	4a12      	ldr	r2, [pc, #72]	@ (3400d3d8 <__LL_ATON_RT_DetermineNextEpochBlock+0x74>)
3400d390:	e7ed      	b.n	3400d36e <__LL_ATON_RT_DetermineNextEpochBlock+0xa>
    nn_instance->exec_state.saved_current_epoch_block = nn_instance->exec_state.current_epoch_block;
3400d392:	6843      	ldr	r3, [r0, #4]
3400d394:	6103      	str	r3, [r0, #16]
    nn_instance->exec_state.saved_first_epoch_block = nn_instance->exec_state.first_epoch_block;
3400d396:	6883      	ldr	r3, [r0, #8]
3400d398:	6143      	str	r3, [r0, #20]
    nn_instance->exec_state.saved_nr_of_epoch_blocks = nn_instance->exec_state.nr_of_epoch_blocks;
3400d39a:	6a43      	ldr	r3, [r0, #36]	@ 0x24
3400d39c:	6283      	str	r3, [r0, #40]	@ 0x28
    nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.next_epoch_block;
3400d39e:	68c3      	ldr	r3, [r0, #12]
3400d3a0:	6043      	str	r3, [r0, #4]
    nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.next_epoch_block;
3400d3a2:	68c3      	ldr	r3, [r0, #12]
3400d3a4:	6083      	str	r3, [r0, #8]
    nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.first_epoch_block);
3400d3a6:	6883      	ldr	r3, [r0, #8]
  if (list != NULL)
3400d3a8:	b96b      	cbnz	r3, 3400d3c6 <__LL_ATON_RT_DetermineNextEpochBlock+0x62>
  int i = 0;
3400d3aa:	461a      	mov	r2, r3
    nn_instance->exec_state.next_epoch_block = NULL;
3400d3ac:	2300      	movs	r3, #0
    nn_instance->exec_state.nr_of_epoch_blocks = __LL_ATON_RT_CntEpochBlocks(nn_instance->exec_state.first_epoch_block);
3400d3ae:	6242      	str	r2, [r0, #36]	@ 0x24
    nn_instance->exec_state.next_epoch_block = NULL;
3400d3b0:	60c3      	str	r3, [r0, #12]
  nn_instance->exec_state.current_epoch_block_started = false;
3400d3b2:	2300      	movs	r3, #0
3400d3b4:	f880 3020 	strb.w	r3, [r0, #32]
}
3400d3b8:	bd08      	pop	{r3, pc}
      list++;
3400d3ba:	3314      	adds	r3, #20
    for (i = 1; !EpochBlock_IsLastEpochBlock(list); i++)
3400d3bc:	3201      	adds	r2, #1
3400d3be:	8a19      	ldrh	r1, [r3, #16]
3400d3c0:	0709      	lsls	r1, r1, #28
3400d3c2:	d5fa      	bpl.n	3400d3ba <__LL_ATON_RT_DetermineNextEpochBlock+0x56>
3400d3c4:	e7f2      	b.n	3400d3ac <__LL_ATON_RT_DetermineNextEpochBlock+0x48>
3400d3c6:	2201      	movs	r2, #1
3400d3c8:	e7f9      	b.n	3400d3be <__LL_ATON_RT_DetermineNextEpochBlock+0x5a>
    nn_instance->exec_state.current_epoch_block++;
3400d3ca:	6843      	ldr	r3, [r0, #4]
3400d3cc:	3314      	adds	r3, #20
3400d3ce:	6043      	str	r3, [r0, #4]
3400d3d0:	e7ef      	b.n	3400d3b2 <__LL_ATON_RT_DetermineNextEpochBlock+0x4e>
3400d3d2:	bf00      	nop
3400d3d4:	340118ee 	.word	0x340118ee
3400d3d8:	34012743 	.word	0x34012743
3400d3dc:	340117be 	.word	0x340117be
3400d3e0:	34011909 	.word	0x34011909
3400d3e4:	34011939 	.word	0x34011939

3400d3e8 <dump_dma_state>:
LL_ATON_WEAK void dump_dma_state(void){};
3400d3e8:	4770      	bx	lr
	...

3400d3ec <__LL_ATON_RT_IrqErr>:
#if (ATON_INT_NR > 32)
static void __LL_ATON_RT_IrqErr(uint64_t irqs)
#else  //(ATON_INT_NR <= 32)
static void __LL_ATON_RT_IrqErr(uint32_t irqs)
#endif //(ATON_INT_NR <= 32)
{
3400d3ec:	b538      	push	{r3, r4, r5, lr}
  extern void dump_dma_state(void);
  int32_t i;

  if (!irqs)
3400d3ee:	4604      	mov	r4, r0
3400d3f0:	2800      	cmp	r0, #0
3400d3f2:	d060      	beq.n	3400d4b6 <__LL_ATON_RT_IrqErr+0xca>
    return;

#ifdef ATON_STRENG_NUM
  /* Streaming Engine Error interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM))
3400d3f4:	4b30      	ldr	r3, [pc, #192]	@ (3400d4b8 <__LL_ATON_RT_IrqErr+0xcc>)
3400d3f6:	4003      	ands	r3, r0
3400d3f8:	d007      	beq.n	3400d40a <__LL_ATON_RT_IrqErr+0x1e>

    masked_irqs = (irqs & ATON_INT_GET_MASK(ATON_STRENG_ERR_INT_MASK, ATON_STRENG_NUM));

    // assumes that stream engine interrupts are assigned in the order of their engine number and to consecutive bits
    // within the `INTREG` register
    uint32_t streaming_engine_nr = (uint32_t)(masked_irqs & (-masked_irqs));
3400d3fa:	4259      	negs	r1, r3
3400d3fc:	4019      	ands	r1, r3
    streaming_engine_nr -= ATON_STRENG_INT(0);

#ifndef NDEBUG
    uint32_t streng_err = ATON_STRENG_IRQ_GET(streaming_engine_nr);
3400d3fe:	4b2f      	ldr	r3, [pc, #188]	@ (3400d4bc <__LL_ATON_RT_IrqErr+0xd0>)
3400d400:	030a      	lsls	r2, r1, #12
3400d402:	58d2      	ldr	r2, [r2, r3]
    LL_ATON_PRINTF("Streaming engine #%u error interrupt: 0x%" PRIx32 "\n", streaming_engine_nr, streng_err);
3400d404:	482e      	ldr	r0, [pc, #184]	@ (3400d4c0 <__LL_ATON_RT_IrqErr+0xd4>)
3400d406:	f001 fa99 	bl	3400e93c <iprintf>
#endif // NDEBUG
  }
  /* Streaming Engine interrupts */
  if (irqs & ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0))
3400d40a:	f3c4 0309 	ubfx	r3, r4, #0, #10
3400d40e:	b113      	cbz	r3, 3400d416 <__LL_ATON_RT_IrqErr+0x2a>
  {
    LL_ATON_PRINTF("Streaming engine completion interrupt\n");
3400d410:	482c      	ldr	r0, [pc, #176]	@ (3400d4c4 <__LL_ATON_RT_IrqErr+0xd8>)
3400d412:	f001 fafb 	bl	3400ea0c <puts>
  }
#endif // ATON_STRENG_NUM

#ifdef ATON_CONVACC_NUM
  /* Convolutional accelerators interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_CONVACC_INT_MASK, ATON_CONVACC_NUM))
3400d416:	f414 0f70 	tst.w	r4, #15728640	@ 0xf00000
3400d41a:	d002      	beq.n	3400d422 <__LL_ATON_RT_IrqErr+0x36>
  {
    LL_ATON_PRINTF("Convolutional accelerator interrupt\n");
3400d41c:	482a      	ldr	r0, [pc, #168]	@ (3400d4c8 <__LL_ATON_RT_IrqErr+0xdc>)
3400d41e:	f001 faf5 	bl	3400ea0c <puts>
  }
#endif // ATON_CONVACC_NUM

#if defined(ATON_RECBUF_NUM)
  /* Reconfigurable buffer interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_RECBUF_INT_MASK, ATON_RECBUF_NUM))
3400d422:	01e5      	lsls	r5, r4, #7
3400d424:	d502      	bpl.n	3400d42c <__LL_ATON_RT_IrqErr+0x40>
  {
    LL_ATON_PRINTF("Reconfigurable buffer interrupt\n");
3400d426:	4829      	ldr	r0, [pc, #164]	@ (3400d4cc <__LL_ATON_RT_IrqErr+0xe0>)
3400d428:	f001 faf0 	bl	3400ea0c <puts>
  }
#endif // ATON_RECBUF_NUM

#ifdef ATON_BUSIF_NUM
  /* Bus interface interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_BUSIF_INT_MASK, ATON_BUSIF_NUM))
3400d42c:	f014 6fc0 	tst.w	r4, #100663296	@ 0x6000000
3400d430:	d00e      	beq.n	3400d450 <__LL_ATON_RT_IrqErr+0x64>
  {
    LL_ATON_PRINTF("Bus interface interrupt\n");
3400d432:	4827      	ldr	r0, [pc, #156]	@ (3400d4d0 <__LL_ATON_RT_IrqErr+0xe4>)
3400d434:	f001 faea 	bl	3400ea0c <puts>

    /* Report offending stream engine */
    for (i = 0; i < ATON_BUSIF_NUM; i++)
      LL_ATON_PRINTF("BUSIF%" PRId32 " ERR: 0x%" PRIx32 "\n", i, ATON_BUSIF_ERR_GET(i));
3400d438:	4b26      	ldr	r3, [pc, #152]	@ (3400d4d4 <__LL_ATON_RT_IrqErr+0xe8>)
3400d43a:	2100      	movs	r1, #0
3400d43c:	691a      	ldr	r2, [r3, #16]
3400d43e:	4826      	ldr	r0, [pc, #152]	@ (3400d4d8 <__LL_ATON_RT_IrqErr+0xec>)
3400d440:	f001 fa7c 	bl	3400e93c <iprintf>
3400d444:	4b25      	ldr	r3, [pc, #148]	@ (3400d4dc <__LL_ATON_RT_IrqErr+0xf0>)
3400d446:	2101      	movs	r1, #1
3400d448:	691a      	ldr	r2, [r3, #16]
3400d44a:	4823      	ldr	r0, [pc, #140]	@ (3400d4d8 <__LL_ATON_RT_IrqErr+0xec>)
3400d44c:	f001 fa76 	bl	3400e93c <iprintf>
  }
#endif // ATON_BUSIF_NUM

#if defined(ATON_STRSWITCH_NUM)
  /* Stream switch interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_STRSWITCH_INT_MASK, ATON_STRSWITCH_NUM))
3400d450:	0120      	lsls	r0, r4, #4
3400d452:	d502      	bpl.n	3400d45a <__LL_ATON_RT_IrqErr+0x6e>
  {
    LL_ATON_PRINTF("Stream switch interrupt\n");
3400d454:	4822      	ldr	r0, [pc, #136]	@ (3400d4e0 <__LL_ATON_RT_IrqErr+0xf4>)
3400d456:	f001 fad9 	bl	3400ea0c <puts>
  }
#endif // ATON_STRSWITCH_NUM

#if defined(ATON_EPOCHCTRL_NUM)
  /* Epoch Controller interrupts */
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_ERR_INT_MASK, ATON_EPOCHCTRL_NUM))
3400d45a:	0061      	lsls	r1, r4, #1
3400d45c:	d50c      	bpl.n	3400d478 <__LL_ATON_RT_IrqErr+0x8c>
  {
    LL_ATON_PRINTF("Epoch Controller ERROR interrupt: EC_IRQ = 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_IRQ_GET(0));
3400d45e:	4d21      	ldr	r5, [pc, #132]	@ (3400d4e4 <__LL_ATON_RT_IrqErr+0xf8>)
3400d460:	4821      	ldr	r0, [pc, #132]	@ (3400d4e8 <__LL_ATON_RT_IrqErr+0xfc>)
3400d462:	68e9      	ldr	r1, [r5, #12]
3400d464:	f001 fa6a 	bl	3400e93c <iprintf>
    LL_ATON_PRINTF("Epoch Controller opcode counter: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_BC_GET(0));
3400d468:	6a29      	ldr	r1, [r5, #32]
3400d46a:	4820      	ldr	r0, [pc, #128]	@ (3400d4ec <__LL_ATON_RT_IrqErr+0x100>)
3400d46c:	f001 fa66 	bl	3400e93c <iprintf>
    LL_ATON_PRINTF("Epoch Controller label: 0x%08" PRIx32 "\n", ATON_EPOCHCTRL_LABEL_GET(0));
3400d470:	69e9      	ldr	r1, [r5, #28]
3400d472:	481f      	ldr	r0, [pc, #124]	@ (3400d4f0 <__LL_ATON_RT_IrqErr+0x104>)
3400d474:	f001 fa62 	bl	3400e93c <iprintf>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_NOACK_INT_MASK, ATON_EPOCHCTRL_NUM))
3400d478:	00a2      	lsls	r2, r4, #2
3400d47a:	d502      	bpl.n	3400d482 <__LL_ATON_RT_IrqErr+0x96>
  {
    LL_ATON_PRINTF("Epoch Controller NOACK interrupt\n");
3400d47c:	481d      	ldr	r0, [pc, #116]	@ (3400d4f4 <__LL_ATON_RT_IrqErr+0x108>)
3400d47e:	f001 fac5 	bl	3400ea0c <puts>
  }
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ATON_EPOCHCTRL_NUM))
3400d482:	00e3      	lsls	r3, r4, #3
3400d484:	d502      	bpl.n	3400d48c <__LL_ATON_RT_IrqErr+0xa0>
  {
    LL_ATON_PRINTF("Epoch Controller interrupt\n");
3400d486:	481c      	ldr	r0, [pc, #112]	@ (3400d4f8 <__LL_ATON_RT_IrqErr+0x10c>)
3400d488:	f001 fac0 	bl	3400ea0c <puts>
  }
#endif // ATON_EPOCHCTRL_NUM

  /* default error handling */
  dump_dma_state();
3400d48c:	f7ff ffac 	bl	3400d3e8 <dump_dma_state>
  IRQ_ERR_MSG(); // just for debug
3400d490:	4622      	mov	r2, r4
3400d492:	f240 314a 	movw	r1, #842	@ 0x34a
3400d496:	2300      	movs	r3, #0
3400d498:	4818      	ldr	r0, [pc, #96]	@ (3400d4fc <__LL_ATON_RT_IrqErr+0x110>)
3400d49a:	f001 fa4f 	bl	3400e93c <iprintf>
//#if (ATON_PLAT_HAS_FFLUSH)
  LL_ATON_FFLUSH(stdout);
3400d49e:	4b18      	ldr	r3, [pc, #96]	@ (3400d500 <__LL_ATON_RT_IrqErr+0x114>)
3400d4a0:	681b      	ldr	r3, [r3, #0]
3400d4a2:	6898      	ldr	r0, [r3, #8]
3400d4a4:	f001 f962 	bl	3400e76c <fflush>
//#endif
  LL_ATON_ASSERT(false); // may never happen
3400d4a8:	f240 314e 	movw	r1, #846	@ 0x34e
3400d4ac:	4b15      	ldr	r3, [pc, #84]	@ (3400d504 <__LL_ATON_RT_IrqErr+0x118>)
3400d4ae:	4a16      	ldr	r2, [pc, #88]	@ (3400d508 <__LL_ATON_RT_IrqErr+0x11c>)
3400d4b0:	4816      	ldr	r0, [pc, #88]	@ (3400d50c <__LL_ATON_RT_IrqErr+0x120>)
3400d4b2:	f000 fba1 	bl	3400dbf8 <__assert_func>
  // All of the above not handled interrupts should be changed in a way that allows both a return from
  // this IRQ handler (w/o immediate re-entry) and to return control back to the user's main loop e.g. by using an
  // internal flag/variable to signal the error, then performing a `LL_ATON_RT_RuntimeDeInit()`, and returning with a
  // respective (new) return value (of type `LL_ATON_RT_RetValues_t`), reporting about the error, from the latest
  // call to `LL_ATON_RT_RunEpochBlock()`
}
3400d4b6:	bd38      	pop	{r3, r4, r5, pc}
3400d4b8:	000ffc00 	.word	0x000ffc00
3400d4bc:	580e503c 	.word	0x580e503c
3400d4c0:	3401197a 	.word	0x3401197a
3400d4c4:	340119a7 	.word	0x340119a7
3400d4c8:	340119cd 	.word	0x340119cd
3400d4cc:	340119f1 	.word	0x340119f1
3400d4d0:	34011a11 	.word	0x34011a11
3400d4d4:	580e2000 	.word	0x580e2000
3400d4d8:	34011a29 	.word	0x34011a29
3400d4dc:	580e3000 	.word	0x580e3000
3400d4e0:	34011a3e 	.word	0x34011a3e
3400d4e4:	580fe000 	.word	0x580fe000
3400d4e8:	34011a56 	.word	0x34011a56
3400d4ec:	34011a8a 	.word	0x34011a8a
3400d4f0:	34011ab4 	.word	0x34011ab4
3400d4f4:	34011ad5 	.word	0x34011ad5
3400d4f8:	34011af6 	.word	0x34011af6
3400d4fc:	34011b11 	.word	0x34011b11
3400d500:	34012c38 	.word	0x34012c38
3400d504:	340116d1 	.word	0x340116d1
3400d508:	3401271f 	.word	0x3401271f
3400d50c:	340117be 	.word	0x340117be

3400d510 <LL_ATON_RT_Init_Network>:
{
3400d510:	b510      	push	{r4, lr}
  if (nn_instance == NULL)
3400d512:	4604      	mov	r4, r0
3400d514:	b1b0      	cbz	r0, 3400d544 <LL_ATON_RT_Init_Network+0x34>
  if (nn_instance->network == NULL)
3400d516:	6803      	ldr	r3, [r0, #0]
3400d518:	b1a3      	cbz	r3, 3400d544 <LL_ATON_RT_Init_Network+0x34>
  LL_ATON_ASSERT(nn_instance->network->ec_network_init != NULL);
3400d51a:	685b      	ldr	r3, [r3, #4]
3400d51c:	b933      	cbnz	r3, 3400d52c <LL_ATON_RT_Init_Network+0x1c>
3400d51e:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
3400d522:	4b09      	ldr	r3, [pc, #36]	@ (3400d548 <LL_ATON_RT_Init_Network+0x38>)
3400d524:	4a09      	ldr	r2, [pc, #36]	@ (3400d54c <LL_ATON_RT_Init_Network+0x3c>)
  LL_ATON_ASSERT(ret == true);
3400d526:	480a      	ldr	r0, [pc, #40]	@ (3400d550 <LL_ATON_RT_Init_Network+0x40>)
3400d528:	f000 fb66 	bl	3400dbf8 <__assert_func>
  bool ret = nn_instance->network->ec_network_init();
3400d52c:	4798      	blx	r3
  LL_ATON_ASSERT(ret == true);
3400d52e:	b920      	cbnz	r0, 3400d53a <LL_ATON_RT_Init_Network+0x2a>
3400d530:	f240 11a9 	movw	r1, #425	@ 0x1a9
3400d534:	4b07      	ldr	r3, [pc, #28]	@ (3400d554 <LL_ATON_RT_Init_Network+0x44>)
3400d536:	4a05      	ldr	r2, [pc, #20]	@ (3400d54c <LL_ATON_RT_Init_Network+0x3c>)
3400d538:	e7f5      	b.n	3400d526 <LL_ATON_RT_Init_Network+0x16>
  __LL_ATON_RT_Init_Network(nn_instance);
3400d53a:	4620      	mov	r0, r4
}
3400d53c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __LL_ATON_RT_Init_Network(nn_instance);
3400d540:	f7ff be2e 	b.w	3400d1a0 <__LL_ATON_RT_Init_Network>
}
3400d544:	bd10      	pop	{r4, pc}
3400d546:	bf00      	nop
3400d548:	34011b38 	.word	0x34011b38
3400d54c:	34012869 	.word	0x34012869
3400d550:	340117be 	.word	0x340117be
3400d554:	34011b6d 	.word	0x34011b6d

3400d558 <LL_ATON_RT_DeInit_Network>:
{
3400d558:	b510      	push	{r4, lr}
  if (nn_instance == NULL)
3400d55a:	4604      	mov	r4, r0
3400d55c:	b1b8      	cbz	r0, 3400d58e <LL_ATON_RT_DeInit_Network+0x36>
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d55e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
3400d560:	b11b      	cbz	r3, 3400d56a <LL_ATON_RT_DeInit_Network+0x12>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_NN_DeInit, nn_instance, NULL);
3400d562:	4601      	mov	r1, r0
3400d564:	2200      	movs	r2, #0
3400d566:	2005      	movs	r0, #5
3400d568:	4798      	blx	r3
  if (nn_instance == __ll_current_aton_ip_owner)
3400d56a:	4b09      	ldr	r3, [pc, #36]	@ (3400d590 <LL_ATON_RT_DeInit_Network+0x38>)
3400d56c:	681b      	ldr	r3, [r3, #0]
3400d56e:	42a3      	cmp	r3, r4
3400d570:	d102      	bne.n	3400d578 <LL_ATON_RT_DeInit_Network+0x20>
    __ll_clear_aton_owner(nn_instance);
3400d572:	4620      	mov	r0, r4
3400d574:	f7ff fe3c 	bl	3400d1f0 <__ll_clear_aton_owner>
  nn_instance->exec_state.current_epoch_block = eb_list;
3400d578:	2300      	movs	r3, #0
3400d57a:	6063      	str	r3, [r4, #4]
  nn_instance->exec_state.first_epoch_block = eb_list;
3400d57c:	60a3      	str	r3, [r4, #8]
  nn_instance->exec_state.next_epoch_block = NULL;
3400d57e:	60e3      	str	r3, [r4, #12]
  nn_instance->exec_state.saved_current_epoch_block = NULL;
3400d580:	6123      	str	r3, [r4, #16]
  nn_instance->exec_state.saved_first_epoch_block = NULL;
3400d582:	6163      	str	r3, [r4, #20]
  nn_instance->exec_state.nr_of_epoch_blocks = 0;
3400d584:	6263      	str	r3, [r4, #36]	@ 0x24
  nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3400d586:	62a3      	str	r3, [r4, #40]	@ 0x28
  nn_instance->exec_state.triggered_events = 0x0;
3400d588:	61e3      	str	r3, [r4, #28]
  nn_instance->exec_state.current_epoch_block_started = false;
3400d58a:	f884 3020 	strb.w	r3, [r4, #32]
}
3400d58e:	bd10      	pop	{r4, pc}
3400d590:	340136a0 	.word	0x340136a0

3400d594 <LL_ATON_RT_RuntimeInit>:
{
3400d594:	b510      	push	{r4, lr}
  LL_ATON_Init();
3400d596:	f7fe ff13 	bl	3400c3c0 <LL_ATON_Init>
    ATON_DISABLE_CLR_CONFCLR(INTCTRL, 0);
3400d59a:	2202      	movs	r2, #2
3400d59c:	4b1f      	ldr	r3, [pc, #124]	@ (3400d61c <LL_ATON_RT_RuntimeInit+0x88>)
3400d59e:	601a      	str	r2, [r3, #0]
3400d5a0:	681a      	ldr	r2, [r3, #0]
3400d5a2:	0791      	lsls	r1, r2, #30
3400d5a4:	d4fc      	bmi.n	3400d5a0 <LL_ATON_RT_RuntimeInit+0xc>
3400d5a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
3400d5aa:	601a      	str	r2, [r3, #0]
3400d5ac:	681a      	ldr	r2, [r3, #0]
3400d5ae:	0052      	lsls	r2, r2, #1
3400d5b0:	d4fc      	bmi.n	3400d5ac <LL_ATON_RT_RuntimeInit+0x18>
    ATON_INTCTRL_STD_INTORMSK_SET(ATON_STRENG_INT_MASK(
3400d5b2:	f240 32ff 	movw	r2, #1023	@ 0x3ff
3400d5b6:	615a      	str	r2, [r3, #20]
    ATON_INTCTRL_STD_INTANDMSK_SET(0xFFFFFFFF); // AND-mask: disable all events & errors
3400d5b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3400d5bc:	625a      	str	r2, [r3, #36]	@ 0x24
    ATON_ENABLE(INTCTRL, 0);
3400d5be:	681a      	ldr	r2, [r3, #0]
3400d5c0:	f042 0201 	orr.w	r2, r2, #1
3400d5c4:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3400d5c6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
3400d5ca:	4b15      	ldr	r3, [pc, #84]	@ (3400d620 <LL_ATON_RT_RuntimeInit+0x8c>)
3400d5cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d5d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d5d4:	f3bf 8f6f 	isb	sy
3400d5d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
3400d5dc:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d5e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d5e4:	f3bf 8f6f 	isb	sy
3400d5e8:	f44f 0100 	mov.w	r1, #8388608	@ 0x800000
3400d5ec:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d5f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d5f4:	f3bf 8f6f 	isb	sy
3400d5f8:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
3400d5fc:	f8c3 1084 	str.w	r1, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d600:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d604:	f3bf 8f6f 	isb	sy
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3400d608:	605a      	str	r2, [r3, #4]
  if (ll_aton_init_deinit_trace)
3400d60a:	4b06      	ldr	r3, [pc, #24]	@ (3400d624 <LL_ATON_RT_RuntimeInit+0x90>)
3400d60c:	681b      	ldr	r3, [r3, #0]
3400d60e:	b11b      	cbz	r3, 3400d618 <LL_ATON_RT_RuntimeInit+0x84>
}
3400d610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Init);
3400d614:	2006      	movs	r0, #6
3400d616:	4718      	bx	r3
}
3400d618:	bd10      	pop	{r4, pc}
3400d61a:	bf00      	nop
3400d61c:	580e1000 	.word	0x580e1000
3400d620:	e000e100 	.word	0xe000e100
3400d624:	34013698 	.word	0x34013698

3400d628 <LL_ATON_RT_RuntimeDeInit>:
{
3400d628:	b508      	push	{r3, lr}
  if (ll_aton_init_deinit_trace)
3400d62a:	4b15      	ldr	r3, [pc, #84]	@ (3400d680 <LL_ATON_RT_RuntimeDeInit+0x58>)
3400d62c:	681b      	ldr	r3, [r3, #0]
3400d62e:	b10b      	cbz	r3, 3400d634 <LL_ATON_RT_RuntimeDeInit+0xc>
    ll_aton_init_deinit_trace(LL_ATON_RT_Callbacktype_RT_Deinit);
3400d630:	2007      	movs	r0, #7
3400d632:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3400d634:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
3400d638:	4b12      	ldr	r3, [pc, #72]	@ (3400d684 <LL_ATON_RT_RuntimeDeInit+0x5c>)
3400d63a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d63e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d642:	f3bf 8f6f 	isb	sy
3400d646:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
3400d64a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d64e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d652:	f3bf 8f6f 	isb	sy
3400d656:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
3400d65a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d65e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d662:	f3bf 8f6f 	isb	sy
3400d666:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
3400d66a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d66e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d672:	f3bf 8f6f 	isb	sy
}
3400d676:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LL_ATON_DeInit();
3400d67a:	f7ff b93d 	b.w	3400c8f8 <LL_ATON_DeInit>
3400d67e:	bf00      	nop
3400d680:	34013698 	.word	0x34013698
3400d684:	e000e100 	.word	0xe000e100

3400d688 <LL_ATON_RT_RunEpochBlock>:
{
3400d688:	b573      	push	{r0, r1, r4, r5, r6, lr}
  LL_ATON_ASSERT(nn_instance != NULL);
3400d68a:	4604      	mov	r4, r0
3400d68c:	b930      	cbnz	r0, 3400d69c <LL_ATON_RT_RunEpochBlock+0x14>
3400d68e:	f44f 7110 	mov.w	r1, #576	@ 0x240
3400d692:	4b8c      	ldr	r3, [pc, #560]	@ (3400d8c4 <LL_ATON_RT_RunEpochBlock+0x23c>)
3400d694:	4a8c      	ldr	r2, [pc, #560]	@ (3400d8c8 <LL_ATON_RT_RunEpochBlock+0x240>)
  LL_ATON_ASSERT(nn_instance->exec_state.current_epoch_block != NULL); // should never happen
3400d696:	488d      	ldr	r0, [pc, #564]	@ (3400d8cc <LL_ATON_RT_RunEpochBlock+0x244>)
3400d698:	f000 faae 	bl	3400dbf8 <__assert_func>
3400d69c:	6843      	ldr	r3, [r0, #4]
3400d69e:	b923      	cbnz	r3, 3400d6aa <LL_ATON_RT_RunEpochBlock+0x22>
3400d6a0:	f240 2143 	movw	r1, #579	@ 0x243
3400d6a4:	4b8a      	ldr	r3, [pc, #552]	@ (3400d8d0 <LL_ATON_RT_RunEpochBlock+0x248>)
3400d6a6:	4a88      	ldr	r2, [pc, #544]	@ (3400d8c8 <LL_ATON_RT_RunEpochBlock+0x240>)
3400d6a8:	e7f5      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
  if (nn_instance->exec_state.inference_started == false)
3400d6aa:	7e03      	ldrb	r3, [r0, #24]
3400d6ac:	b98b      	cbnz	r3, 3400d6d2 <LL_ATON_RT_RunEpochBlock+0x4a>
    LL_ATON_ASSERT((nn_instance->network != NULL) && (nn_instance->network->ec_inference_init != NULL));
3400d6ae:	6803      	ldr	r3, [r0, #0]
3400d6b0:	b10b      	cbz	r3, 3400d6b6 <LL_ATON_RT_RunEpochBlock+0x2e>
3400d6b2:	689b      	ldr	r3, [r3, #8]
3400d6b4:	b923      	cbnz	r3, 3400d6c0 <LL_ATON_RT_RunEpochBlock+0x38>
3400d6b6:	f240 2155 	movw	r1, #597	@ 0x255
3400d6ba:	4b86      	ldr	r3, [pc, #536]	@ (3400d8d4 <LL_ATON_RT_RunEpochBlock+0x24c>)
3400d6bc:	4a82      	ldr	r2, [pc, #520]	@ (3400d8c8 <LL_ATON_RT_RunEpochBlock+0x240>)
3400d6be:	e7ea      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
    bool ret = nn_instance->network->ec_inference_init();
3400d6c0:	4798      	blx	r3
    LL_ATON_ASSERT(ret == true);
3400d6c2:	b920      	cbnz	r0, 3400d6ce <LL_ATON_RT_RunEpochBlock+0x46>
3400d6c4:	f240 2159 	movw	r1, #601	@ 0x259
3400d6c8:	4b83      	ldr	r3, [pc, #524]	@ (3400d8d8 <LL_ATON_RT_RunEpochBlock+0x250>)
3400d6ca:	4a7f      	ldr	r2, [pc, #508]	@ (3400d8c8 <LL_ATON_RT_RunEpochBlock+0x240>)
3400d6cc:	e7e3      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
    nn_instance->exec_state.inference_started = true;
3400d6ce:	2301      	movs	r3, #1
3400d6d0:	7623      	strb	r3, [r4, #24]
    uint32_t _wait_mask = __LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block);
3400d6d2:	6860      	ldr	r0, [r4, #4]
  if (EpochBlock_IsEpochBlob(eb))
3400d6d4:	8a03      	ldrh	r3, [r0, #16]
3400d6d6:	075a      	lsls	r2, r3, #29
3400d6d8:	d512      	bpl.n	3400d700 <LL_ATON_RT_RunEpochBlock+0x78>
    return (1 << EpochBlock_EpochControllerUnit(eb));
3400d6da:	f7ff fdc5 	bl	3400d268 <EpochBlock_EpochControllerUnit>
3400d6de:	2301      	movs	r3, #1
3400d6e0:	fa03 f000 	lsl.w	r0, r3, r0
    if (nn_instance->exec_state.current_epoch_block_started && (_wait_mask != 0))
3400d6e4:	f894 3020 	ldrb.w	r3, [r4, #32]
3400d6e8:	f003 06ff 	and.w	r6, r3, #255	@ 0xff
3400d6ec:	b343      	cbz	r3, 3400d740 <LL_ATON_RT_RunEpochBlock+0xb8>
3400d6ee:	2800      	cmp	r0, #0
3400d6f0:	d036      	beq.n	3400d760 <LL_ATON_RT_RunEpochBlock+0xd8>
      if ((nn_instance->exec_state.triggered_events & _wait_mask) == _wait_mask)
3400d6f2:	69e3      	ldr	r3, [r4, #28]
3400d6f4:	ea30 0303 	bics.w	r3, r0, r3
3400d6f8:	d004      	beq.n	3400d704 <LL_ATON_RT_RunEpochBlock+0x7c>
        return LL_ATON_RT_WFE;
3400d6fa:	2001      	movs	r0, #1
}
3400d6fc:	b002      	add	sp, #8
3400d6fe:	bd70      	pop	{r4, r5, r6, pc}
    return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (output) stream engines to
3400d700:	68c0      	ldr	r0, [r0, #12]
3400d702:	e7ef      	b.n	3400d6e4 <LL_ATON_RT_RunEpochBlock+0x5c>
        LL_ATON_ASSERT(__ll_current_aton_ip_owner ==
3400d704:	4b75      	ldr	r3, [pc, #468]	@ (3400d8dc <LL_ATON_RT_RunEpochBlock+0x254>)
3400d706:	681b      	ldr	r3, [r3, #0]
3400d708:	42a3      	cmp	r3, r4
3400d70a:	d004      	beq.n	3400d716 <LL_ATON_RT_RunEpochBlock+0x8e>
3400d70c:	f240 2171 	movw	r1, #625	@ 0x271
3400d710:	4b73      	ldr	r3, [pc, #460]	@ (3400d8e0 <LL_ATON_RT_RunEpochBlock+0x258>)
3400d712:	4a6d      	ldr	r2, [pc, #436]	@ (3400d8c8 <LL_ATON_RT_RunEpochBlock+0x240>)
3400d714:	e7bf      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
3400d716:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
3400d71a:	4a72      	ldr	r2, [pc, #456]	@ (3400d8e4 <LL_ATON_RT_RunEpochBlock+0x25c>)
3400d71c:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
3400d720:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
3400d724:	f3bf 8f6f 	isb	sy
        nn_instance->exec_state.triggered_events &= ~_wait_mask;
3400d728:	69e3      	ldr	r3, [r4, #28]
3400d72a:	ea23 0300 	bic.w	r3, r3, r0
3400d72e:	61e3      	str	r3, [r4, #28]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3400d730:	6051      	str	r1, [r2, #4]
        __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3400d732:	6860      	ldr	r0, [r4, #4]
3400d734:	4621      	mov	r1, r4
3400d736:	f7ff fdab 	bl	3400d290 <__LL_ATON_RT_ExecEndEpochBlock>
        __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
3400d73a:	4620      	mov	r0, r4
3400d73c:	f7ff fe12 	bl	3400d364 <__LL_ATON_RT_DetermineNextEpochBlock>
    if (EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block))
3400d740:	6863      	ldr	r3, [r4, #4]
3400d742:	8a1b      	ldrh	r3, [r3, #16]
3400d744:	071b      	lsls	r3, r3, #28
3400d746:	d534      	bpl.n	3400d7b2 <LL_ATON_RT_RunEpochBlock+0x12a>
      if (nn_instance->exec_state.saved_current_epoch_block != NULL)
3400d748:	6923      	ldr	r3, [r4, #16]
3400d74a:	2b00      	cmp	r3, #0
3400d74c:	f000 80b7 	beq.w	3400d8be <LL_ATON_RT_RunEpochBlock+0x236>
      LL_ATON_ASSERT(nn_instance == NULL);

      nn_instance = __ll_current_aton_ip_owner;
    }

    LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3400d750:	4b62      	ldr	r3, [pc, #392]	@ (3400d8dc <LL_ATON_RT_RunEpochBlock+0x254>)
3400d752:	681a      	ldr	r2, [r3, #0]
3400d754:	b932      	cbnz	r2, 3400d764 <LL_ATON_RT_RunEpochBlock+0xdc>
3400d756:	2197      	movs	r1, #151	@ 0x97
3400d758:	4b63      	ldr	r3, [pc, #396]	@ (3400d8e8 <LL_ATON_RT_RunEpochBlock+0x260>)
3400d75a:	4a64      	ldr	r2, [pc, #400]	@ (3400d8ec <LL_ATON_RT_RunEpochBlock+0x264>)
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3400d75c:	4864      	ldr	r0, [pc, #400]	@ (3400d8f0 <LL_ATON_RT_RunEpochBlock+0x268>)
3400d75e:	e79b      	b.n	3400d698 <LL_ATON_RT_RunEpochBlock+0x10>
  bool this_run_executed_end_epoch = false;
3400d760:	4606      	mov	r6, r0
3400d762:	e7ed      	b.n	3400d740 <LL_ATON_RT_RunEpochBlock+0xb8>
    LL_ATON_ASSERT(unlock ? EpochBlock_IsLastEpochBlock(nn_instance->exec_state.current_epoch_block)
3400d764:	6862      	ldr	r2, [r4, #4]
3400d766:	8a12      	ldrh	r2, [r2, #16]
3400d768:	0716      	lsls	r6, r2, #28
3400d76a:	d403      	bmi.n	3400d774 <LL_ATON_RT_RunEpochBlock+0xec>
3400d76c:	2198      	movs	r1, #152	@ 0x98
3400d76e:	4b61      	ldr	r3, [pc, #388]	@ (3400d8f4 <LL_ATON_RT_RunEpochBlock+0x26c>)
3400d770:	4a5e      	ldr	r2, [pc, #376]	@ (3400d8ec <LL_ATON_RT_RunEpochBlock+0x264>)
3400d772:	e7f3      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>
                          : EpochBlock_IsEpochInternal(nn_instance->exec_state.current_epoch_block));
    LL_ATON_ASSERT(EpochBlock_IsEpochHybrid(nn_instance->exec_state.saved_current_epoch_block));
3400d774:	6922      	ldr	r2, [r4, #16]
3400d776:	8a12      	ldrh	r2, [r2, #16]
3400d778:	0655      	lsls	r5, r2, #25
3400d77a:	d403      	bmi.n	3400d784 <LL_ATON_RT_RunEpochBlock+0xfc>
3400d77c:	219a      	movs	r1, #154	@ 0x9a
3400d77e:	4b5e      	ldr	r3, [pc, #376]	@ (3400d8f8 <LL_ATON_RT_RunEpochBlock+0x270>)
3400d780:	4a5a      	ldr	r2, [pc, #360]	@ (3400d8ec <LL_ATON_RT_RunEpochBlock+0x264>)
3400d782:	e7eb      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>

    /* Clear owner */
    if (unlock)
    {
      __ll_clear_aton_owner(__ll_current_aton_ip_owner);
3400d784:	6818      	ldr	r0, [r3, #0]
3400d786:	f7ff fd33 	bl	3400d1f0 <__ll_clear_aton_owner>
    }

    /* set old context */
    LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
3400d78a:	68e3      	ldr	r3, [r4, #12]
3400d78c:	b11b      	cbz	r3, 3400d796 <LL_ATON_RT_RunEpochBlock+0x10e>
3400d78e:	21a3      	movs	r1, #163	@ 0xa3
3400d790:	4b5a      	ldr	r3, [pc, #360]	@ (3400d8fc <LL_ATON_RT_RunEpochBlock+0x274>)
3400d792:	4a56      	ldr	r2, [pc, #344]	@ (3400d8ec <LL_ATON_RT_RunEpochBlock+0x264>)
3400d794:	e7e2      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>
    nn_instance->exec_state.current_epoch_block = nn_instance->exec_state.saved_current_epoch_block;
3400d796:	6922      	ldr	r2, [r4, #16]
3400d798:	6062      	str	r2, [r4, #4]
    nn_instance->exec_state.first_epoch_block = nn_instance->exec_state.saved_first_epoch_block;
3400d79a:	6962      	ldr	r2, [r4, #20]
3400d79c:	60a2      	str	r2, [r4, #8]

#ifndef NDEBUG
    nn_instance->exec_state.nr_of_epoch_blocks = nn_instance->exec_state.saved_nr_of_epoch_blocks;
3400d79e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
3400d7a0:	6262      	str	r2, [r4, #36]	@ 0x24
#endif

    /* reset saved context */
    nn_instance->exec_state.saved_current_epoch_block = NULL;
3400d7a2:	6123      	str	r3, [r4, #16]
    nn_instance->exec_state.saved_first_epoch_block = NULL;
3400d7a4:	6163      	str	r3, [r4, #20]
#ifndef NDEBUG
    nn_instance->exec_state.saved_nr_of_epoch_blocks = 0;
3400d7a6:	62a3      	str	r3, [r4, #40]	@ 0x28
        nn_instance->exec_state.current_epoch_block++;
3400d7a8:	6863      	ldr	r3, [r4, #4]
3400d7aa:	3314      	adds	r3, #20
3400d7ac:	6063      	str	r3, [r4, #4]
        return LL_ATON_RT_NO_WFE;
3400d7ae:	2000      	movs	r0, #0
3400d7b0:	e7a4      	b.n	3400d6fc <LL_ATON_RT_RunEpochBlock+0x74>
    if (this_run_executed_end_epoch)
3400d7b2:	2e00      	cmp	r6, #0
3400d7b4:	d1fb      	bne.n	3400d7ae <LL_ATON_RT_RunEpochBlock+0x126>
    if (!nn_instance->exec_state.current_epoch_block_started)
3400d7b6:	f894 3020 	ldrb.w	r3, [r4, #32]
3400d7ba:	2b00      	cmp	r3, #0
3400d7bc:	d169      	bne.n	3400d892 <LL_ATON_RT_RunEpochBlock+0x20a>
      nn_instance->exec_state.current_epoch_block_started = true;
3400d7be:	2301      	movs	r3, #1
3400d7c0:	f884 3020 	strb.w	r3, [r4, #32]
      __LL_ATON_RT_ExecStartEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3400d7c4:	6865      	ldr	r5, [r4, #4]
  LL_ATON_ASSERT(nn_instance->exec_state.next_epoch_block == NULL);
3400d7c6:	68e3      	ldr	r3, [r4, #12]
3400d7c8:	b11b      	cbz	r3, 3400d7d2 <LL_ATON_RT_RunEpochBlock+0x14a>
3400d7ca:	2161      	movs	r1, #97	@ 0x61
3400d7cc:	4b4b      	ldr	r3, [pc, #300]	@ (3400d8fc <LL_ATON_RT_RunEpochBlock+0x274>)
3400d7ce:	4a4c      	ldr	r2, [pc, #304]	@ (3400d900 <LL_ATON_RT_RunEpochBlock+0x278>)
3400d7d0:	e761      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d7d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400d7d4:	b11b      	cbz	r3, 3400d7de <LL_ATON_RT_RunEpochBlock+0x156>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_PRE_START, nn_instance, eb);
3400d7d6:	462a      	mov	r2, r5
3400d7d8:	4621      	mov	r1, r4
3400d7da:	4630      	mov	r0, r6
3400d7dc:	4798      	blx	r3
    return ((eb->flags & EpochBlock_Flags_epoch_start) != 0);
3400d7de:	8a2b      	ldrh	r3, [r5, #16]
  if (EpochBlock_IsEpochStart(eb))
3400d7e0:	07d8      	lsls	r0, r3, #31
3400d7e2:	d505      	bpl.n	3400d7f0 <LL_ATON_RT_RunEpochBlock+0x168>
    LL_ATON_ASSERT(nn_instance->exec_state.triggered_events ==
3400d7e4:	69e2      	ldr	r2, [r4, #28]
3400d7e6:	b11a      	cbz	r2, 3400d7f0 <LL_ATON_RT_RunEpochBlock+0x168>
3400d7e8:	2156      	movs	r1, #86	@ 0x56
3400d7ea:	4b46      	ldr	r3, [pc, #280]	@ (3400d904 <LL_ATON_RT_RunEpochBlock+0x27c>)
3400d7ec:	4a46      	ldr	r2, [pc, #280]	@ (3400d908 <LL_ATON_RT_RunEpochBlock+0x280>)
3400d7ee:	e7b5      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>
  if (EpochBlock_IsEpochPureHW(eb) ||
3400d7f0:	f013 0f50 	tst.w	r3, #80	@ 0x50
3400d7f4:	d015      	beq.n	3400d822 <LL_ATON_RT_RunEpochBlock+0x19a>
    LL_ATON_ASSERT(new_owner != __ll_current_aton_ip_owner);
3400d7f6:	4a39      	ldr	r2, [pc, #228]	@ (3400d8dc <LL_ATON_RT_RunEpochBlock+0x254>)
3400d7f8:	6811      	ldr	r1, [r2, #0]
3400d7fa:	428c      	cmp	r4, r1
3400d7fc:	d103      	bne.n	3400d806 <LL_ATON_RT_RunEpochBlock+0x17e>
3400d7fe:	2131      	movs	r1, #49	@ 0x31
3400d800:	4b42      	ldr	r3, [pc, #264]	@ (3400d90c <LL_ATON_RT_RunEpochBlock+0x284>)
3400d802:	4a43      	ldr	r2, [pc, #268]	@ (3400d910 <LL_ATON_RT_RunEpochBlock+0x288>)
3400d804:	e7aa      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>
    LL_ATON_ASSERT(__ll_current_aton_ip_owner == NULL);
3400d806:	6811      	ldr	r1, [r2, #0]
3400d808:	b119      	cbz	r1, 3400d812 <LL_ATON_RT_RunEpochBlock+0x18a>
3400d80a:	2135      	movs	r1, #53	@ 0x35
3400d80c:	4b41      	ldr	r3, [pc, #260]	@ (3400d914 <LL_ATON_RT_RunEpochBlock+0x28c>)
3400d80e:	4a40      	ldr	r2, [pc, #256]	@ (3400d910 <LL_ATON_RT_RunEpochBlock+0x288>)
3400d810:	e7a4      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>
    LL_ATON_ASSERT(__ll_current_wait_mask == 0);
3400d812:	4941      	ldr	r1, [pc, #260]	@ (3400d918 <LL_ATON_RT_RunEpochBlock+0x290>)
3400d814:	6809      	ldr	r1, [r1, #0]
3400d816:	b119      	cbz	r1, 3400d820 <LL_ATON_RT_RunEpochBlock+0x198>
3400d818:	2139      	movs	r1, #57	@ 0x39
3400d81a:	4b40      	ldr	r3, [pc, #256]	@ (3400d91c <LL_ATON_RT_RunEpochBlock+0x294>)
3400d81c:	4a3c      	ldr	r2, [pc, #240]	@ (3400d910 <LL_ATON_RT_RunEpochBlock+0x288>)
3400d81e:	e79d      	b.n	3400d75c <LL_ATON_RT_RunEpochBlock+0xd4>
    __ll_current_aton_ip_owner = new_owner;
3400d820:	6014      	str	r4, [r2, #0]
  if (!EpochBlock_IsEpochBlob(eb))
3400d822:	0759      	lsls	r1, r3, #29
3400d824:	d41c      	bmi.n	3400d860 <LL_ATON_RT_RunEpochBlock+0x1d8>
    if (EpochBlock_IsEpochPureHW(eb) || EpochBlock_IsEpochInternal(eb))
3400d826:	f013 0f90 	tst.w	r3, #144	@ 0x90
3400d82a:	d00a      	beq.n	3400d842 <LL_ATON_RT_RunEpochBlock+0x1ba>
      LL_ATON_ASSERT(__ll_current_aton_ip_owner == nn_instance);
3400d82c:	4b2b      	ldr	r3, [pc, #172]	@ (3400d8dc <LL_ATON_RT_RunEpochBlock+0x254>)
3400d82e:	681b      	ldr	r3, [r3, #0]
3400d830:	429c      	cmp	r4, r3
3400d832:	d003      	beq.n	3400d83c <LL_ATON_RT_RunEpochBlock+0x1b4>
3400d834:	2178      	movs	r1, #120	@ 0x78
3400d836:	4b2a      	ldr	r3, [pc, #168]	@ (3400d8e0 <LL_ATON_RT_RunEpochBlock+0x258>)
3400d838:	4a31      	ldr	r2, [pc, #196]	@ (3400d900 <LL_ATON_RT_RunEpochBlock+0x278>)
3400d83a:	e72c      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
      __LL_ATON_RT_SetWaitMask(eb->wait_mask);
3400d83c:	68e8      	ldr	r0, [r5, #12]
    __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
3400d83e:	f7ff fcf7 	bl	3400d230 <__LL_ATON_RT_SetWaitMask>
  if (eb->start_epoch_block != NULL)
3400d842:	682b      	ldr	r3, [r5, #0]
3400d844:	b10b      	cbz	r3, 3400d84a <LL_ATON_RT_RunEpochBlock+0x1c2>
    eb->start_epoch_block((const void *)eb);
3400d846:	4628      	mov	r0, r5
3400d848:	4798      	blx	r3
  if (EpochBlock_IsEpochBlob(eb))
3400d84a:	8a2b      	ldrh	r3, [r5, #16]
3400d84c:	075a      	lsls	r2, r3, #29
3400d84e:	d51a      	bpl.n	3400d886 <LL_ATON_RT_RunEpochBlock+0x1fe>
    uint32_t ecId = EpochBlock_EpochControllerUnit(eb);
3400d850:	4628      	mov	r0, r5
3400d852:	f7ff fd09 	bl	3400d268 <EpochBlock_EpochControllerUnit>
    LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400d856:	b130      	cbz	r0, 3400d866 <LL_ATON_RT_RunEpochBlock+0x1de>
3400d858:	21a4      	movs	r1, #164	@ 0xa4
3400d85a:	4b31      	ldr	r3, [pc, #196]	@ (3400d920 <LL_ATON_RT_RunEpochBlock+0x298>)
3400d85c:	4a28      	ldr	r2, [pc, #160]	@ (3400d900 <LL_ATON_RT_RunEpochBlock+0x278>)
3400d85e:	e71a      	b.n	3400d696 <LL_ATON_RT_RunEpochBlock+0xe>
    __LL_ATON_RT_SetWaitMask(ATON_STRENG_INT_MASK(ATON_STRENG_NUM, 0, 0));
3400d860:	f240 30ff 	movw	r0, #1023	@ 0x3ff
3400d864:	e7eb      	b.n	3400d83e <LL_ATON_RT_RunEpochBlock+0x1b6>
    conf.stepmode = 0;
3400d866:	f89d 2004 	ldrb.w	r2, [sp, #4]
    conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
3400d86a:	68ab      	ldr	r3, [r5, #8]
    conf.stepmode = 0;
3400d86c:	f360 0200 	bfi	r2, r0, #0, #1
    LL_EpochCtrl_Init(ecId, &conf);
3400d870:	4669      	mov	r1, sp
    conf.stepmode = 0;
3400d872:	f88d 2004 	strb.w	r2, [sp, #4]
    conf.blobaddr = EpochBlock_EpochBlobAddr(eb);
3400d876:	9300      	str	r3, [sp, #0]
    LL_EpochCtrl_Init(ecId, &conf);
3400d878:	f7ff fba4 	bl	3400cfc4 <LL_EpochCtrl_Init>
    ATON_ENABLE(EPOCHCTRL, ecId);
3400d87c:	4a29      	ldr	r2, [pc, #164]	@ (3400d924 <LL_ATON_RT_RunEpochBlock+0x29c>)
3400d87e:	6813      	ldr	r3, [r2, #0]
3400d880:	f043 0301 	orr.w	r3, r3, #1
3400d884:	6013      	str	r3, [r2, #0]
  if (nn_instance->exec_state.epoch_callback_function != NULL)
3400d886:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
3400d888:	b11b      	cbz	r3, 3400d892 <LL_ATON_RT_RunEpochBlock+0x20a>
    nn_instance->exec_state.epoch_callback_function(LL_ATON_RT_Callbacktype_POST_START, nn_instance, eb);
3400d88a:	462a      	mov	r2, r5
3400d88c:	4621      	mov	r1, r4
3400d88e:	2001      	movs	r0, #1
3400d890:	4798      	blx	r3
    if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
3400d892:	6860      	ldr	r0, [r4, #4]
  if (EpochBlock_IsEpochBlob(eb))
3400d894:	8a03      	ldrh	r3, [r0, #16]
3400d896:	075b      	lsls	r3, r3, #29
3400d898:	d50f      	bpl.n	3400d8ba <LL_ATON_RT_RunEpochBlock+0x232>
    return (1 << EpochBlock_EpochControllerUnit(eb));
3400d89a:	f7ff fce5 	bl	3400d268 <EpochBlock_EpochControllerUnit>
3400d89e:	2301      	movs	r3, #1
3400d8a0:	fa03 f000 	lsl.w	r0, r3, r0
    if (__LL_ATON_RT_GetWaitMask(nn_instance->exec_state.current_epoch_block) == 0x0)
3400d8a4:	2800      	cmp	r0, #0
3400d8a6:	f47f af28 	bne.w	3400d6fa <LL_ATON_RT_RunEpochBlock+0x72>
      __LL_ATON_RT_ExecEndEpochBlock(nn_instance->exec_state.current_epoch_block, nn_instance);
3400d8aa:	6860      	ldr	r0, [r4, #4]
3400d8ac:	4621      	mov	r1, r4
3400d8ae:	f7ff fcef 	bl	3400d290 <__LL_ATON_RT_ExecEndEpochBlock>
      __LL_ATON_RT_DetermineNextEpochBlock(nn_instance);
3400d8b2:	4620      	mov	r0, r4
3400d8b4:	f7ff fd56 	bl	3400d364 <__LL_ATON_RT_DetermineNextEpochBlock>
      return LL_ATON_RT_NO_WFE;
3400d8b8:	e779      	b.n	3400d7ae <LL_ATON_RT_RunEpochBlock+0x126>
    return eb->wait_mask; // in case of "normal" epoch block `wait_mask` contains bitmask of (output) stream engines to
3400d8ba:	68c0      	ldr	r0, [r0, #12]
3400d8bc:	e7f2      	b.n	3400d8a4 <LL_ATON_RT_RunEpochBlock+0x21c>
        return LL_ATON_RT_DONE;
3400d8be:	2002      	movs	r0, #2
3400d8c0:	e71c      	b.n	3400d6fc <LL_ATON_RT_RunEpochBlock+0x74>
3400d8c2:	bf00      	nop
3400d8c4:	340118ee 	.word	0x340118ee
3400d8c8:	3401283a 	.word	0x3401283a
3400d8cc:	340117be 	.word	0x340117be
3400d8d0:	34011b76 	.word	0x34011b76
3400d8d4:	34011bb1 	.word	0x34011bb1
3400d8d8:	34011b6d 	.word	0x34011b6d
3400d8dc:	340136a0 	.word	0x340136a0
3400d8e0:	34011c13 	.word	0x34011c13
3400d8e4:	e000e100 	.word	0xe000e100
3400d8e8:	340116d3 	.word	0x340116d3
3400d8ec:	34012813 	.word	0x34012813
3400d8f0:	3401161f 	.word	0x3401161f
3400d8f4:	34011c3d 	.word	0x34011c3d
3400d8f8:	34011cd9 	.word	0x34011cd9
3400d8fc:	34011d25 	.word	0x34011d25
3400d900:	340127f2 	.word	0x340127f2
3400d904:	34011909 	.word	0x34011909
3400d908:	340127d3 	.word	0x340127d3
3400d90c:	34011d5d 	.word	0x34011d5d
3400d910:	340127bf 	.word	0x340127bf
3400d914:	34011d85 	.word	0x34011d85
3400d918:	3401369c 	.word	0x3401369c
3400d91c:	340116b7 	.word	0x340116b7
3400d920:	340117b5 	.word	0x340117b5
3400d924:	580fe000 	.word	0x580fe000

3400d928 <NPU0_IRQHandler>:
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

/* ATON ISR
 * ll_aton routes all interrupts to `ATON_STD_IRQ_LINE` interrupt line */
void ATON_STD_IRQHandler(void)
{
3400d928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#if (ATON_INT_NR > 32)
  uint32_t irqs_l = ATON_INTCTRL_INTREG_GET(0);
  uint32_t irqs_h = ATON_INTCTRL_INTREG_H_GET(0);
  uint64_t irqs = irqs_l | (irqs_h << 32);
#else  //(ATON_INT_NR <= 32)
  uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
3400d92a:	4b38      	ldr	r3, [pc, #224]	@ (3400da0c <NPU0_IRQHandler+0xe4>)
#endif //(ATON_INT_NR <= 32)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  if (__ll_current_aton_ip_owner != NULL)
3400d92c:	4c38      	ldr	r4, [pc, #224]	@ (3400da10 <NPU0_IRQHandler+0xe8>)
  uint32_t irqs = ATON_INTCTRL_INTREG_GET(0);
3400d92e:	689d      	ldr	r5, [r3, #8]
  if (__ll_current_aton_ip_owner != NULL)
3400d930:	6823      	ldr	r3, [r4, #0]
3400d932:	b343      	cbz	r3, 3400d986 <NPU0_IRQHandler+0x5e>
  {
    LL_ATON_ASSERT(__ll_current_aton_ip_owner->exec_state.current_epoch_block != NULL);
3400d934:	6823      	ldr	r3, [r4, #0]
3400d936:	685b      	ldr	r3, [r3, #4]
3400d938:	b933      	cbnz	r3, 3400d948 <NPU0_IRQHandler+0x20>
3400d93a:	f240 31b1 	movw	r1, #945	@ 0x3b1
3400d93e:	4b35      	ldr	r3, [pc, #212]	@ (3400da14 <NPU0_IRQHandler+0xec>)
3400d940:	4a35      	ldr	r2, [pc, #212]	@ (3400da18 <NPU0_IRQHandler+0xf0>)
    }
    else // epoch blob handling based on epoch controller
    {
#if defined(ATON_EPOCHCTRL_NUM)
      uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
      LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400d942:	4836      	ldr	r0, [pc, #216]	@ (3400da1c <NPU0_IRQHandler+0xf4>)
3400d944:	f000 f958 	bl	3400dbf8 <__assert_func>
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
3400d948:	6823      	ldr	r3, [r4, #0]
                                    .current_epoch_block)) // standard epoch block handling based on streaming engines
3400d94a:	685b      	ldr	r3, [r3, #4]
    if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state
3400d94c:	8a1b      	ldrh	r3, [r3, #16]
3400d94e:	075b      	lsls	r3, r3, #29
3400d950:	d40c      	bmi.n	3400d96c <NPU0_IRQHandler+0x44>
      __LL_ATON_RT_IrqErr(
3400d952:	f425 707f 	bic.w	r0, r5, #1020	@ 0x3fc
3400d956:	f020 0003 	bic.w	r0, r0, #3
#endif                                      // !ATON_EPOCHCTRL_NUM
    }
  }
  else // `__ll_current_aton_ip_owner == NULL`
  {
    __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
3400d95a:	f7ff fd47 	bl	3400d3ec <__LL_ATON_RT_IrqErr>
#else  // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)
  __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
#endif // (LL_ATON_RT_MODE == LL_ATON_RT_POLLING)

#if (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)
  LL_ATON_ASSERT(__ll_current_aton_ip_owner != NULL);
3400d95e:	6823      	ldr	r3, [r4, #0]
3400d960:	b99b      	cbnz	r3, 3400d98a <NPU0_IRQHandler+0x62>
3400d962:	f240 31d2 	movw	r1, #978	@ 0x3d2
3400d966:	4b2e      	ldr	r3, [pc, #184]	@ (3400da20 <NPU0_IRQHandler+0xf8>)
3400d968:	4a2b      	ldr	r2, [pc, #172]	@ (3400da18 <NPU0_IRQHandler+0xf0>)
3400d96a:	e7ea      	b.n	3400d942 <NPU0_IRQHandler+0x1a>
      uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
3400d96c:	6823      	ldr	r3, [r4, #0]
3400d96e:	6858      	ldr	r0, [r3, #4]
3400d970:	f7ff fc7a 	bl	3400d268 <EpochBlock_EpochControllerUnit>
      LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400d974:	b120      	cbz	r0, 3400d980 <NPU0_IRQHandler+0x58>
3400d976:	f240 31be 	movw	r1, #958	@ 0x3be
3400d97a:	4b2a      	ldr	r3, [pc, #168]	@ (3400da24 <NPU0_IRQHandler+0xfc>)
3400d97c:	4a26      	ldr	r2, [pc, #152]	@ (3400da18 <NPU0_IRQHandler+0xf0>)
3400d97e:	e7e0      	b.n	3400d942 <NPU0_IRQHandler+0x1a>
      __LL_ATON_RT_IrqErr(
3400d980:	f025 5080 	bic.w	r0, r5, #268435456	@ 0x10000000
3400d984:	e7e9      	b.n	3400d95a <NPU0_IRQHandler+0x32>
    __LL_ATON_RT_IrqErr(irqs); /* treat all interrupts as errors */
3400d986:	4628      	mov	r0, r5
3400d988:	e7e7      	b.n	3400d95a <NPU0_IRQHandler+0x32>

  if (!EpochBlock_IsEpochBlob(__ll_current_aton_ip_owner->exec_state.current_epoch_block))
3400d98a:	6823      	ldr	r3, [r4, #0]
3400d98c:	685b      	ldr	r3, [r3, #4]
3400d98e:	8a1b      	ldrh	r3, [r3, #16]
3400d990:	f013 0304 	ands.w	r3, r3, #4
3400d994:	d123      	bne.n	3400d9de <NPU0_IRQHandler+0xb6>
      __ll_current_aton_ip_owner->exec_state.current_epoch_block
3400d996:	6822      	ldr	r2, [r4, #0]
3400d998:	6852      	ldr	r2, [r2, #4]
  wait_irqs =
3400d99a:	68d2      	ldr	r2, [r2, #12]
  if (wait_irqs)
3400d99c:	402a      	ands	r2, r5
3400d99e:	d017      	beq.n	3400d9d0 <NPU0_IRQHandler+0xa8>
        _tmp_triggered_events |= (1 << i);
3400d9a0:	f04f 0c01 	mov.w	ip, #1
3400d9a4:	200a      	movs	r0, #10
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3400d9a6:	6821      	ldr	r1, [r4, #0]
        uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
3400d9a8:	4e1f      	ldr	r6, [pc, #124]	@ (3400da28 <NPU0_IRQHandler+0x100>)
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3400d9aa:	69c9      	ldr	r1, [r1, #28]
      if ((wait_irqs >> i) & 1)
3400d9ac:	fa22 f703 	lsr.w	r7, r2, r3
3400d9b0:	07ff      	lsls	r7, r7, #31
3400d9b2:	d507      	bpl.n	3400d9c4 <NPU0_IRQHandler+0x9c>
        uint32_t strengIrqs = ATON_STRENG_IRQ_GET(i);
3400d9b4:	031f      	lsls	r7, r3, #12
3400d9b6:	f857 e006 	ldr.w	lr, [r7, r6]
        ATON_STRENG_IRQ_SET(
3400d9ba:	f847 e006 	str.w	lr, [r7, r6]
        _tmp_triggered_events |= (1 << i);
3400d9be:	fa0c f703 	lsl.w	r7, ip, r3
3400d9c2:	4339      	orrs	r1, r7
    for (i = 0; i < ATON_STRENG_NUM; i++)
3400d9c4:	3801      	subs	r0, #1
3400d9c6:	f103 0301 	add.w	r3, r3, #1
3400d9ca:	d1ef      	bne.n	3400d9ac <NPU0_IRQHandler+0x84>
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3400d9cc:	6823      	ldr	r3, [r4, #0]
3400d9ce:	61d9      	str	r1, [r3, #28]
  __ASM volatile ("dsb 0xF":::"memory");
3400d9d0:	f3bf 8f4f 	dsb	sy
   */
#if (ATON_INT_NR > 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs_l);
  ATON_INTCTRL_INTCLR_H_SET(0, irqs_h);
#else  //(ATON_INT_NR <= 32)
  ATON_INTCTRL_INTCLR_SET(0, irqs);
3400d9d4:	4b0d      	ldr	r3, [pc, #52]	@ (3400da0c <NPU0_IRQHandler+0xe4>)
3400d9d6:	611d      	str	r5, [r3, #16]
3400d9d8:	f3bf 8f4f 	dsb	sy
  LL_ATON_OSAL_SIGNAL_EVENT();

#endif // (LL_ATON_RT_MODE == LL_ATON_RT_ASYNC)

  return;
}
3400d9dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t ecId = EpochBlock_EpochControllerUnit(__ll_current_aton_ip_owner->exec_state.current_epoch_block);
3400d9de:	6823      	ldr	r3, [r4, #0]
3400d9e0:	6858      	ldr	r0, [r3, #4]
3400d9e2:	f7ff fc41 	bl	3400d268 <EpochBlock_EpochControllerUnit>
  LL_ATON_ASSERT(ecId < ATON_EPOCHCTRL_NUM); // may never happen
3400d9e6:	b120      	cbz	r0, 3400d9f2 <NPU0_IRQHandler+0xca>
3400d9e8:	f240 3191 	movw	r1, #913	@ 0x391
3400d9ec:	4b0d      	ldr	r3, [pc, #52]	@ (3400da24 <NPU0_IRQHandler+0xfc>)
3400d9ee:	4a0f      	ldr	r2, [pc, #60]	@ (3400da2c <NPU0_IRQHandler+0x104>)
3400d9f0:	e7a7      	b.n	3400d942 <NPU0_IRQHandler+0x1a>
  if (irqs & ATON_INT_GET_MASK(ATON_EPOCHCTRL_INT_MASK, ecId))
3400d9f2:	00eb      	lsls	r3, r5, #3
3400d9f4:	d5ec      	bpl.n	3400d9d0 <NPU0_IRQHandler+0xa8>
    uint32_t ecIrqs = ATON_EPOCHCTRL_IRQ_GET(ecId);
3400d9f6:	4b0e      	ldr	r3, [pc, #56]	@ (3400da30 <NPU0_IRQHandler+0x108>)
3400d9f8:	68da      	ldr	r2, [r3, #12]
    ATON_EPOCHCTRL_IRQ_SET(ecId, ecIrqs);
3400d9fa:	60da      	str	r2, [r3, #12]
    uint32_t _tmp_triggered_events = __ll_current_aton_ip_owner->exec_state.triggered_events;
3400d9fc:	6823      	ldr	r3, [r4, #0]
3400d9fe:	69db      	ldr	r3, [r3, #28]
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3400da00:	6822      	ldr	r2, [r4, #0]
    _tmp_triggered_events |= (1 << ecId);
3400da02:	f043 0301 	orr.w	r3, r3, #1
    __ll_current_aton_ip_owner->exec_state.triggered_events = _tmp_triggered_events;
3400da06:	61d3      	str	r3, [r2, #28]
3400da08:	e7e2      	b.n	3400d9d0 <NPU0_IRQHandler+0xa8>
3400da0a:	bf00      	nop
3400da0c:	580e1000 	.word	0x580e1000
3400da10:	340136a0 	.word	0x340136a0
3400da14:	34011daf 	.word	0x34011daf
3400da18:	34012733 	.word	0x34012733
3400da1c:	340117be 	.word	0x340117be
3400da20:	340116d3 	.word	0x340116d3
3400da24:	340117b5 	.word	0x340117b5
3400da28:	580e503c 	.word	0x580e503c
3400da2c:	34012705 	.word	0x34012705
3400da30:	580fe000 	.word	0x580fe000

3400da34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_sstack
3400da34:	480f      	ldr	r0, [pc, #60]	@ (3400da74 <LoopForever+0x4>)
  msr   MSPLIM, r0
3400da36:	f380 880a 	msr	MSPLIM, r0
  ldr   r0, =_estack
3400da3a:	480f      	ldr	r0, [pc, #60]	@ (3400da78 <LoopForever+0x8>)
  mov   sp, r0          /* set stack pointer */
3400da3c:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
3400da3e:	f7f4 fc9d 	bl	3400237c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
3400da42:	480e      	ldr	r0, [pc, #56]	@ (3400da7c <LoopForever+0xc>)
  ldr r1, =_edata
3400da44:	490e      	ldr	r1, [pc, #56]	@ (3400da80 <LoopForever+0x10>)
  ldr r2, =_sidata
3400da46:	4a0f      	ldr	r2, [pc, #60]	@ (3400da84 <LoopForever+0x14>)
  movs r3, #0
3400da48:	2300      	movs	r3, #0
  b LoopCopyDataInit
3400da4a:	e002      	b.n	3400da52 <LoopCopyDataInit>

3400da4c <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
3400da4c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
3400da4e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
3400da50:	3304      	adds	r3, #4

3400da52 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
3400da52:	18c4      	adds	r4, r0, r3
  cmp r4, r1
3400da54:	428c      	cmp	r4, r1
  bcc CopyDataInit
3400da56:	d3f9      	bcc.n	3400da4c <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
3400da58:	4a0b      	ldr	r2, [pc, #44]	@ (3400da88 <LoopForever+0x18>)
  ldr r4, =_ebss
3400da5a:	4c0c      	ldr	r4, [pc, #48]	@ (3400da8c <LoopForever+0x1c>)
  movs r3, #0
3400da5c:	2300      	movs	r3, #0
  b LoopFillZerobss
3400da5e:	e001      	b.n	3400da64 <LoopFillZerobss>

3400da60 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
3400da60:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
3400da62:	3204      	adds	r2, #4

3400da64 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
3400da64:	42a2      	cmp	r2, r4
  bcc FillZerobss
3400da66:	d3fb      	bcc.n	3400da60 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
3400da68:	f001 fb0a 	bl	3400f080 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
3400da6c:	f7f3 fe0a 	bl	34001684 <main>

3400da70 <LoopForever>:

LoopForever:
  b LoopForever
3400da70:	e7fe      	b.n	3400da70 <LoopForever>
3400da72:	0000      	.short	0x0000
  ldr   r0, =_sstack
3400da74:	340fc000 	.word	0x340fc000
  ldr   r0, =_estack
3400da78:	34100000 	.word	0x34100000
  ldr r0, =_sdata
3400da7c:	34012bd8 	.word	0x34012bd8
  ldr r1, =_edata
3400da80:	34012df4 	.word	0x34012df4
  ldr r2, =_sidata
3400da84:	34012bd8 	.word	0x34012bd8
  ldr r2, =_sbss
3400da88:	34012df4 	.word	0x34012df4
  ldr r4, =_ebss
3400da8c:	340137f4 	.word	0x340137f4

3400da90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
3400da90:	e7fe      	b.n	3400da90 <ADC1_2_IRQHandler>
3400da92:	0000      	movs	r0, r0
3400da94:	0000      	movs	r0, r0
	...

3400da98 <generateDFTMatrices>:
	npu_tiledmatvec_int8(in, N, outImag, N, W_imagq);
}


// 2 matrices, real and imaginary
void generateDFTMatrices(float* W_real, float* W_imag, size_t N) {
3400da98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    for (size_t k = 0; k < N; k++) {
3400da9c:	2500      	movs	r5, #0
void generateDFTMatrices(float* W_real, float* W_imag, size_t N) {
3400da9e:	ed2d 8b08 	vpush	{d8-d11}
3400daa2:	4680      	mov	r8, r0
3400daa4:	4689      	mov	r9, r1
3400daa6:	4614      	mov	r4, r2
    for (size_t k = 0; k < N; k++) {
3400daa8:	462e      	mov	r6, r5
        for (size_t n = 0; n < N; n++) {
            float angle = -2.0f * M_PI * k * n / N;
3400daaa:	ed9f ab19 	vldr	d10, [pc, #100]	@ 3400db10 <generateDFTMatrices+0x78>
    for (size_t k = 0; k < N; k++) {
3400daae:	42a6      	cmp	r6, r4
3400dab0:	d103      	bne.n	3400daba <generateDFTMatrices+0x22>
            W_real[k * N + n] = cosf(angle);
            W_imag[k * N + n] = sinf(angle);
        }
    }
}
3400dab2:	ecbd 8b08 	vpop	{d8-d11}
3400dab6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            float angle = -2.0f * M_PI * k * n / N;
3400daba:	ee07 6a90 	vmov	s15, r6
3400dabe:	eeb8 9b67 	vcvt.f64.u32	d9, s15
3400dac2:	ee07 4a90 	vmov	s15, r4
3400dac6:	ee29 9b0a 	vmul.f64	d9, d9, d10
        for (size_t n = 0; n < N; n++) {
3400daca:	2700      	movs	r7, #0
            float angle = -2.0f * M_PI * k * n / N;
3400dacc:	eeb8 bb67 	vcvt.f64.u32	d11, s15
3400dad0:	eb08 0b85 	add.w	fp, r8, r5, lsl #2
3400dad4:	eb09 0a85 	add.w	sl, r9, r5, lsl #2
3400dad8:	ee07 7a90 	vmov	s15, r7
3400dadc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
3400dae0:	ee27 7b09 	vmul.f64	d7, d7, d9
3400dae4:	ee87 8b0b 	vdiv.f64	d8, d7, d11
3400dae8:	eeb7 8bc8 	vcvt.f32.f64	s16, d8
            W_real[k * N + n] = cosf(angle);
3400daec:	eeb0 0a48 	vmov.f32	s0, s16
3400daf0:	f002 fff6 	bl	34010ae0 <cosf>
3400daf4:	ecab 0a01 	vstmia	fp!, {s0}
            W_imag[k * N + n] = sinf(angle);
3400daf8:	eeb0 0a48 	vmov.f32	s0, s16
3400dafc:	f002 ff2c 	bl	34010958 <sinf>
        for (size_t n = 0; n < N; n++) {
3400db00:	3701      	adds	r7, #1
3400db02:	42bc      	cmp	r4, r7
            W_imag[k * N + n] = sinf(angle);
3400db04:	ecaa 0a01 	vstmia	sl!, {s0}
        for (size_t n = 0; n < N; n++) {
3400db08:	d1e6      	bne.n	3400dad8 <generateDFTMatrices+0x40>
    for (size_t k = 0; k < N; k++) {
3400db0a:	3601      	adds	r6, #1
3400db0c:	4425      	add	r5, r4
3400db0e:	e7ce      	b.n	3400daae <generateDFTMatrices+0x16>
3400db10:	54442d18 	.word	0x54442d18
3400db14:	c01921fb 	.word	0xc01921fb

3400db18 <quantizeMatrix>:

void quantizeMatrix(const float* in, int8_t* out, size_t size, float scale) {
    for (size_t i = 0; i < size; i++) {
        float val = in[i] * scale;
        if (val > 127) val = 127;
3400db18:	eddf 6a12 	vldr	s13, [pc, #72]	@ 3400db64 <quantizeMatrix+0x4c>
        if (val < -128) val = -128;
3400db1c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 3400db68 <quantizeMatrix+0x50>
3400db20:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
3400db24:	3901      	subs	r1, #1
3400db26:	3201      	adds	r2, #1
    for (size_t i = 0; i < size; i++) {
3400db28:	3a01      	subs	r2, #1
3400db2a:	d100      	bne.n	3400db2e <quantizeMatrix+0x16>
        out[i] = (int8_t)(val);
    }
}
3400db2c:	4770      	bx	lr
        float val = in[i] * scale;
3400db2e:	ecf0 7a01 	vldmia	r0!, {s15}
3400db32:	ee67 7a80 	vmul.f32	s15, s15, s0
        if (val > 127) val = 127;
3400db36:	eef4 7ae6 	vcmpe.f32	s15, s13
3400db3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400db3e:	dc0d      	bgt.n	3400db5c <quantizeMatrix+0x44>
        if (val < -128) val = -128;
3400db40:	eef4 7a47 	vcmp.f32	s15, s14
3400db44:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400db48:	bf48      	it	mi
3400db4a:	eef0 7a47 	vmovmi.f32	s15, s14
        out[i] = (int8_t)(val);
3400db4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
3400db52:	ee17 3a90 	vmov	r3, s15
3400db56:	f801 3f01 	strb.w	r3, [r1, #1]!
    for (size_t i = 0; i < size; i++) {
3400db5a:	e7e5      	b.n	3400db28 <quantizeMatrix+0x10>
        if (val > 127) val = 127;
3400db5c:	eddf 7a01 	vldr	s15, [pc, #4]	@ 3400db64 <quantizeMatrix+0x4c>
3400db60:	e7f5      	b.n	3400db4e <quantizeMatrix+0x36>
3400db62:	bf00      	nop
3400db64:	42fe0000 	.word	0x42fe0000
3400db68:	c3000000 	.word	0xc3000000

3400db6c <tiledDFT>:
void tiledDFT(int8_t* in,int8_t* outReal,int8_t* outImag,size_t N){
3400db6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3400db70:	461c      	mov	r4, r3
3400db72:	4605      	mov	r5, r0
3400db74:	4688      	mov	r8, r1
3400db76:	4616      	mov	r6, r2
	float W_real[N];
3400db78:	009b      	lsls	r3, r3, #2
3400db7a:	3307      	adds	r3, #7
void tiledDFT(int8_t* in,int8_t* outReal,int8_t* outImag,size_t N){
3400db7c:	b085      	sub	sp, #20
	float W_real[N];
3400db7e:	f023 0307 	bic.w	r3, r3, #7
void tiledDFT(int8_t* in,int8_t* outReal,int8_t* outImag,size_t N){
3400db82:	af02      	add	r7, sp, #8
	float W_real[N];
3400db84:	ebad 0d03 	sub.w	sp, sp, r3
3400db88:	a802      	add	r0, sp, #8
	float W_imag[N];
3400db8a:	ebad 0d03 	sub.w	sp, sp, r3
	int8_t W_realq[N];
3400db8e:	1de3      	adds	r3, r4, #7
3400db90:	f023 0307 	bic.w	r3, r3, #7
	float W_imag[N];
3400db94:	f10d 0b08 	add.w	fp, sp, #8
	int8_t W_realq[N];
3400db98:	ebad 0d03 	sub.w	sp, sp, r3
3400db9c:	f10d 0a08 	add.w	sl, sp, #8
	generateDFTMatrices(W_real, W_imag, N);
3400dba0:	4622      	mov	r2, r4
	int8_t W_imagq[N];
3400dba2:	ebad 0d03 	sub.w	sp, sp, r3
	generateDFTMatrices(W_real, W_imag, N);
3400dba6:	4659      	mov	r1, fp
	int8_t W_imagq[N];
3400dba8:	f10d 0908 	add.w	r9, sp, #8
	generateDFTMatrices(W_real, W_imag, N);
3400dbac:	6078      	str	r0, [r7, #4]
3400dbae:	f7ff ff73 	bl	3400da98 <generateDFTMatrices>
	quantizeMatrix(W_real, W_realq, N, quantScale);
3400dbb2:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 3400dbf4 <tiledDFT+0x88>
3400dbb6:	4622      	mov	r2, r4
3400dbb8:	4651      	mov	r1, sl
3400dbba:	6878      	ldr	r0, [r7, #4]
3400dbbc:	f7ff ffac 	bl	3400db18 <quantizeMatrix>
	quantizeMatrix(W_imag, W_imagq, N, quantScale);
3400dbc0:	4622      	mov	r2, r4
3400dbc2:	4649      	mov	r1, r9
3400dbc4:	4658      	mov	r0, fp
3400dbc6:	f7ff ffa7 	bl	3400db18 <quantizeMatrix>
	npu_tiledmatvec_int8(in, N, outReal, N, W_realq);
3400dbca:	4623      	mov	r3, r4
3400dbcc:	4642      	mov	r2, r8
3400dbce:	4621      	mov	r1, r4
3400dbd0:	4628      	mov	r0, r5
3400dbd2:	f8cd a000 	str.w	sl, [sp]
3400dbd6:	f7f3 f995 	bl	34000f04 <npu_tiledmatvec_int8>
	npu_tiledmatvec_int8(in, N, outImag, N, W_imagq);
3400dbda:	4623      	mov	r3, r4
3400dbdc:	4632      	mov	r2, r6
3400dbde:	4621      	mov	r1, r4
3400dbe0:	4628      	mov	r0, r5
3400dbe2:	f8cd 9000 	str.w	r9, [sp]
3400dbe6:	f7f3 f98d 	bl	34000f04 <npu_tiledmatvec_int8>
}
3400dbea:	370c      	adds	r7, #12
3400dbec:	46bd      	mov	sp, r7
3400dbee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3400dbf2:	bf00      	nop
3400dbf4:	42000000 	.word	0x42000000

3400dbf8 <__assert_func>:
3400dbf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
3400dbfa:	4614      	mov	r4, r2
3400dbfc:	461a      	mov	r2, r3
3400dbfe:	4b09      	ldr	r3, [pc, #36]	@ (3400dc24 <__assert_func+0x2c>)
3400dc00:	4605      	mov	r5, r0
3400dc02:	681b      	ldr	r3, [r3, #0]
3400dc04:	68d8      	ldr	r0, [r3, #12]
3400dc06:	b14c      	cbz	r4, 3400dc1c <__assert_func+0x24>
3400dc08:	4b07      	ldr	r3, [pc, #28]	@ (3400dc28 <__assert_func+0x30>)
3400dc0a:	9100      	str	r1, [sp, #0]
3400dc0c:	4907      	ldr	r1, [pc, #28]	@ (3400dc2c <__assert_func+0x34>)
3400dc0e:	e9cd 3401 	strd	r3, r4, [sp, #4]
3400dc12:	462b      	mov	r3, r5
3400dc14:	f000 fe62 	bl	3400e8dc <fiprintf>
3400dc18:	f001 fa74 	bl	3400f104 <abort>
3400dc1c:	4b04      	ldr	r3, [pc, #16]	@ (3400dc30 <__assert_func+0x38>)
3400dc1e:	461c      	mov	r4, r3
3400dc20:	e7f3      	b.n	3400dc0a <__assert_func+0x12>
3400dc22:	bf00      	nop
3400dc24:	34012c38 	.word	0x34012c38
3400dc28:	34011df9 	.word	0x34011df9
3400dc2c:	34011e06 	.word	0x34011e06
3400dc30:	340114ba 	.word	0x340114ba

3400dc34 <malloc>:
3400dc34:	4b02      	ldr	r3, [pc, #8]	@ (3400dc40 <malloc+0xc>)
3400dc36:	4601      	mov	r1, r0
3400dc38:	6818      	ldr	r0, [r3, #0]
3400dc3a:	f000 b825 	b.w	3400dc88 <_malloc_r>
3400dc3e:	bf00      	nop
3400dc40:	34012c38 	.word	0x34012c38

3400dc44 <sbrk_aligned>:
3400dc44:	b570      	push	{r4, r5, r6, lr}
3400dc46:	4e0f      	ldr	r6, [pc, #60]	@ (3400dc84 <sbrk_aligned+0x40>)
3400dc48:	460c      	mov	r4, r1
3400dc4a:	4605      	mov	r5, r0
3400dc4c:	6831      	ldr	r1, [r6, #0]
3400dc4e:	b911      	cbnz	r1, 3400dc56 <sbrk_aligned+0x12>
3400dc50:	f001 f9ee 	bl	3400f030 <_sbrk_r>
3400dc54:	6030      	str	r0, [r6, #0]
3400dc56:	4621      	mov	r1, r4
3400dc58:	4628      	mov	r0, r5
3400dc5a:	f001 f9e9 	bl	3400f030 <_sbrk_r>
3400dc5e:	1c43      	adds	r3, r0, #1
3400dc60:	d103      	bne.n	3400dc6a <sbrk_aligned+0x26>
3400dc62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
3400dc66:	4620      	mov	r0, r4
3400dc68:	bd70      	pop	{r4, r5, r6, pc}
3400dc6a:	1cc4      	adds	r4, r0, #3
3400dc6c:	f024 0403 	bic.w	r4, r4, #3
3400dc70:	42a0      	cmp	r0, r4
3400dc72:	d0f8      	beq.n	3400dc66 <sbrk_aligned+0x22>
3400dc74:	1a21      	subs	r1, r4, r0
3400dc76:	4628      	mov	r0, r5
3400dc78:	f001 f9da 	bl	3400f030 <_sbrk_r>
3400dc7c:	3001      	adds	r0, #1
3400dc7e:	d1f2      	bne.n	3400dc66 <sbrk_aligned+0x22>
3400dc80:	e7ef      	b.n	3400dc62 <sbrk_aligned+0x1e>
3400dc82:	bf00      	nop
3400dc84:	340136a4 	.word	0x340136a4

3400dc88 <_malloc_r>:
3400dc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3400dc8c:	1ccd      	adds	r5, r1, #3
3400dc8e:	4606      	mov	r6, r0
3400dc90:	f025 0503 	bic.w	r5, r5, #3
3400dc94:	3508      	adds	r5, #8
3400dc96:	2d0c      	cmp	r5, #12
3400dc98:	bf38      	it	cc
3400dc9a:	250c      	movcc	r5, #12
3400dc9c:	2d00      	cmp	r5, #0
3400dc9e:	db01      	blt.n	3400dca4 <_malloc_r+0x1c>
3400dca0:	42a9      	cmp	r1, r5
3400dca2:	d904      	bls.n	3400dcae <_malloc_r+0x26>
3400dca4:	230c      	movs	r3, #12
3400dca6:	6033      	str	r3, [r6, #0]
3400dca8:	2000      	movs	r0, #0
3400dcaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3400dcae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 3400dd84 <_malloc_r+0xfc>
3400dcb2:	f000 f869 	bl	3400dd88 <__malloc_lock>
3400dcb6:	f8d8 3000 	ldr.w	r3, [r8]
3400dcba:	461c      	mov	r4, r3
3400dcbc:	bb44      	cbnz	r4, 3400dd10 <_malloc_r+0x88>
3400dcbe:	4629      	mov	r1, r5
3400dcc0:	4630      	mov	r0, r6
3400dcc2:	f7ff ffbf 	bl	3400dc44 <sbrk_aligned>
3400dcc6:	1c43      	adds	r3, r0, #1
3400dcc8:	4604      	mov	r4, r0
3400dcca:	d158      	bne.n	3400dd7e <_malloc_r+0xf6>
3400dccc:	f8d8 4000 	ldr.w	r4, [r8]
3400dcd0:	4627      	mov	r7, r4
3400dcd2:	2f00      	cmp	r7, #0
3400dcd4:	d143      	bne.n	3400dd5e <_malloc_r+0xd6>
3400dcd6:	2c00      	cmp	r4, #0
3400dcd8:	d04b      	beq.n	3400dd72 <_malloc_r+0xea>
3400dcda:	6823      	ldr	r3, [r4, #0]
3400dcdc:	4639      	mov	r1, r7
3400dcde:	4630      	mov	r0, r6
3400dce0:	eb04 0903 	add.w	r9, r4, r3
3400dce4:	f001 f9a4 	bl	3400f030 <_sbrk_r>
3400dce8:	4581      	cmp	r9, r0
3400dcea:	d142      	bne.n	3400dd72 <_malloc_r+0xea>
3400dcec:	6821      	ldr	r1, [r4, #0]
3400dcee:	4630      	mov	r0, r6
3400dcf0:	1a6d      	subs	r5, r5, r1
3400dcf2:	4629      	mov	r1, r5
3400dcf4:	f7ff ffa6 	bl	3400dc44 <sbrk_aligned>
3400dcf8:	3001      	adds	r0, #1
3400dcfa:	d03a      	beq.n	3400dd72 <_malloc_r+0xea>
3400dcfc:	6823      	ldr	r3, [r4, #0]
3400dcfe:	442b      	add	r3, r5
3400dd00:	6023      	str	r3, [r4, #0]
3400dd02:	f8d8 3000 	ldr.w	r3, [r8]
3400dd06:	685a      	ldr	r2, [r3, #4]
3400dd08:	bb62      	cbnz	r2, 3400dd64 <_malloc_r+0xdc>
3400dd0a:	f8c8 7000 	str.w	r7, [r8]
3400dd0e:	e00f      	b.n	3400dd30 <_malloc_r+0xa8>
3400dd10:	6822      	ldr	r2, [r4, #0]
3400dd12:	1b52      	subs	r2, r2, r5
3400dd14:	d420      	bmi.n	3400dd58 <_malloc_r+0xd0>
3400dd16:	2a0b      	cmp	r2, #11
3400dd18:	d917      	bls.n	3400dd4a <_malloc_r+0xc2>
3400dd1a:	1961      	adds	r1, r4, r5
3400dd1c:	42a3      	cmp	r3, r4
3400dd1e:	6025      	str	r5, [r4, #0]
3400dd20:	bf18      	it	ne
3400dd22:	6059      	strne	r1, [r3, #4]
3400dd24:	6863      	ldr	r3, [r4, #4]
3400dd26:	bf08      	it	eq
3400dd28:	f8c8 1000 	streq.w	r1, [r8]
3400dd2c:	5162      	str	r2, [r4, r5]
3400dd2e:	604b      	str	r3, [r1, #4]
3400dd30:	4630      	mov	r0, r6
3400dd32:	f000 f82f 	bl	3400dd94 <__malloc_unlock>
3400dd36:	f104 000b 	add.w	r0, r4, #11
3400dd3a:	1d23      	adds	r3, r4, #4
3400dd3c:	f020 0007 	bic.w	r0, r0, #7
3400dd40:	1ac2      	subs	r2, r0, r3
3400dd42:	bf1c      	itt	ne
3400dd44:	1a1b      	subne	r3, r3, r0
3400dd46:	50a3      	strne	r3, [r4, r2]
3400dd48:	e7af      	b.n	3400dcaa <_malloc_r+0x22>
3400dd4a:	6862      	ldr	r2, [r4, #4]
3400dd4c:	42a3      	cmp	r3, r4
3400dd4e:	bf0c      	ite	eq
3400dd50:	f8c8 2000 	streq.w	r2, [r8]
3400dd54:	605a      	strne	r2, [r3, #4]
3400dd56:	e7eb      	b.n	3400dd30 <_malloc_r+0xa8>
3400dd58:	4623      	mov	r3, r4
3400dd5a:	6864      	ldr	r4, [r4, #4]
3400dd5c:	e7ae      	b.n	3400dcbc <_malloc_r+0x34>
3400dd5e:	463c      	mov	r4, r7
3400dd60:	687f      	ldr	r7, [r7, #4]
3400dd62:	e7b6      	b.n	3400dcd2 <_malloc_r+0x4a>
3400dd64:	461a      	mov	r2, r3
3400dd66:	685b      	ldr	r3, [r3, #4]
3400dd68:	42a3      	cmp	r3, r4
3400dd6a:	d1fb      	bne.n	3400dd64 <_malloc_r+0xdc>
3400dd6c:	2300      	movs	r3, #0
3400dd6e:	6053      	str	r3, [r2, #4]
3400dd70:	e7de      	b.n	3400dd30 <_malloc_r+0xa8>
3400dd72:	230c      	movs	r3, #12
3400dd74:	4630      	mov	r0, r6
3400dd76:	6033      	str	r3, [r6, #0]
3400dd78:	f000 f80c 	bl	3400dd94 <__malloc_unlock>
3400dd7c:	e794      	b.n	3400dca8 <_malloc_r+0x20>
3400dd7e:	6005      	str	r5, [r0, #0]
3400dd80:	e7d6      	b.n	3400dd30 <_malloc_r+0xa8>
3400dd82:	bf00      	nop
3400dd84:	340136a8 	.word	0x340136a8

3400dd88 <__malloc_lock>:
3400dd88:	4801      	ldr	r0, [pc, #4]	@ (3400dd90 <__malloc_lock+0x8>)
3400dd8a:	f001 b99e 	b.w	3400f0ca <__retarget_lock_acquire_recursive>
3400dd8e:	bf00      	nop
3400dd90:	340137ec 	.word	0x340137ec

3400dd94 <__malloc_unlock>:
3400dd94:	4801      	ldr	r0, [pc, #4]	@ (3400dd9c <__malloc_unlock+0x8>)
3400dd96:	f001 b999 	b.w	3400f0cc <__retarget_lock_release_recursive>
3400dd9a:	bf00      	nop
3400dd9c:	340137ec 	.word	0x340137ec

3400dda0 <__cvt>:
3400dda0:	b5f0      	push	{r4, r5, r6, r7, lr}
3400dda2:	ed2d 8b02 	vpush	{d8}
3400dda6:	eeb0 8b40 	vmov.f64	d8, d0
3400ddaa:	b085      	sub	sp, #20
3400ddac:	4617      	mov	r7, r2
3400ddae:	460c      	mov	r4, r1
3400ddb0:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
3400ddb2:	ee18 2a90 	vmov	r2, s17
3400ddb6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
3400ddb8:	f025 0520 	bic.w	r5, r5, #32
3400ddbc:	2a00      	cmp	r2, #0
3400ddbe:	bfb6      	itet	lt
3400ddc0:	222d      	movlt	r2, #45	@ 0x2d
3400ddc2:	2200      	movge	r2, #0
3400ddc4:	eeb1 8b40 	vneglt.f64	d8, d0
3400ddc8:	2d46      	cmp	r5, #70	@ 0x46
3400ddca:	701a      	strb	r2, [r3, #0]
3400ddcc:	d004      	beq.n	3400ddd8 <__cvt+0x38>
3400ddce:	2d45      	cmp	r5, #69	@ 0x45
3400ddd0:	d100      	bne.n	3400ddd4 <__cvt+0x34>
3400ddd2:	3401      	adds	r4, #1
3400ddd4:	2102      	movs	r1, #2
3400ddd6:	e000      	b.n	3400ddda <__cvt+0x3a>
3400ddd8:	2103      	movs	r1, #3
3400ddda:	ab03      	add	r3, sp, #12
3400dddc:	eeb0 0b48 	vmov.f64	d0, d8
3400dde0:	4622      	mov	r2, r4
3400dde2:	9301      	str	r3, [sp, #4]
3400dde4:	ab02      	add	r3, sp, #8
3400dde6:	9300      	str	r3, [sp, #0]
3400dde8:	4633      	mov	r3, r6
3400ddea:	f001 fa21 	bl	3400f230 <_dtoa_r>
3400ddee:	2d47      	cmp	r5, #71	@ 0x47
3400ddf0:	d114      	bne.n	3400de1c <__cvt+0x7c>
3400ddf2:	07fb      	lsls	r3, r7, #31
3400ddf4:	d50a      	bpl.n	3400de0c <__cvt+0x6c>
3400ddf6:	1902      	adds	r2, r0, r4
3400ddf8:	eeb5 8b40 	vcmp.f64	d8, #0.0
3400ddfc:	2130      	movs	r1, #48	@ 0x30
3400ddfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400de02:	bf08      	it	eq
3400de04:	9203      	streq	r2, [sp, #12]
3400de06:	9b03      	ldr	r3, [sp, #12]
3400de08:	4293      	cmp	r3, r2
3400de0a:	d319      	bcc.n	3400de40 <__cvt+0xa0>
3400de0c:	9b03      	ldr	r3, [sp, #12]
3400de0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3400de10:	1a1b      	subs	r3, r3, r0
3400de12:	6013      	str	r3, [r2, #0]
3400de14:	b005      	add	sp, #20
3400de16:	ecbd 8b02 	vpop	{d8}
3400de1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
3400de1c:	2d46      	cmp	r5, #70	@ 0x46
3400de1e:	eb00 0204 	add.w	r2, r0, r4
3400de22:	d1e9      	bne.n	3400ddf8 <__cvt+0x58>
3400de24:	7803      	ldrb	r3, [r0, #0]
3400de26:	2b30      	cmp	r3, #48	@ 0x30
3400de28:	d107      	bne.n	3400de3a <__cvt+0x9a>
3400de2a:	eeb5 8b40 	vcmp.f64	d8, #0.0
3400de2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400de32:	bf1c      	itt	ne
3400de34:	f1c4 0401 	rsbne	r4, r4, #1
3400de38:	6034      	strne	r4, [r6, #0]
3400de3a:	6833      	ldr	r3, [r6, #0]
3400de3c:	441a      	add	r2, r3
3400de3e:	e7db      	b.n	3400ddf8 <__cvt+0x58>
3400de40:	1c5c      	adds	r4, r3, #1
3400de42:	9403      	str	r4, [sp, #12]
3400de44:	7019      	strb	r1, [r3, #0]
3400de46:	e7de      	b.n	3400de06 <__cvt+0x66>

3400de48 <__exponent>:
3400de48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
3400de4a:	2900      	cmp	r1, #0
3400de4c:	7002      	strb	r2, [r0, #0]
3400de4e:	bfba      	itte	lt
3400de50:	4249      	neglt	r1, r1
3400de52:	232d      	movlt	r3, #45	@ 0x2d
3400de54:	232b      	movge	r3, #43	@ 0x2b
3400de56:	2909      	cmp	r1, #9
3400de58:	7043      	strb	r3, [r0, #1]
3400de5a:	dd28      	ble.n	3400deae <__exponent+0x66>
3400de5c:	f10d 0307 	add.w	r3, sp, #7
3400de60:	270a      	movs	r7, #10
3400de62:	461d      	mov	r5, r3
3400de64:	461a      	mov	r2, r3
3400de66:	3b01      	subs	r3, #1
3400de68:	fbb1 f6f7 	udiv	r6, r1, r7
3400de6c:	fb07 1416 	mls	r4, r7, r6, r1
3400de70:	3430      	adds	r4, #48	@ 0x30
3400de72:	f802 4c01 	strb.w	r4, [r2, #-1]
3400de76:	460c      	mov	r4, r1
3400de78:	4631      	mov	r1, r6
3400de7a:	2c63      	cmp	r4, #99	@ 0x63
3400de7c:	dcf2      	bgt.n	3400de64 <__exponent+0x1c>
3400de7e:	3130      	adds	r1, #48	@ 0x30
3400de80:	1e94      	subs	r4, r2, #2
3400de82:	f803 1c01 	strb.w	r1, [r3, #-1]
3400de86:	1c41      	adds	r1, r0, #1
3400de88:	4623      	mov	r3, r4
3400de8a:	42ab      	cmp	r3, r5
3400de8c:	d30a      	bcc.n	3400dea4 <__exponent+0x5c>
3400de8e:	f10d 0309 	add.w	r3, sp, #9
3400de92:	1a9b      	subs	r3, r3, r2
3400de94:	42ac      	cmp	r4, r5
3400de96:	bf88      	it	hi
3400de98:	2300      	movhi	r3, #0
3400de9a:	3302      	adds	r3, #2
3400de9c:	4403      	add	r3, r0
3400de9e:	1a18      	subs	r0, r3, r0
3400dea0:	b003      	add	sp, #12
3400dea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
3400dea4:	f813 6b01 	ldrb.w	r6, [r3], #1
3400dea8:	f801 6f01 	strb.w	r6, [r1, #1]!
3400deac:	e7ed      	b.n	3400de8a <__exponent+0x42>
3400deae:	2330      	movs	r3, #48	@ 0x30
3400deb0:	3130      	adds	r1, #48	@ 0x30
3400deb2:	7083      	strb	r3, [r0, #2]
3400deb4:	1d03      	adds	r3, r0, #4
3400deb6:	70c1      	strb	r1, [r0, #3]
3400deb8:	e7f1      	b.n	3400de9e <__exponent+0x56>
3400deba:	0000      	movs	r0, r0
3400debc:	0000      	movs	r0, r0
	...

3400dec0 <_printf_float>:
3400dec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3400dec4:	b08d      	sub	sp, #52	@ 0x34
3400dec6:	460c      	mov	r4, r1
3400dec8:	4616      	mov	r6, r2
3400deca:	461f      	mov	r7, r3
3400decc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
3400ded0:	4605      	mov	r5, r0
3400ded2:	f001 f875 	bl	3400efc0 <_localeconv_r>
3400ded6:	f8d0 b000 	ldr.w	fp, [r0]
3400deda:	4658      	mov	r0, fp
3400dedc:	f7f2 fc58 	bl	34000790 <strlen>
3400dee0:	2300      	movs	r3, #0
3400dee2:	f894 9018 	ldrb.w	r9, [r4, #24]
3400dee6:	930a      	str	r3, [sp, #40]	@ 0x28
3400dee8:	f8d8 3000 	ldr.w	r3, [r8]
3400deec:	6822      	ldr	r2, [r4, #0]
3400deee:	3307      	adds	r3, #7
3400def0:	9005      	str	r0, [sp, #20]
3400def2:	f023 0307 	bic.w	r3, r3, #7
3400def6:	f103 0108 	add.w	r1, r3, #8
3400defa:	f8c8 1000 	str.w	r1, [r8]
3400defe:	ed93 0b00 	vldr	d0, [r3]
3400df02:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 3400e160 <_printf_float+0x2a0>
3400df06:	eeb0 7bc0 	vabs.f64	d7, d0
3400df0a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
3400df0e:	eeb4 7b46 	vcmp.f64	d7, d6
3400df12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400df16:	dd24      	ble.n	3400df62 <_printf_float+0xa2>
3400df18:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
3400df1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400df20:	d502      	bpl.n	3400df28 <_printf_float+0x68>
3400df22:	232d      	movs	r3, #45	@ 0x2d
3400df24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3400df28:	498f      	ldr	r1, [pc, #572]	@ (3400e168 <_printf_float+0x2a8>)
3400df2a:	4b90      	ldr	r3, [pc, #576]	@ (3400e16c <_printf_float+0x2ac>)
3400df2c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
3400df30:	bf8c      	ite	hi
3400df32:	4688      	movhi	r8, r1
3400df34:	4698      	movls	r8, r3
3400df36:	f022 0204 	bic.w	r2, r2, #4
3400df3a:	2303      	movs	r3, #3
3400df3c:	f04f 0a00 	mov.w	sl, #0
3400df40:	6022      	str	r2, [r4, #0]
3400df42:	6123      	str	r3, [r4, #16]
3400df44:	4633      	mov	r3, r6
3400df46:	aa0b      	add	r2, sp, #44	@ 0x2c
3400df48:	4621      	mov	r1, r4
3400df4a:	4628      	mov	r0, r5
3400df4c:	9700      	str	r7, [sp, #0]
3400df4e:	f000 f9d1 	bl	3400e2f4 <_printf_common>
3400df52:	3001      	adds	r0, #1
3400df54:	f040 8089 	bne.w	3400e06a <_printf_float+0x1aa>
3400df58:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400df5c:	b00d      	add	sp, #52	@ 0x34
3400df5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3400df62:	eeb4 0b40 	vcmp.f64	d0, d0
3400df66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400df6a:	d709      	bvc.n	3400df80 <_printf_float+0xc0>
3400df6c:	ee10 3a90 	vmov	r3, s1
3400df70:	497f      	ldr	r1, [pc, #508]	@ (3400e170 <_printf_float+0x2b0>)
3400df72:	2b00      	cmp	r3, #0
3400df74:	bfbc      	itt	lt
3400df76:	232d      	movlt	r3, #45	@ 0x2d
3400df78:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
3400df7c:	4b7d      	ldr	r3, [pc, #500]	@ (3400e174 <_printf_float+0x2b4>)
3400df7e:	e7d5      	b.n	3400df2c <_printf_float+0x6c>
3400df80:	6863      	ldr	r3, [r4, #4]
3400df82:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
3400df86:	1c59      	adds	r1, r3, #1
3400df88:	d139      	bne.n	3400dffe <_printf_float+0x13e>
3400df8a:	2306      	movs	r3, #6
3400df8c:	6063      	str	r3, [r4, #4]
3400df8e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
3400df92:	2300      	movs	r3, #0
3400df94:	4628      	mov	r0, r5
3400df96:	6022      	str	r2, [r4, #0]
3400df98:	9303      	str	r3, [sp, #12]
3400df9a:	ab0a      	add	r3, sp, #40	@ 0x28
3400df9c:	e9cd 9301 	strd	r9, r3, [sp, #4]
3400dfa0:	ab09      	add	r3, sp, #36	@ 0x24
3400dfa2:	9300      	str	r3, [sp, #0]
3400dfa4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
3400dfa8:	6861      	ldr	r1, [r4, #4]
3400dfaa:	f7ff fef9 	bl	3400dda0 <__cvt>
3400dfae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
3400dfb2:	4680      	mov	r8, r0
3400dfb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
3400dfb6:	d129      	bne.n	3400e00c <_printf_float+0x14c>
3400dfb8:	1cc8      	adds	r0, r1, #3
3400dfba:	db02      	blt.n	3400dfc2 <_printf_float+0x102>
3400dfbc:	6863      	ldr	r3, [r4, #4]
3400dfbe:	4299      	cmp	r1, r3
3400dfc0:	dd41      	ble.n	3400e046 <_printf_float+0x186>
3400dfc2:	f1a9 0902 	sub.w	r9, r9, #2
3400dfc6:	fa5f f989 	uxtb.w	r9, r9
3400dfca:	3901      	subs	r1, #1
3400dfcc:	464a      	mov	r2, r9
3400dfce:	f104 0050 	add.w	r0, r4, #80	@ 0x50
3400dfd2:	9109      	str	r1, [sp, #36]	@ 0x24
3400dfd4:	f7ff ff38 	bl	3400de48 <__exponent>
3400dfd8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
3400dfda:	4682      	mov	sl, r0
3400dfdc:	1813      	adds	r3, r2, r0
3400dfde:	2a01      	cmp	r2, #1
3400dfe0:	6123      	str	r3, [r4, #16]
3400dfe2:	dc02      	bgt.n	3400dfea <_printf_float+0x12a>
3400dfe4:	6822      	ldr	r2, [r4, #0]
3400dfe6:	07d2      	lsls	r2, r2, #31
3400dfe8:	d501      	bpl.n	3400dfee <_printf_float+0x12e>
3400dfea:	3301      	adds	r3, #1
3400dfec:	6123      	str	r3, [r4, #16]
3400dfee:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
3400dff2:	2b00      	cmp	r3, #0
3400dff4:	d0a6      	beq.n	3400df44 <_printf_float+0x84>
3400dff6:	232d      	movs	r3, #45	@ 0x2d
3400dff8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3400dffc:	e7a2      	b.n	3400df44 <_printf_float+0x84>
3400dffe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
3400e002:	d1c4      	bne.n	3400df8e <_printf_float+0xce>
3400e004:	2b00      	cmp	r3, #0
3400e006:	d1c2      	bne.n	3400df8e <_printf_float+0xce>
3400e008:	2301      	movs	r3, #1
3400e00a:	e7bf      	b.n	3400df8c <_printf_float+0xcc>
3400e00c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
3400e010:	d9db      	bls.n	3400dfca <_printf_float+0x10a>
3400e012:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
3400e016:	d118      	bne.n	3400e04a <_printf_float+0x18a>
3400e018:	2900      	cmp	r1, #0
3400e01a:	6863      	ldr	r3, [r4, #4]
3400e01c:	dd0b      	ble.n	3400e036 <_printf_float+0x176>
3400e01e:	6121      	str	r1, [r4, #16]
3400e020:	b913      	cbnz	r3, 3400e028 <_printf_float+0x168>
3400e022:	6822      	ldr	r2, [r4, #0]
3400e024:	07d0      	lsls	r0, r2, #31
3400e026:	d502      	bpl.n	3400e02e <_printf_float+0x16e>
3400e028:	3301      	adds	r3, #1
3400e02a:	440b      	add	r3, r1
3400e02c:	6123      	str	r3, [r4, #16]
3400e02e:	f04f 0a00 	mov.w	sl, #0
3400e032:	65a1      	str	r1, [r4, #88]	@ 0x58
3400e034:	e7db      	b.n	3400dfee <_printf_float+0x12e>
3400e036:	b913      	cbnz	r3, 3400e03e <_printf_float+0x17e>
3400e038:	6822      	ldr	r2, [r4, #0]
3400e03a:	07d2      	lsls	r2, r2, #31
3400e03c:	d501      	bpl.n	3400e042 <_printf_float+0x182>
3400e03e:	3302      	adds	r3, #2
3400e040:	e7f4      	b.n	3400e02c <_printf_float+0x16c>
3400e042:	2301      	movs	r3, #1
3400e044:	e7f2      	b.n	3400e02c <_printf_float+0x16c>
3400e046:	f04f 0967 	mov.w	r9, #103	@ 0x67
3400e04a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3400e04c:	4299      	cmp	r1, r3
3400e04e:	db05      	blt.n	3400e05c <_printf_float+0x19c>
3400e050:	6823      	ldr	r3, [r4, #0]
3400e052:	6121      	str	r1, [r4, #16]
3400e054:	07d8      	lsls	r0, r3, #31
3400e056:	d5ea      	bpl.n	3400e02e <_printf_float+0x16e>
3400e058:	1c4b      	adds	r3, r1, #1
3400e05a:	e7e7      	b.n	3400e02c <_printf_float+0x16c>
3400e05c:	2900      	cmp	r1, #0
3400e05e:	bfd4      	ite	le
3400e060:	f1c1 0202 	rsble	r2, r1, #2
3400e064:	2201      	movgt	r2, #1
3400e066:	4413      	add	r3, r2
3400e068:	e7e0      	b.n	3400e02c <_printf_float+0x16c>
3400e06a:	6823      	ldr	r3, [r4, #0]
3400e06c:	055a      	lsls	r2, r3, #21
3400e06e:	d407      	bmi.n	3400e080 <_printf_float+0x1c0>
3400e070:	6923      	ldr	r3, [r4, #16]
3400e072:	4642      	mov	r2, r8
3400e074:	4631      	mov	r1, r6
3400e076:	4628      	mov	r0, r5
3400e078:	47b8      	blx	r7
3400e07a:	3001      	adds	r0, #1
3400e07c:	d12a      	bne.n	3400e0d4 <_printf_float+0x214>
3400e07e:	e76b      	b.n	3400df58 <_printf_float+0x98>
3400e080:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
3400e084:	f240 80e0 	bls.w	3400e248 <_printf_float+0x388>
3400e088:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
3400e08c:	eeb5 7b40 	vcmp.f64	d7, #0.0
3400e090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400e094:	d133      	bne.n	3400e0fe <_printf_float+0x23e>
3400e096:	2301      	movs	r3, #1
3400e098:	4a37      	ldr	r2, [pc, #220]	@ (3400e178 <_printf_float+0x2b8>)
3400e09a:	4631      	mov	r1, r6
3400e09c:	4628      	mov	r0, r5
3400e09e:	47b8      	blx	r7
3400e0a0:	3001      	adds	r0, #1
3400e0a2:	f43f af59 	beq.w	3400df58 <_printf_float+0x98>
3400e0a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
3400e0aa:	4543      	cmp	r3, r8
3400e0ac:	db02      	blt.n	3400e0b4 <_printf_float+0x1f4>
3400e0ae:	6823      	ldr	r3, [r4, #0]
3400e0b0:	07d8      	lsls	r0, r3, #31
3400e0b2:	d50f      	bpl.n	3400e0d4 <_printf_float+0x214>
3400e0b4:	9b05      	ldr	r3, [sp, #20]
3400e0b6:	465a      	mov	r2, fp
3400e0b8:	4631      	mov	r1, r6
3400e0ba:	4628      	mov	r0, r5
3400e0bc:	47b8      	blx	r7
3400e0be:	3001      	adds	r0, #1
3400e0c0:	f43f af4a 	beq.w	3400df58 <_printf_float+0x98>
3400e0c4:	f04f 0900 	mov.w	r9, #0
3400e0c8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
3400e0cc:	f104 0a1a 	add.w	sl, r4, #26
3400e0d0:	45c8      	cmp	r8, r9
3400e0d2:	dc09      	bgt.n	3400e0e8 <_printf_float+0x228>
3400e0d4:	6823      	ldr	r3, [r4, #0]
3400e0d6:	079b      	lsls	r3, r3, #30
3400e0d8:	f100 8107 	bmi.w	3400e2ea <_printf_float+0x42a>
3400e0dc:	68e0      	ldr	r0, [r4, #12]
3400e0de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3400e0e0:	4298      	cmp	r0, r3
3400e0e2:	bfb8      	it	lt
3400e0e4:	4618      	movlt	r0, r3
3400e0e6:	e739      	b.n	3400df5c <_printf_float+0x9c>
3400e0e8:	2301      	movs	r3, #1
3400e0ea:	4652      	mov	r2, sl
3400e0ec:	4631      	mov	r1, r6
3400e0ee:	4628      	mov	r0, r5
3400e0f0:	47b8      	blx	r7
3400e0f2:	3001      	adds	r0, #1
3400e0f4:	f43f af30 	beq.w	3400df58 <_printf_float+0x98>
3400e0f8:	f109 0901 	add.w	r9, r9, #1
3400e0fc:	e7e8      	b.n	3400e0d0 <_printf_float+0x210>
3400e0fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400e100:	2b00      	cmp	r3, #0
3400e102:	dc3b      	bgt.n	3400e17c <_printf_float+0x2bc>
3400e104:	2301      	movs	r3, #1
3400e106:	4a1c      	ldr	r2, [pc, #112]	@ (3400e178 <_printf_float+0x2b8>)
3400e108:	4631      	mov	r1, r6
3400e10a:	4628      	mov	r0, r5
3400e10c:	47b8      	blx	r7
3400e10e:	3001      	adds	r0, #1
3400e110:	f43f af22 	beq.w	3400df58 <_printf_float+0x98>
3400e114:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
3400e118:	ea59 0303 	orrs.w	r3, r9, r3
3400e11c:	d102      	bne.n	3400e124 <_printf_float+0x264>
3400e11e:	6823      	ldr	r3, [r4, #0]
3400e120:	07d9      	lsls	r1, r3, #31
3400e122:	d5d7      	bpl.n	3400e0d4 <_printf_float+0x214>
3400e124:	9b05      	ldr	r3, [sp, #20]
3400e126:	465a      	mov	r2, fp
3400e128:	4631      	mov	r1, r6
3400e12a:	4628      	mov	r0, r5
3400e12c:	47b8      	blx	r7
3400e12e:	3001      	adds	r0, #1
3400e130:	f43f af12 	beq.w	3400df58 <_printf_float+0x98>
3400e134:	f04f 0a00 	mov.w	sl, #0
3400e138:	f104 0b1a 	add.w	fp, r4, #26
3400e13c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400e13e:	425b      	negs	r3, r3
3400e140:	4553      	cmp	r3, sl
3400e142:	dc01      	bgt.n	3400e148 <_printf_float+0x288>
3400e144:	464b      	mov	r3, r9
3400e146:	e794      	b.n	3400e072 <_printf_float+0x1b2>
3400e148:	2301      	movs	r3, #1
3400e14a:	465a      	mov	r2, fp
3400e14c:	4631      	mov	r1, r6
3400e14e:	4628      	mov	r0, r5
3400e150:	47b8      	blx	r7
3400e152:	3001      	adds	r0, #1
3400e154:	f43f af00 	beq.w	3400df58 <_printf_float+0x98>
3400e158:	f10a 0a01 	add.w	sl, sl, #1
3400e15c:	e7ee      	b.n	3400e13c <_printf_float+0x27c>
3400e15e:	bf00      	nop
3400e160:	ffffffff 	.word	0xffffffff
3400e164:	7fefffff 	.word	0x7fefffff
3400e168:	34011e39 	.word	0x34011e39
3400e16c:	34011e35 	.word	0x34011e35
3400e170:	34011e41 	.word	0x34011e41
3400e174:	34011e3d 	.word	0x34011e3d
3400e178:	340116d1 	.word	0x340116d1
3400e17c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3400e17e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
3400e182:	4553      	cmp	r3, sl
3400e184:	bfa8      	it	ge
3400e186:	4653      	movge	r3, sl
3400e188:	2b00      	cmp	r3, #0
3400e18a:	4699      	mov	r9, r3
3400e18c:	dc37      	bgt.n	3400e1fe <_printf_float+0x33e>
3400e18e:	2300      	movs	r3, #0
3400e190:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
3400e194:	f104 021a 	add.w	r2, r4, #26
3400e198:	9307      	str	r3, [sp, #28]
3400e19a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
3400e19c:	9907      	ldr	r1, [sp, #28]
3400e19e:	9306      	str	r3, [sp, #24]
3400e1a0:	eba3 0309 	sub.w	r3, r3, r9
3400e1a4:	428b      	cmp	r3, r1
3400e1a6:	dc31      	bgt.n	3400e20c <_printf_float+0x34c>
3400e1a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400e1aa:	459a      	cmp	sl, r3
3400e1ac:	dc3b      	bgt.n	3400e226 <_printf_float+0x366>
3400e1ae:	6823      	ldr	r3, [r4, #0]
3400e1b0:	07da      	lsls	r2, r3, #31
3400e1b2:	d438      	bmi.n	3400e226 <_printf_float+0x366>
3400e1b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400e1b6:	ebaa 0903 	sub.w	r9, sl, r3
3400e1ba:	9b06      	ldr	r3, [sp, #24]
3400e1bc:	ebaa 0303 	sub.w	r3, sl, r3
3400e1c0:	4599      	cmp	r9, r3
3400e1c2:	bfa8      	it	ge
3400e1c4:	4699      	movge	r9, r3
3400e1c6:	f1b9 0f00 	cmp.w	r9, #0
3400e1ca:	dc34      	bgt.n	3400e236 <_printf_float+0x376>
3400e1cc:	f04f 0800 	mov.w	r8, #0
3400e1d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
3400e1d4:	f104 0b1a 	add.w	fp, r4, #26
3400e1d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400e1da:	ebaa 0303 	sub.w	r3, sl, r3
3400e1de:	eba3 0309 	sub.w	r3, r3, r9
3400e1e2:	4543      	cmp	r3, r8
3400e1e4:	f77f af76 	ble.w	3400e0d4 <_printf_float+0x214>
3400e1e8:	2301      	movs	r3, #1
3400e1ea:	465a      	mov	r2, fp
3400e1ec:	4631      	mov	r1, r6
3400e1ee:	4628      	mov	r0, r5
3400e1f0:	47b8      	blx	r7
3400e1f2:	3001      	adds	r0, #1
3400e1f4:	f43f aeb0 	beq.w	3400df58 <_printf_float+0x98>
3400e1f8:	f108 0801 	add.w	r8, r8, #1
3400e1fc:	e7ec      	b.n	3400e1d8 <_printf_float+0x318>
3400e1fe:	4642      	mov	r2, r8
3400e200:	4631      	mov	r1, r6
3400e202:	4628      	mov	r0, r5
3400e204:	47b8      	blx	r7
3400e206:	3001      	adds	r0, #1
3400e208:	d1c1      	bne.n	3400e18e <_printf_float+0x2ce>
3400e20a:	e6a5      	b.n	3400df58 <_printf_float+0x98>
3400e20c:	2301      	movs	r3, #1
3400e20e:	4631      	mov	r1, r6
3400e210:	4628      	mov	r0, r5
3400e212:	9206      	str	r2, [sp, #24]
3400e214:	47b8      	blx	r7
3400e216:	3001      	adds	r0, #1
3400e218:	f43f ae9e 	beq.w	3400df58 <_printf_float+0x98>
3400e21c:	9b07      	ldr	r3, [sp, #28]
3400e21e:	9a06      	ldr	r2, [sp, #24]
3400e220:	3301      	adds	r3, #1
3400e222:	9307      	str	r3, [sp, #28]
3400e224:	e7b9      	b.n	3400e19a <_printf_float+0x2da>
3400e226:	9b05      	ldr	r3, [sp, #20]
3400e228:	465a      	mov	r2, fp
3400e22a:	4631      	mov	r1, r6
3400e22c:	4628      	mov	r0, r5
3400e22e:	47b8      	blx	r7
3400e230:	3001      	adds	r0, #1
3400e232:	d1bf      	bne.n	3400e1b4 <_printf_float+0x2f4>
3400e234:	e690      	b.n	3400df58 <_printf_float+0x98>
3400e236:	9a06      	ldr	r2, [sp, #24]
3400e238:	464b      	mov	r3, r9
3400e23a:	4631      	mov	r1, r6
3400e23c:	4628      	mov	r0, r5
3400e23e:	4442      	add	r2, r8
3400e240:	47b8      	blx	r7
3400e242:	3001      	adds	r0, #1
3400e244:	d1c2      	bne.n	3400e1cc <_printf_float+0x30c>
3400e246:	e687      	b.n	3400df58 <_printf_float+0x98>
3400e248:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
3400e24c:	f1b9 0f01 	cmp.w	r9, #1
3400e250:	dc01      	bgt.n	3400e256 <_printf_float+0x396>
3400e252:	07db      	lsls	r3, r3, #31
3400e254:	d536      	bpl.n	3400e2c4 <_printf_float+0x404>
3400e256:	2301      	movs	r3, #1
3400e258:	4642      	mov	r2, r8
3400e25a:	4631      	mov	r1, r6
3400e25c:	4628      	mov	r0, r5
3400e25e:	47b8      	blx	r7
3400e260:	3001      	adds	r0, #1
3400e262:	f43f ae79 	beq.w	3400df58 <_printf_float+0x98>
3400e266:	9b05      	ldr	r3, [sp, #20]
3400e268:	465a      	mov	r2, fp
3400e26a:	4631      	mov	r1, r6
3400e26c:	4628      	mov	r0, r5
3400e26e:	47b8      	blx	r7
3400e270:	3001      	adds	r0, #1
3400e272:	f43f ae71 	beq.w	3400df58 <_printf_float+0x98>
3400e276:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
3400e27a:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
3400e27e:	eeb5 7b40 	vcmp.f64	d7, #0.0
3400e282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400e286:	d018      	beq.n	3400e2ba <_printf_float+0x3fa>
3400e288:	464b      	mov	r3, r9
3400e28a:	f108 0201 	add.w	r2, r8, #1
3400e28e:	4631      	mov	r1, r6
3400e290:	4628      	mov	r0, r5
3400e292:	47b8      	blx	r7
3400e294:	3001      	adds	r0, #1
3400e296:	d10c      	bne.n	3400e2b2 <_printf_float+0x3f2>
3400e298:	e65e      	b.n	3400df58 <_printf_float+0x98>
3400e29a:	2301      	movs	r3, #1
3400e29c:	465a      	mov	r2, fp
3400e29e:	4631      	mov	r1, r6
3400e2a0:	4628      	mov	r0, r5
3400e2a2:	47b8      	blx	r7
3400e2a4:	3001      	adds	r0, #1
3400e2a6:	f43f ae57 	beq.w	3400df58 <_printf_float+0x98>
3400e2aa:	f108 0801 	add.w	r8, r8, #1
3400e2ae:	45c8      	cmp	r8, r9
3400e2b0:	dbf3      	blt.n	3400e29a <_printf_float+0x3da>
3400e2b2:	4653      	mov	r3, sl
3400e2b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
3400e2b8:	e6dc      	b.n	3400e074 <_printf_float+0x1b4>
3400e2ba:	f04f 0800 	mov.w	r8, #0
3400e2be:	f104 0b1a 	add.w	fp, r4, #26
3400e2c2:	e7f4      	b.n	3400e2ae <_printf_float+0x3ee>
3400e2c4:	2301      	movs	r3, #1
3400e2c6:	4642      	mov	r2, r8
3400e2c8:	e7e1      	b.n	3400e28e <_printf_float+0x3ce>
3400e2ca:	2301      	movs	r3, #1
3400e2cc:	464a      	mov	r2, r9
3400e2ce:	4631      	mov	r1, r6
3400e2d0:	4628      	mov	r0, r5
3400e2d2:	47b8      	blx	r7
3400e2d4:	3001      	adds	r0, #1
3400e2d6:	f43f ae3f 	beq.w	3400df58 <_printf_float+0x98>
3400e2da:	f108 0801 	add.w	r8, r8, #1
3400e2de:	68e3      	ldr	r3, [r4, #12]
3400e2e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
3400e2e2:	1a5b      	subs	r3, r3, r1
3400e2e4:	4543      	cmp	r3, r8
3400e2e6:	dcf0      	bgt.n	3400e2ca <_printf_float+0x40a>
3400e2e8:	e6f8      	b.n	3400e0dc <_printf_float+0x21c>
3400e2ea:	f04f 0800 	mov.w	r8, #0
3400e2ee:	f104 0919 	add.w	r9, r4, #25
3400e2f2:	e7f4      	b.n	3400e2de <_printf_float+0x41e>

3400e2f4 <_printf_common>:
3400e2f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
3400e2f8:	4616      	mov	r6, r2
3400e2fa:	4698      	mov	r8, r3
3400e2fc:	688a      	ldr	r2, [r1, #8]
3400e2fe:	4607      	mov	r7, r0
3400e300:	690b      	ldr	r3, [r1, #16]
3400e302:	460c      	mov	r4, r1
3400e304:	f8dd 9020 	ldr.w	r9, [sp, #32]
3400e308:	4293      	cmp	r3, r2
3400e30a:	bfb8      	it	lt
3400e30c:	4613      	movlt	r3, r2
3400e30e:	6033      	str	r3, [r6, #0]
3400e310:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
3400e314:	b10a      	cbz	r2, 3400e31a <_printf_common+0x26>
3400e316:	3301      	adds	r3, #1
3400e318:	6033      	str	r3, [r6, #0]
3400e31a:	6823      	ldr	r3, [r4, #0]
3400e31c:	0699      	lsls	r1, r3, #26
3400e31e:	bf42      	ittt	mi
3400e320:	6833      	ldrmi	r3, [r6, #0]
3400e322:	3302      	addmi	r3, #2
3400e324:	6033      	strmi	r3, [r6, #0]
3400e326:	6825      	ldr	r5, [r4, #0]
3400e328:	f015 0506 	ands.w	r5, r5, #6
3400e32c:	d106      	bne.n	3400e33c <_printf_common+0x48>
3400e32e:	f104 0a19 	add.w	sl, r4, #25
3400e332:	68e3      	ldr	r3, [r4, #12]
3400e334:	6832      	ldr	r2, [r6, #0]
3400e336:	1a9b      	subs	r3, r3, r2
3400e338:	42ab      	cmp	r3, r5
3400e33a:	dc2b      	bgt.n	3400e394 <_printf_common+0xa0>
3400e33c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
3400e340:	6822      	ldr	r2, [r4, #0]
3400e342:	3b00      	subs	r3, #0
3400e344:	bf18      	it	ne
3400e346:	2301      	movne	r3, #1
3400e348:	0692      	lsls	r2, r2, #26
3400e34a:	d430      	bmi.n	3400e3ae <_printf_common+0xba>
3400e34c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
3400e350:	4641      	mov	r1, r8
3400e352:	4638      	mov	r0, r7
3400e354:	47c8      	blx	r9
3400e356:	3001      	adds	r0, #1
3400e358:	d023      	beq.n	3400e3a2 <_printf_common+0xae>
3400e35a:	6823      	ldr	r3, [r4, #0]
3400e35c:	341a      	adds	r4, #26
3400e35e:	f854 2c0a 	ldr.w	r2, [r4, #-10]
3400e362:	f003 0306 	and.w	r3, r3, #6
3400e366:	2b04      	cmp	r3, #4
3400e368:	bf0a      	itet	eq
3400e36a:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
3400e36e:	2500      	movne	r5, #0
3400e370:	6833      	ldreq	r3, [r6, #0]
3400e372:	f04f 0600 	mov.w	r6, #0
3400e376:	bf08      	it	eq
3400e378:	1aed      	subeq	r5, r5, r3
3400e37a:	f854 3c12 	ldr.w	r3, [r4, #-18]
3400e37e:	bf08      	it	eq
3400e380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
3400e384:	4293      	cmp	r3, r2
3400e386:	bfc4      	itt	gt
3400e388:	1a9b      	subgt	r3, r3, r2
3400e38a:	18ed      	addgt	r5, r5, r3
3400e38c:	42b5      	cmp	r5, r6
3400e38e:	d11a      	bne.n	3400e3c6 <_printf_common+0xd2>
3400e390:	2000      	movs	r0, #0
3400e392:	e008      	b.n	3400e3a6 <_printf_common+0xb2>
3400e394:	2301      	movs	r3, #1
3400e396:	4652      	mov	r2, sl
3400e398:	4641      	mov	r1, r8
3400e39a:	4638      	mov	r0, r7
3400e39c:	47c8      	blx	r9
3400e39e:	3001      	adds	r0, #1
3400e3a0:	d103      	bne.n	3400e3aa <_printf_common+0xb6>
3400e3a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400e3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3400e3aa:	3501      	adds	r5, #1
3400e3ac:	e7c1      	b.n	3400e332 <_printf_common+0x3e>
3400e3ae:	18e1      	adds	r1, r4, r3
3400e3b0:	1c5a      	adds	r2, r3, #1
3400e3b2:	2030      	movs	r0, #48	@ 0x30
3400e3b4:	3302      	adds	r3, #2
3400e3b6:	4422      	add	r2, r4
3400e3b8:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
3400e3bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
3400e3c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
3400e3c4:	e7c2      	b.n	3400e34c <_printf_common+0x58>
3400e3c6:	2301      	movs	r3, #1
3400e3c8:	4622      	mov	r2, r4
3400e3ca:	4641      	mov	r1, r8
3400e3cc:	4638      	mov	r0, r7
3400e3ce:	47c8      	blx	r9
3400e3d0:	3001      	adds	r0, #1
3400e3d2:	d0e6      	beq.n	3400e3a2 <_printf_common+0xae>
3400e3d4:	3601      	adds	r6, #1
3400e3d6:	e7d9      	b.n	3400e38c <_printf_common+0x98>

3400e3d8 <_printf_i>:
3400e3d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
3400e3dc:	7e0f      	ldrb	r7, [r1, #24]
3400e3de:	4691      	mov	r9, r2
3400e3e0:	4680      	mov	r8, r0
3400e3e2:	460c      	mov	r4, r1
3400e3e4:	2f78      	cmp	r7, #120	@ 0x78
3400e3e6:	469a      	mov	sl, r3
3400e3e8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
3400e3ea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
3400e3ee:	d807      	bhi.n	3400e400 <_printf_i+0x28>
3400e3f0:	2f62      	cmp	r7, #98	@ 0x62
3400e3f2:	d80a      	bhi.n	3400e40a <_printf_i+0x32>
3400e3f4:	2f00      	cmp	r7, #0
3400e3f6:	f000 80d1 	beq.w	3400e59c <_printf_i+0x1c4>
3400e3fa:	2f58      	cmp	r7, #88	@ 0x58
3400e3fc:	f000 80b8 	beq.w	3400e570 <_printf_i+0x198>
3400e400:	f104 0642 	add.w	r6, r4, #66	@ 0x42
3400e404:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
3400e408:	e03a      	b.n	3400e480 <_printf_i+0xa8>
3400e40a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
3400e40e:	2b15      	cmp	r3, #21
3400e410:	d8f6      	bhi.n	3400e400 <_printf_i+0x28>
3400e412:	a101      	add	r1, pc, #4	@ (adr r1, 3400e418 <_printf_i+0x40>)
3400e414:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
3400e418:	3400e471 	.word	0x3400e471
3400e41c:	3400e485 	.word	0x3400e485
3400e420:	3400e401 	.word	0x3400e401
3400e424:	3400e401 	.word	0x3400e401
3400e428:	3400e401 	.word	0x3400e401
3400e42c:	3400e401 	.word	0x3400e401
3400e430:	3400e485 	.word	0x3400e485
3400e434:	3400e401 	.word	0x3400e401
3400e438:	3400e401 	.word	0x3400e401
3400e43c:	3400e401 	.word	0x3400e401
3400e440:	3400e401 	.word	0x3400e401
3400e444:	3400e583 	.word	0x3400e583
3400e448:	3400e4af 	.word	0x3400e4af
3400e44c:	3400e53d 	.word	0x3400e53d
3400e450:	3400e401 	.word	0x3400e401
3400e454:	3400e401 	.word	0x3400e401
3400e458:	3400e5a5 	.word	0x3400e5a5
3400e45c:	3400e401 	.word	0x3400e401
3400e460:	3400e4af 	.word	0x3400e4af
3400e464:	3400e401 	.word	0x3400e401
3400e468:	3400e401 	.word	0x3400e401
3400e46c:	3400e545 	.word	0x3400e545
3400e470:	6833      	ldr	r3, [r6, #0]
3400e472:	1d1a      	adds	r2, r3, #4
3400e474:	681b      	ldr	r3, [r3, #0]
3400e476:	6032      	str	r2, [r6, #0]
3400e478:	f104 0642 	add.w	r6, r4, #66	@ 0x42
3400e47c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
3400e480:	2301      	movs	r3, #1
3400e482:	e09c      	b.n	3400e5be <_printf_i+0x1e6>
3400e484:	6833      	ldr	r3, [r6, #0]
3400e486:	6820      	ldr	r0, [r4, #0]
3400e488:	1d19      	adds	r1, r3, #4
3400e48a:	6031      	str	r1, [r6, #0]
3400e48c:	0606      	lsls	r6, r0, #24
3400e48e:	d501      	bpl.n	3400e494 <_printf_i+0xbc>
3400e490:	681d      	ldr	r5, [r3, #0]
3400e492:	e003      	b.n	3400e49c <_printf_i+0xc4>
3400e494:	0645      	lsls	r5, r0, #25
3400e496:	d5fb      	bpl.n	3400e490 <_printf_i+0xb8>
3400e498:	f9b3 5000 	ldrsh.w	r5, [r3]
3400e49c:	2d00      	cmp	r5, #0
3400e49e:	da03      	bge.n	3400e4a8 <_printf_i+0xd0>
3400e4a0:	232d      	movs	r3, #45	@ 0x2d
3400e4a2:	426d      	negs	r5, r5
3400e4a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3400e4a8:	4858      	ldr	r0, [pc, #352]	@ (3400e60c <_printf_i+0x234>)
3400e4aa:	230a      	movs	r3, #10
3400e4ac:	e011      	b.n	3400e4d2 <_printf_i+0xfa>
3400e4ae:	6821      	ldr	r1, [r4, #0]
3400e4b0:	6833      	ldr	r3, [r6, #0]
3400e4b2:	0608      	lsls	r0, r1, #24
3400e4b4:	f853 5b04 	ldr.w	r5, [r3], #4
3400e4b8:	d402      	bmi.n	3400e4c0 <_printf_i+0xe8>
3400e4ba:	0649      	lsls	r1, r1, #25
3400e4bc:	bf48      	it	mi
3400e4be:	b2ad      	uxthmi	r5, r5
3400e4c0:	2f6f      	cmp	r7, #111	@ 0x6f
3400e4c2:	6033      	str	r3, [r6, #0]
3400e4c4:	4851      	ldr	r0, [pc, #324]	@ (3400e60c <_printf_i+0x234>)
3400e4c6:	bf14      	ite	ne
3400e4c8:	230a      	movne	r3, #10
3400e4ca:	2308      	moveq	r3, #8
3400e4cc:	2100      	movs	r1, #0
3400e4ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
3400e4d2:	6866      	ldr	r6, [r4, #4]
3400e4d4:	2e00      	cmp	r6, #0
3400e4d6:	60a6      	str	r6, [r4, #8]
3400e4d8:	db05      	blt.n	3400e4e6 <_printf_i+0x10e>
3400e4da:	6821      	ldr	r1, [r4, #0]
3400e4dc:	432e      	orrs	r6, r5
3400e4de:	f021 0104 	bic.w	r1, r1, #4
3400e4e2:	6021      	str	r1, [r4, #0]
3400e4e4:	d04b      	beq.n	3400e57e <_printf_i+0x1a6>
3400e4e6:	4616      	mov	r6, r2
3400e4e8:	fbb5 f1f3 	udiv	r1, r5, r3
3400e4ec:	fb03 5711 	mls	r7, r3, r1, r5
3400e4f0:	5dc7      	ldrb	r7, [r0, r7]
3400e4f2:	f806 7d01 	strb.w	r7, [r6, #-1]!
3400e4f6:	462f      	mov	r7, r5
3400e4f8:	460d      	mov	r5, r1
3400e4fa:	42bb      	cmp	r3, r7
3400e4fc:	d9f4      	bls.n	3400e4e8 <_printf_i+0x110>
3400e4fe:	2b08      	cmp	r3, #8
3400e500:	d10b      	bne.n	3400e51a <_printf_i+0x142>
3400e502:	6823      	ldr	r3, [r4, #0]
3400e504:	07df      	lsls	r7, r3, #31
3400e506:	d508      	bpl.n	3400e51a <_printf_i+0x142>
3400e508:	6923      	ldr	r3, [r4, #16]
3400e50a:	6861      	ldr	r1, [r4, #4]
3400e50c:	4299      	cmp	r1, r3
3400e50e:	bfde      	ittt	le
3400e510:	2330      	movle	r3, #48	@ 0x30
3400e512:	f806 3c01 	strble.w	r3, [r6, #-1]
3400e516:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
3400e51a:	1b92      	subs	r2, r2, r6
3400e51c:	6122      	str	r2, [r4, #16]
3400e51e:	464b      	mov	r3, r9
3400e520:	aa03      	add	r2, sp, #12
3400e522:	4621      	mov	r1, r4
3400e524:	4640      	mov	r0, r8
3400e526:	f8cd a000 	str.w	sl, [sp]
3400e52a:	f7ff fee3 	bl	3400e2f4 <_printf_common>
3400e52e:	3001      	adds	r0, #1
3400e530:	d14a      	bne.n	3400e5c8 <_printf_i+0x1f0>
3400e532:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400e536:	b004      	add	sp, #16
3400e538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3400e53c:	6823      	ldr	r3, [r4, #0]
3400e53e:	f043 0320 	orr.w	r3, r3, #32
3400e542:	6023      	str	r3, [r4, #0]
3400e544:	2778      	movs	r7, #120	@ 0x78
3400e546:	4832      	ldr	r0, [pc, #200]	@ (3400e610 <_printf_i+0x238>)
3400e548:	6823      	ldr	r3, [r4, #0]
3400e54a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
3400e54e:	061f      	lsls	r7, r3, #24
3400e550:	6831      	ldr	r1, [r6, #0]
3400e552:	f851 5b04 	ldr.w	r5, [r1], #4
3400e556:	d402      	bmi.n	3400e55e <_printf_i+0x186>
3400e558:	065f      	lsls	r7, r3, #25
3400e55a:	bf48      	it	mi
3400e55c:	b2ad      	uxthmi	r5, r5
3400e55e:	6031      	str	r1, [r6, #0]
3400e560:	07d9      	lsls	r1, r3, #31
3400e562:	bf44      	itt	mi
3400e564:	f043 0320 	orrmi.w	r3, r3, #32
3400e568:	6023      	strmi	r3, [r4, #0]
3400e56a:	b11d      	cbz	r5, 3400e574 <_printf_i+0x19c>
3400e56c:	2310      	movs	r3, #16
3400e56e:	e7ad      	b.n	3400e4cc <_printf_i+0xf4>
3400e570:	4826      	ldr	r0, [pc, #152]	@ (3400e60c <_printf_i+0x234>)
3400e572:	e7e9      	b.n	3400e548 <_printf_i+0x170>
3400e574:	6823      	ldr	r3, [r4, #0]
3400e576:	f023 0320 	bic.w	r3, r3, #32
3400e57a:	6023      	str	r3, [r4, #0]
3400e57c:	e7f6      	b.n	3400e56c <_printf_i+0x194>
3400e57e:	4616      	mov	r6, r2
3400e580:	e7bd      	b.n	3400e4fe <_printf_i+0x126>
3400e582:	6833      	ldr	r3, [r6, #0]
3400e584:	6825      	ldr	r5, [r4, #0]
3400e586:	1d18      	adds	r0, r3, #4
3400e588:	6961      	ldr	r1, [r4, #20]
3400e58a:	6030      	str	r0, [r6, #0]
3400e58c:	062e      	lsls	r6, r5, #24
3400e58e:	681b      	ldr	r3, [r3, #0]
3400e590:	d501      	bpl.n	3400e596 <_printf_i+0x1be>
3400e592:	6019      	str	r1, [r3, #0]
3400e594:	e002      	b.n	3400e59c <_printf_i+0x1c4>
3400e596:	0668      	lsls	r0, r5, #25
3400e598:	d5fb      	bpl.n	3400e592 <_printf_i+0x1ba>
3400e59a:	8019      	strh	r1, [r3, #0]
3400e59c:	2300      	movs	r3, #0
3400e59e:	4616      	mov	r6, r2
3400e5a0:	6123      	str	r3, [r4, #16]
3400e5a2:	e7bc      	b.n	3400e51e <_printf_i+0x146>
3400e5a4:	6833      	ldr	r3, [r6, #0]
3400e5a6:	2100      	movs	r1, #0
3400e5a8:	1d1a      	adds	r2, r3, #4
3400e5aa:	6032      	str	r2, [r6, #0]
3400e5ac:	681e      	ldr	r6, [r3, #0]
3400e5ae:	6862      	ldr	r2, [r4, #4]
3400e5b0:	4630      	mov	r0, r6
3400e5b2:	f000 fd8c 	bl	3400f0ce <memchr>
3400e5b6:	b108      	cbz	r0, 3400e5bc <_printf_i+0x1e4>
3400e5b8:	1b80      	subs	r0, r0, r6
3400e5ba:	6060      	str	r0, [r4, #4]
3400e5bc:	6863      	ldr	r3, [r4, #4]
3400e5be:	6123      	str	r3, [r4, #16]
3400e5c0:	2300      	movs	r3, #0
3400e5c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
3400e5c6:	e7aa      	b.n	3400e51e <_printf_i+0x146>
3400e5c8:	6923      	ldr	r3, [r4, #16]
3400e5ca:	4632      	mov	r2, r6
3400e5cc:	4649      	mov	r1, r9
3400e5ce:	4640      	mov	r0, r8
3400e5d0:	47d0      	blx	sl
3400e5d2:	3001      	adds	r0, #1
3400e5d4:	d0ad      	beq.n	3400e532 <_printf_i+0x15a>
3400e5d6:	6823      	ldr	r3, [r4, #0]
3400e5d8:	079b      	lsls	r3, r3, #30
3400e5da:	d413      	bmi.n	3400e604 <_printf_i+0x22c>
3400e5dc:	68e0      	ldr	r0, [r4, #12]
3400e5de:	9b03      	ldr	r3, [sp, #12]
3400e5e0:	4298      	cmp	r0, r3
3400e5e2:	bfb8      	it	lt
3400e5e4:	4618      	movlt	r0, r3
3400e5e6:	e7a6      	b.n	3400e536 <_printf_i+0x15e>
3400e5e8:	2301      	movs	r3, #1
3400e5ea:	4632      	mov	r2, r6
3400e5ec:	4649      	mov	r1, r9
3400e5ee:	4640      	mov	r0, r8
3400e5f0:	47d0      	blx	sl
3400e5f2:	3001      	adds	r0, #1
3400e5f4:	d09d      	beq.n	3400e532 <_printf_i+0x15a>
3400e5f6:	3501      	adds	r5, #1
3400e5f8:	68e3      	ldr	r3, [r4, #12]
3400e5fa:	9903      	ldr	r1, [sp, #12]
3400e5fc:	1a5b      	subs	r3, r3, r1
3400e5fe:	42ab      	cmp	r3, r5
3400e600:	dcf2      	bgt.n	3400e5e8 <_printf_i+0x210>
3400e602:	e7eb      	b.n	3400e5dc <_printf_i+0x204>
3400e604:	2500      	movs	r5, #0
3400e606:	f104 0619 	add.w	r6, r4, #25
3400e60a:	e7f5      	b.n	3400e5f8 <_printf_i+0x220>
3400e60c:	34011e45 	.word	0x34011e45
3400e610:	34011e56 	.word	0x34011e56

3400e614 <__sflush_r>:
3400e614:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
3400e618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400e61c:	0716      	lsls	r6, r2, #28
3400e61e:	4605      	mov	r5, r0
3400e620:	460c      	mov	r4, r1
3400e622:	d454      	bmi.n	3400e6ce <__sflush_r+0xba>
3400e624:	684b      	ldr	r3, [r1, #4]
3400e626:	2b00      	cmp	r3, #0
3400e628:	dc02      	bgt.n	3400e630 <__sflush_r+0x1c>
3400e62a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
3400e62c:	2b00      	cmp	r3, #0
3400e62e:	dd48      	ble.n	3400e6c2 <__sflush_r+0xae>
3400e630:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
3400e632:	2e00      	cmp	r6, #0
3400e634:	d045      	beq.n	3400e6c2 <__sflush_r+0xae>
3400e636:	2300      	movs	r3, #0
3400e638:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
3400e63c:	682f      	ldr	r7, [r5, #0]
3400e63e:	6a21      	ldr	r1, [r4, #32]
3400e640:	602b      	str	r3, [r5, #0]
3400e642:	d030      	beq.n	3400e6a6 <__sflush_r+0x92>
3400e644:	6d62      	ldr	r2, [r4, #84]	@ 0x54
3400e646:	89a3      	ldrh	r3, [r4, #12]
3400e648:	0759      	lsls	r1, r3, #29
3400e64a:	d505      	bpl.n	3400e658 <__sflush_r+0x44>
3400e64c:	6863      	ldr	r3, [r4, #4]
3400e64e:	1ad2      	subs	r2, r2, r3
3400e650:	6b63      	ldr	r3, [r4, #52]	@ 0x34
3400e652:	b10b      	cbz	r3, 3400e658 <__sflush_r+0x44>
3400e654:	6c23      	ldr	r3, [r4, #64]	@ 0x40
3400e656:	1ad2      	subs	r2, r2, r3
3400e658:	2300      	movs	r3, #0
3400e65a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
3400e65c:	6a21      	ldr	r1, [r4, #32]
3400e65e:	4628      	mov	r0, r5
3400e660:	47b0      	blx	r6
3400e662:	1c43      	adds	r3, r0, #1
3400e664:	89a3      	ldrh	r3, [r4, #12]
3400e666:	d106      	bne.n	3400e676 <__sflush_r+0x62>
3400e668:	6829      	ldr	r1, [r5, #0]
3400e66a:	291d      	cmp	r1, #29
3400e66c:	d82b      	bhi.n	3400e6c6 <__sflush_r+0xb2>
3400e66e:	4a2a      	ldr	r2, [pc, #168]	@ (3400e718 <__sflush_r+0x104>)
3400e670:	40ca      	lsrs	r2, r1
3400e672:	07d6      	lsls	r6, r2, #31
3400e674:	d527      	bpl.n	3400e6c6 <__sflush_r+0xb2>
3400e676:	2200      	movs	r2, #0
3400e678:	04d9      	lsls	r1, r3, #19
3400e67a:	6062      	str	r2, [r4, #4]
3400e67c:	6922      	ldr	r2, [r4, #16]
3400e67e:	6022      	str	r2, [r4, #0]
3400e680:	d504      	bpl.n	3400e68c <__sflush_r+0x78>
3400e682:	1c42      	adds	r2, r0, #1
3400e684:	d101      	bne.n	3400e68a <__sflush_r+0x76>
3400e686:	682b      	ldr	r3, [r5, #0]
3400e688:	b903      	cbnz	r3, 3400e68c <__sflush_r+0x78>
3400e68a:	6560      	str	r0, [r4, #84]	@ 0x54
3400e68c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3400e68e:	602f      	str	r7, [r5, #0]
3400e690:	b1b9      	cbz	r1, 3400e6c2 <__sflush_r+0xae>
3400e692:	f104 0344 	add.w	r3, r4, #68	@ 0x44
3400e696:	4299      	cmp	r1, r3
3400e698:	d002      	beq.n	3400e6a0 <__sflush_r+0x8c>
3400e69a:	4628      	mov	r0, r5
3400e69c:	f001 fb26 	bl	3400fcec <_free_r>
3400e6a0:	2300      	movs	r3, #0
3400e6a2:	6363      	str	r3, [r4, #52]	@ 0x34
3400e6a4:	e00d      	b.n	3400e6c2 <__sflush_r+0xae>
3400e6a6:	2301      	movs	r3, #1
3400e6a8:	4628      	mov	r0, r5
3400e6aa:	47b0      	blx	r6
3400e6ac:	4602      	mov	r2, r0
3400e6ae:	1c50      	adds	r0, r2, #1
3400e6b0:	d1c9      	bne.n	3400e646 <__sflush_r+0x32>
3400e6b2:	682b      	ldr	r3, [r5, #0]
3400e6b4:	2b00      	cmp	r3, #0
3400e6b6:	d0c6      	beq.n	3400e646 <__sflush_r+0x32>
3400e6b8:	2b1d      	cmp	r3, #29
3400e6ba:	d001      	beq.n	3400e6c0 <__sflush_r+0xac>
3400e6bc:	2b16      	cmp	r3, #22
3400e6be:	d11d      	bne.n	3400e6fc <__sflush_r+0xe8>
3400e6c0:	602f      	str	r7, [r5, #0]
3400e6c2:	2000      	movs	r0, #0
3400e6c4:	e021      	b.n	3400e70a <__sflush_r+0xf6>
3400e6c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3400e6ca:	b21b      	sxth	r3, r3
3400e6cc:	e01a      	b.n	3400e704 <__sflush_r+0xf0>
3400e6ce:	690f      	ldr	r7, [r1, #16]
3400e6d0:	2f00      	cmp	r7, #0
3400e6d2:	d0f6      	beq.n	3400e6c2 <__sflush_r+0xae>
3400e6d4:	0793      	lsls	r3, r2, #30
3400e6d6:	680e      	ldr	r6, [r1, #0]
3400e6d8:	600f      	str	r7, [r1, #0]
3400e6da:	bf0c      	ite	eq
3400e6dc:	694b      	ldreq	r3, [r1, #20]
3400e6de:	2300      	movne	r3, #0
3400e6e0:	eba6 0807 	sub.w	r8, r6, r7
3400e6e4:	608b      	str	r3, [r1, #8]
3400e6e6:	f1b8 0f00 	cmp.w	r8, #0
3400e6ea:	ddea      	ble.n	3400e6c2 <__sflush_r+0xae>
3400e6ec:	4643      	mov	r3, r8
3400e6ee:	463a      	mov	r2, r7
3400e6f0:	6a21      	ldr	r1, [r4, #32]
3400e6f2:	4628      	mov	r0, r5
3400e6f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
3400e6f6:	47b0      	blx	r6
3400e6f8:	2800      	cmp	r0, #0
3400e6fa:	dc08      	bgt.n	3400e70e <__sflush_r+0xfa>
3400e6fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3400e700:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3400e704:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400e708:	81a3      	strh	r3, [r4, #12]
3400e70a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3400e70e:	4407      	add	r7, r0
3400e710:	eba8 0800 	sub.w	r8, r8, r0
3400e714:	e7e7      	b.n	3400e6e6 <__sflush_r+0xd2>
3400e716:	bf00      	nop
3400e718:	20400001 	.word	0x20400001

3400e71c <_fflush_r>:
3400e71c:	b538      	push	{r3, r4, r5, lr}
3400e71e:	690b      	ldr	r3, [r1, #16]
3400e720:	4605      	mov	r5, r0
3400e722:	460c      	mov	r4, r1
3400e724:	b913      	cbnz	r3, 3400e72c <_fflush_r+0x10>
3400e726:	2500      	movs	r5, #0
3400e728:	4628      	mov	r0, r5
3400e72a:	bd38      	pop	{r3, r4, r5, pc}
3400e72c:	b118      	cbz	r0, 3400e736 <_fflush_r+0x1a>
3400e72e:	6a03      	ldr	r3, [r0, #32]
3400e730:	b90b      	cbnz	r3, 3400e736 <_fflush_r+0x1a>
3400e732:	f000 f8bb 	bl	3400e8ac <__sinit>
3400e736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3400e73a:	2b00      	cmp	r3, #0
3400e73c:	d0f3      	beq.n	3400e726 <_fflush_r+0xa>
3400e73e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
3400e740:	07d0      	lsls	r0, r2, #31
3400e742:	d404      	bmi.n	3400e74e <_fflush_r+0x32>
3400e744:	0599      	lsls	r1, r3, #22
3400e746:	d402      	bmi.n	3400e74e <_fflush_r+0x32>
3400e748:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3400e74a:	f000 fcbe 	bl	3400f0ca <__retarget_lock_acquire_recursive>
3400e74e:	4628      	mov	r0, r5
3400e750:	4621      	mov	r1, r4
3400e752:	f7ff ff5f 	bl	3400e614 <__sflush_r>
3400e756:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3400e758:	4605      	mov	r5, r0
3400e75a:	07da      	lsls	r2, r3, #31
3400e75c:	d4e4      	bmi.n	3400e728 <_fflush_r+0xc>
3400e75e:	89a3      	ldrh	r3, [r4, #12]
3400e760:	059b      	lsls	r3, r3, #22
3400e762:	d4e1      	bmi.n	3400e728 <_fflush_r+0xc>
3400e764:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3400e766:	f000 fcb1 	bl	3400f0cc <__retarget_lock_release_recursive>
3400e76a:	e7dd      	b.n	3400e728 <_fflush_r+0xc>

3400e76c <fflush>:
3400e76c:	4601      	mov	r1, r0
3400e76e:	b920      	cbnz	r0, 3400e77a <fflush+0xe>
3400e770:	4a04      	ldr	r2, [pc, #16]	@ (3400e784 <fflush+0x18>)
3400e772:	4905      	ldr	r1, [pc, #20]	@ (3400e788 <fflush+0x1c>)
3400e774:	4805      	ldr	r0, [pc, #20]	@ (3400e78c <fflush+0x20>)
3400e776:	f000 b8c3 	b.w	3400e900 <_fwalk_sglue>
3400e77a:	4b05      	ldr	r3, [pc, #20]	@ (3400e790 <fflush+0x24>)
3400e77c:	6818      	ldr	r0, [r3, #0]
3400e77e:	f7ff bfcd 	b.w	3400e71c <_fflush_r>
3400e782:	bf00      	nop
3400e784:	34012c2c 	.word	0x34012c2c
3400e788:	3400e71d 	.word	0x3400e71d
3400e78c:	34012c3c 	.word	0x34012c3c
3400e790:	34012c38 	.word	0x34012c38

3400e794 <std>:
3400e794:	2300      	movs	r3, #0
3400e796:	b510      	push	{r4, lr}
3400e798:	4604      	mov	r4, r0
3400e79a:	6083      	str	r3, [r0, #8]
3400e79c:	8181      	strh	r1, [r0, #12]
3400e79e:	4619      	mov	r1, r3
3400e7a0:	6643      	str	r3, [r0, #100]	@ 0x64
3400e7a2:	81c2      	strh	r2, [r0, #14]
3400e7a4:	2208      	movs	r2, #8
3400e7a6:	6183      	str	r3, [r0, #24]
3400e7a8:	e9c0 3300 	strd	r3, r3, [r0]
3400e7ac:	e9c0 3304 	strd	r3, r3, [r0, #16]
3400e7b0:	305c      	adds	r0, #92	@ 0x5c
3400e7b2:	f000 fa0b 	bl	3400ebcc <memset>
3400e7b6:	4b0d      	ldr	r3, [pc, #52]	@ (3400e7ec <std+0x58>)
3400e7b8:	6224      	str	r4, [r4, #32]
3400e7ba:	6263      	str	r3, [r4, #36]	@ 0x24
3400e7bc:	4b0c      	ldr	r3, [pc, #48]	@ (3400e7f0 <std+0x5c>)
3400e7be:	62a3      	str	r3, [r4, #40]	@ 0x28
3400e7c0:	4b0c      	ldr	r3, [pc, #48]	@ (3400e7f4 <std+0x60>)
3400e7c2:	62e3      	str	r3, [r4, #44]	@ 0x2c
3400e7c4:	4b0c      	ldr	r3, [pc, #48]	@ (3400e7f8 <std+0x64>)
3400e7c6:	6323      	str	r3, [r4, #48]	@ 0x30
3400e7c8:	4b0c      	ldr	r3, [pc, #48]	@ (3400e7fc <std+0x68>)
3400e7ca:	429c      	cmp	r4, r3
3400e7cc:	d006      	beq.n	3400e7dc <std+0x48>
3400e7ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
3400e7d2:	4294      	cmp	r4, r2
3400e7d4:	d002      	beq.n	3400e7dc <std+0x48>
3400e7d6:	33d0      	adds	r3, #208	@ 0xd0
3400e7d8:	429c      	cmp	r4, r3
3400e7da:	d105      	bne.n	3400e7e8 <std+0x54>
3400e7dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
3400e7e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3400e7e4:	f000 bc70 	b.w	3400f0c8 <__retarget_lock_init_recursive>
3400e7e8:	bd10      	pop	{r4, pc}
3400e7ea:	bf00      	nop
3400e7ec:	3400ea1d 	.word	0x3400ea1d
3400e7f0:	3400ea3f 	.word	0x3400ea3f
3400e7f4:	3400ea77 	.word	0x3400ea77
3400e7f8:	3400ea9b 	.word	0x3400ea9b
3400e7fc:	340136ac 	.word	0x340136ac

3400e800 <stdio_exit_handler>:
3400e800:	4a02      	ldr	r2, [pc, #8]	@ (3400e80c <stdio_exit_handler+0xc>)
3400e802:	4903      	ldr	r1, [pc, #12]	@ (3400e810 <stdio_exit_handler+0x10>)
3400e804:	4803      	ldr	r0, [pc, #12]	@ (3400e814 <stdio_exit_handler+0x14>)
3400e806:	f000 b87b 	b.w	3400e900 <_fwalk_sglue>
3400e80a:	bf00      	nop
3400e80c:	34012c2c 	.word	0x34012c2c
3400e810:	3400e71d 	.word	0x3400e71d
3400e814:	34012c3c 	.word	0x34012c3c

3400e818 <cleanup_stdio>:
3400e818:	6841      	ldr	r1, [r0, #4]
3400e81a:	4b0c      	ldr	r3, [pc, #48]	@ (3400e84c <cleanup_stdio+0x34>)
3400e81c:	4299      	cmp	r1, r3
3400e81e:	b510      	push	{r4, lr}
3400e820:	4604      	mov	r4, r0
3400e822:	d001      	beq.n	3400e828 <cleanup_stdio+0x10>
3400e824:	f7ff ff7a 	bl	3400e71c <_fflush_r>
3400e828:	68a1      	ldr	r1, [r4, #8]
3400e82a:	4b09      	ldr	r3, [pc, #36]	@ (3400e850 <cleanup_stdio+0x38>)
3400e82c:	4299      	cmp	r1, r3
3400e82e:	d002      	beq.n	3400e836 <cleanup_stdio+0x1e>
3400e830:	4620      	mov	r0, r4
3400e832:	f7ff ff73 	bl	3400e71c <_fflush_r>
3400e836:	68e1      	ldr	r1, [r4, #12]
3400e838:	4b06      	ldr	r3, [pc, #24]	@ (3400e854 <cleanup_stdio+0x3c>)
3400e83a:	4299      	cmp	r1, r3
3400e83c:	d004      	beq.n	3400e848 <cleanup_stdio+0x30>
3400e83e:	4620      	mov	r0, r4
3400e840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3400e844:	f7ff bf6a 	b.w	3400e71c <_fflush_r>
3400e848:	bd10      	pop	{r4, pc}
3400e84a:	bf00      	nop
3400e84c:	340136ac 	.word	0x340136ac
3400e850:	34013714 	.word	0x34013714
3400e854:	3401377c 	.word	0x3401377c

3400e858 <global_stdio_init.part.0>:
3400e858:	b510      	push	{r4, lr}
3400e85a:	4b0b      	ldr	r3, [pc, #44]	@ (3400e888 <global_stdio_init.part.0+0x30>)
3400e85c:	2104      	movs	r1, #4
3400e85e:	4c0b      	ldr	r4, [pc, #44]	@ (3400e88c <global_stdio_init.part.0+0x34>)
3400e860:	4a0b      	ldr	r2, [pc, #44]	@ (3400e890 <global_stdio_init.part.0+0x38>)
3400e862:	4620      	mov	r0, r4
3400e864:	601a      	str	r2, [r3, #0]
3400e866:	2200      	movs	r2, #0
3400e868:	f7ff ff94 	bl	3400e794 <std>
3400e86c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
3400e870:	2201      	movs	r2, #1
3400e872:	2109      	movs	r1, #9
3400e874:	f7ff ff8e 	bl	3400e794 <std>
3400e878:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
3400e87c:	2202      	movs	r2, #2
3400e87e:	2112      	movs	r1, #18
3400e880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3400e884:	f7ff bf86 	b.w	3400e794 <std>
3400e888:	340137e4 	.word	0x340137e4
3400e88c:	340136ac 	.word	0x340136ac
3400e890:	3400e801 	.word	0x3400e801

3400e894 <__sfp_lock_acquire>:
3400e894:	4801      	ldr	r0, [pc, #4]	@ (3400e89c <__sfp_lock_acquire+0x8>)
3400e896:	f000 bc18 	b.w	3400f0ca <__retarget_lock_acquire_recursive>
3400e89a:	bf00      	nop
3400e89c:	340137ed 	.word	0x340137ed

3400e8a0 <__sfp_lock_release>:
3400e8a0:	4801      	ldr	r0, [pc, #4]	@ (3400e8a8 <__sfp_lock_release+0x8>)
3400e8a2:	f000 bc13 	b.w	3400f0cc <__retarget_lock_release_recursive>
3400e8a6:	bf00      	nop
3400e8a8:	340137ed 	.word	0x340137ed

3400e8ac <__sinit>:
3400e8ac:	b510      	push	{r4, lr}
3400e8ae:	4604      	mov	r4, r0
3400e8b0:	f7ff fff0 	bl	3400e894 <__sfp_lock_acquire>
3400e8b4:	6a23      	ldr	r3, [r4, #32]
3400e8b6:	b11b      	cbz	r3, 3400e8c0 <__sinit+0x14>
3400e8b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
3400e8bc:	f7ff bff0 	b.w	3400e8a0 <__sfp_lock_release>
3400e8c0:	4b04      	ldr	r3, [pc, #16]	@ (3400e8d4 <__sinit+0x28>)
3400e8c2:	6223      	str	r3, [r4, #32]
3400e8c4:	4b04      	ldr	r3, [pc, #16]	@ (3400e8d8 <__sinit+0x2c>)
3400e8c6:	681b      	ldr	r3, [r3, #0]
3400e8c8:	2b00      	cmp	r3, #0
3400e8ca:	d1f5      	bne.n	3400e8b8 <__sinit+0xc>
3400e8cc:	f7ff ffc4 	bl	3400e858 <global_stdio_init.part.0>
3400e8d0:	e7f2      	b.n	3400e8b8 <__sinit+0xc>
3400e8d2:	bf00      	nop
3400e8d4:	3400e819 	.word	0x3400e819
3400e8d8:	340137e4 	.word	0x340137e4

3400e8dc <fiprintf>:
3400e8dc:	b40e      	push	{r1, r2, r3}
3400e8de:	b503      	push	{r0, r1, lr}
3400e8e0:	ab03      	add	r3, sp, #12
3400e8e2:	4601      	mov	r1, r0
3400e8e4:	4805      	ldr	r0, [pc, #20]	@ (3400e8fc <fiprintf+0x20>)
3400e8e6:	f853 2b04 	ldr.w	r2, [r3], #4
3400e8ea:	6800      	ldr	r0, [r0, #0]
3400e8ec:	9301      	str	r3, [sp, #4]
3400e8ee:	f001 fdf3 	bl	340104d8 <_vfiprintf_r>
3400e8f2:	b002      	add	sp, #8
3400e8f4:	f85d eb04 	ldr.w	lr, [sp], #4
3400e8f8:	b003      	add	sp, #12
3400e8fa:	4770      	bx	lr
3400e8fc:	34012c38 	.word	0x34012c38

3400e900 <_fwalk_sglue>:
3400e900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
3400e904:	4607      	mov	r7, r0
3400e906:	4688      	mov	r8, r1
3400e908:	4614      	mov	r4, r2
3400e90a:	2600      	movs	r6, #0
3400e90c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
3400e910:	f1b9 0901 	subs.w	r9, r9, #1
3400e914:	d505      	bpl.n	3400e922 <_fwalk_sglue+0x22>
3400e916:	6824      	ldr	r4, [r4, #0]
3400e918:	2c00      	cmp	r4, #0
3400e91a:	d1f7      	bne.n	3400e90c <_fwalk_sglue+0xc>
3400e91c:	4630      	mov	r0, r6
3400e91e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
3400e922:	89ab      	ldrh	r3, [r5, #12]
3400e924:	2b01      	cmp	r3, #1
3400e926:	d907      	bls.n	3400e938 <_fwalk_sglue+0x38>
3400e928:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
3400e92c:	3301      	adds	r3, #1
3400e92e:	d003      	beq.n	3400e938 <_fwalk_sglue+0x38>
3400e930:	4629      	mov	r1, r5
3400e932:	4638      	mov	r0, r7
3400e934:	47c0      	blx	r8
3400e936:	4306      	orrs	r6, r0
3400e938:	3568      	adds	r5, #104	@ 0x68
3400e93a:	e7e9      	b.n	3400e910 <_fwalk_sglue+0x10>

3400e93c <iprintf>:
3400e93c:	b40f      	push	{r0, r1, r2, r3}
3400e93e:	b507      	push	{r0, r1, r2, lr}
3400e940:	4906      	ldr	r1, [pc, #24]	@ (3400e95c <iprintf+0x20>)
3400e942:	ab04      	add	r3, sp, #16
3400e944:	6808      	ldr	r0, [r1, #0]
3400e946:	f853 2b04 	ldr.w	r2, [r3], #4
3400e94a:	6881      	ldr	r1, [r0, #8]
3400e94c:	9301      	str	r3, [sp, #4]
3400e94e:	f001 fdc3 	bl	340104d8 <_vfiprintf_r>
3400e952:	b003      	add	sp, #12
3400e954:	f85d eb04 	ldr.w	lr, [sp], #4
3400e958:	b004      	add	sp, #16
3400e95a:	4770      	bx	lr
3400e95c:	34012c38 	.word	0x34012c38

3400e960 <_puts_r>:
3400e960:	6a03      	ldr	r3, [r0, #32]
3400e962:	b570      	push	{r4, r5, r6, lr}
3400e964:	4605      	mov	r5, r0
3400e966:	460e      	mov	r6, r1
3400e968:	6884      	ldr	r4, [r0, #8]
3400e96a:	b90b      	cbnz	r3, 3400e970 <_puts_r+0x10>
3400e96c:	f7ff ff9e 	bl	3400e8ac <__sinit>
3400e970:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3400e972:	07db      	lsls	r3, r3, #31
3400e974:	d405      	bmi.n	3400e982 <_puts_r+0x22>
3400e976:	89a3      	ldrh	r3, [r4, #12]
3400e978:	0598      	lsls	r0, r3, #22
3400e97a:	d402      	bmi.n	3400e982 <_puts_r+0x22>
3400e97c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3400e97e:	f000 fba4 	bl	3400f0ca <__retarget_lock_acquire_recursive>
3400e982:	89a3      	ldrh	r3, [r4, #12]
3400e984:	0719      	lsls	r1, r3, #28
3400e986:	d502      	bpl.n	3400e98e <_puts_r+0x2e>
3400e988:	6923      	ldr	r3, [r4, #16]
3400e98a:	2b00      	cmp	r3, #0
3400e98c:	d135      	bne.n	3400e9fa <_puts_r+0x9a>
3400e98e:	4621      	mov	r1, r4
3400e990:	4628      	mov	r0, r5
3400e992:	f000 f8c5 	bl	3400eb20 <__swsetup_r>
3400e996:	b380      	cbz	r0, 3400e9fa <_puts_r+0x9a>
3400e998:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
3400e99c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
3400e99e:	07da      	lsls	r2, r3, #31
3400e9a0:	d405      	bmi.n	3400e9ae <_puts_r+0x4e>
3400e9a2:	89a3      	ldrh	r3, [r4, #12]
3400e9a4:	059b      	lsls	r3, r3, #22
3400e9a6:	d402      	bmi.n	3400e9ae <_puts_r+0x4e>
3400e9a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
3400e9aa:	f000 fb8f 	bl	3400f0cc <__retarget_lock_release_recursive>
3400e9ae:	4628      	mov	r0, r5
3400e9b0:	bd70      	pop	{r4, r5, r6, pc}
3400e9b2:	2b00      	cmp	r3, #0
3400e9b4:	da04      	bge.n	3400e9c0 <_puts_r+0x60>
3400e9b6:	69a2      	ldr	r2, [r4, #24]
3400e9b8:	429a      	cmp	r2, r3
3400e9ba:	dc17      	bgt.n	3400e9ec <_puts_r+0x8c>
3400e9bc:	290a      	cmp	r1, #10
3400e9be:	d015      	beq.n	3400e9ec <_puts_r+0x8c>
3400e9c0:	6823      	ldr	r3, [r4, #0]
3400e9c2:	1c5a      	adds	r2, r3, #1
3400e9c4:	6022      	str	r2, [r4, #0]
3400e9c6:	7019      	strb	r1, [r3, #0]
3400e9c8:	68a3      	ldr	r3, [r4, #8]
3400e9ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
3400e9ce:	3b01      	subs	r3, #1
3400e9d0:	60a3      	str	r3, [r4, #8]
3400e9d2:	2900      	cmp	r1, #0
3400e9d4:	d1ed      	bne.n	3400e9b2 <_puts_r+0x52>
3400e9d6:	2b00      	cmp	r3, #0
3400e9d8:	da11      	bge.n	3400e9fe <_puts_r+0x9e>
3400e9da:	4622      	mov	r2, r4
3400e9dc:	210a      	movs	r1, #10
3400e9de:	4628      	mov	r0, r5
3400e9e0:	f000 f85f 	bl	3400eaa2 <__swbuf_r>
3400e9e4:	3001      	adds	r0, #1
3400e9e6:	d0d7      	beq.n	3400e998 <_puts_r+0x38>
3400e9e8:	250a      	movs	r5, #10
3400e9ea:	e7d7      	b.n	3400e99c <_puts_r+0x3c>
3400e9ec:	4622      	mov	r2, r4
3400e9ee:	4628      	mov	r0, r5
3400e9f0:	f000 f857 	bl	3400eaa2 <__swbuf_r>
3400e9f4:	3001      	adds	r0, #1
3400e9f6:	d1e7      	bne.n	3400e9c8 <_puts_r+0x68>
3400e9f8:	e7ce      	b.n	3400e998 <_puts_r+0x38>
3400e9fa:	3e01      	subs	r6, #1
3400e9fc:	e7e4      	b.n	3400e9c8 <_puts_r+0x68>
3400e9fe:	6823      	ldr	r3, [r4, #0]
3400ea00:	1c5a      	adds	r2, r3, #1
3400ea02:	6022      	str	r2, [r4, #0]
3400ea04:	220a      	movs	r2, #10
3400ea06:	701a      	strb	r2, [r3, #0]
3400ea08:	e7ee      	b.n	3400e9e8 <_puts_r+0x88>
	...

3400ea0c <puts>:
3400ea0c:	4b02      	ldr	r3, [pc, #8]	@ (3400ea18 <puts+0xc>)
3400ea0e:	4601      	mov	r1, r0
3400ea10:	6818      	ldr	r0, [r3, #0]
3400ea12:	f7ff bfa5 	b.w	3400e960 <_puts_r>
3400ea16:	bf00      	nop
3400ea18:	34012c38 	.word	0x34012c38

3400ea1c <__sread>:
3400ea1c:	b510      	push	{r4, lr}
3400ea1e:	460c      	mov	r4, r1
3400ea20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3400ea24:	f000 faf2 	bl	3400f00c <_read_r>
3400ea28:	2800      	cmp	r0, #0
3400ea2a:	bfab      	itete	ge
3400ea2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
3400ea2e:	89a3      	ldrhlt	r3, [r4, #12]
3400ea30:	181b      	addge	r3, r3, r0
3400ea32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
3400ea36:	bfac      	ite	ge
3400ea38:	6563      	strge	r3, [r4, #84]	@ 0x54
3400ea3a:	81a3      	strhlt	r3, [r4, #12]
3400ea3c:	bd10      	pop	{r4, pc}

3400ea3e <__swrite>:
3400ea3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400ea42:	461f      	mov	r7, r3
3400ea44:	898b      	ldrh	r3, [r1, #12]
3400ea46:	4605      	mov	r5, r0
3400ea48:	460c      	mov	r4, r1
3400ea4a:	05db      	lsls	r3, r3, #23
3400ea4c:	4616      	mov	r6, r2
3400ea4e:	d505      	bpl.n	3400ea5c <__swrite+0x1e>
3400ea50:	2302      	movs	r3, #2
3400ea52:	2200      	movs	r2, #0
3400ea54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3400ea58:	f000 fac6 	bl	3400efe8 <_lseek_r>
3400ea5c:	89a3      	ldrh	r3, [r4, #12]
3400ea5e:	4632      	mov	r2, r6
3400ea60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
3400ea64:	4628      	mov	r0, r5
3400ea66:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
3400ea6a:	81a3      	strh	r3, [r4, #12]
3400ea6c:	463b      	mov	r3, r7
3400ea6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
3400ea72:	f000 baed 	b.w	3400f050 <_write_r>

3400ea76 <__sseek>:
3400ea76:	b510      	push	{r4, lr}
3400ea78:	460c      	mov	r4, r1
3400ea7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3400ea7e:	f000 fab3 	bl	3400efe8 <_lseek_r>
3400ea82:	1c43      	adds	r3, r0, #1
3400ea84:	89a3      	ldrh	r3, [r4, #12]
3400ea86:	bf15      	itete	ne
3400ea88:	6560      	strne	r0, [r4, #84]	@ 0x54
3400ea8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
3400ea8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
3400ea92:	81a3      	strheq	r3, [r4, #12]
3400ea94:	bf18      	it	ne
3400ea96:	81a3      	strhne	r3, [r4, #12]
3400ea98:	bd10      	pop	{r4, pc}

3400ea9a <__sclose>:
3400ea9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
3400ea9e:	f000 ba93 	b.w	3400efc8 <_close_r>

3400eaa2 <__swbuf_r>:
3400eaa2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
3400eaa4:	460e      	mov	r6, r1
3400eaa6:	4614      	mov	r4, r2
3400eaa8:	4605      	mov	r5, r0
3400eaaa:	b118      	cbz	r0, 3400eab4 <__swbuf_r+0x12>
3400eaac:	6a03      	ldr	r3, [r0, #32]
3400eaae:	b90b      	cbnz	r3, 3400eab4 <__swbuf_r+0x12>
3400eab0:	f7ff fefc 	bl	3400e8ac <__sinit>
3400eab4:	69a3      	ldr	r3, [r4, #24]
3400eab6:	60a3      	str	r3, [r4, #8]
3400eab8:	89a3      	ldrh	r3, [r4, #12]
3400eaba:	071a      	lsls	r2, r3, #28
3400eabc:	d501      	bpl.n	3400eac2 <__swbuf_r+0x20>
3400eabe:	6923      	ldr	r3, [r4, #16]
3400eac0:	b943      	cbnz	r3, 3400ead4 <__swbuf_r+0x32>
3400eac2:	4621      	mov	r1, r4
3400eac4:	4628      	mov	r0, r5
3400eac6:	f000 f82b 	bl	3400eb20 <__swsetup_r>
3400eaca:	b118      	cbz	r0, 3400ead4 <__swbuf_r+0x32>
3400eacc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
3400ead0:	4638      	mov	r0, r7
3400ead2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
3400ead4:	6823      	ldr	r3, [r4, #0]
3400ead6:	b2f6      	uxtb	r6, r6
3400ead8:	6922      	ldr	r2, [r4, #16]
3400eada:	4637      	mov	r7, r6
3400eadc:	1a98      	subs	r0, r3, r2
3400eade:	6963      	ldr	r3, [r4, #20]
3400eae0:	4283      	cmp	r3, r0
3400eae2:	dc05      	bgt.n	3400eaf0 <__swbuf_r+0x4e>
3400eae4:	4621      	mov	r1, r4
3400eae6:	4628      	mov	r0, r5
3400eae8:	f7ff fe18 	bl	3400e71c <_fflush_r>
3400eaec:	2800      	cmp	r0, #0
3400eaee:	d1ed      	bne.n	3400eacc <__swbuf_r+0x2a>
3400eaf0:	68a3      	ldr	r3, [r4, #8]
3400eaf2:	3b01      	subs	r3, #1
3400eaf4:	60a3      	str	r3, [r4, #8]
3400eaf6:	6823      	ldr	r3, [r4, #0]
3400eaf8:	1c5a      	adds	r2, r3, #1
3400eafa:	6022      	str	r2, [r4, #0]
3400eafc:	701e      	strb	r6, [r3, #0]
3400eafe:	1c43      	adds	r3, r0, #1
3400eb00:	6962      	ldr	r2, [r4, #20]
3400eb02:	429a      	cmp	r2, r3
3400eb04:	d004      	beq.n	3400eb10 <__swbuf_r+0x6e>
3400eb06:	89a3      	ldrh	r3, [r4, #12]
3400eb08:	07db      	lsls	r3, r3, #31
3400eb0a:	d5e1      	bpl.n	3400ead0 <__swbuf_r+0x2e>
3400eb0c:	2e0a      	cmp	r6, #10
3400eb0e:	d1df      	bne.n	3400ead0 <__swbuf_r+0x2e>
3400eb10:	4621      	mov	r1, r4
3400eb12:	4628      	mov	r0, r5
3400eb14:	f7ff fe02 	bl	3400e71c <_fflush_r>
3400eb18:	2800      	cmp	r0, #0
3400eb1a:	d0d9      	beq.n	3400ead0 <__swbuf_r+0x2e>
3400eb1c:	e7d6      	b.n	3400eacc <__swbuf_r+0x2a>
	...

3400eb20 <__swsetup_r>:
3400eb20:	b538      	push	{r3, r4, r5, lr}
3400eb22:	4b29      	ldr	r3, [pc, #164]	@ (3400ebc8 <__swsetup_r+0xa8>)
3400eb24:	4605      	mov	r5, r0
3400eb26:	460c      	mov	r4, r1
3400eb28:	6818      	ldr	r0, [r3, #0]
3400eb2a:	b118      	cbz	r0, 3400eb34 <__swsetup_r+0x14>
3400eb2c:	6a03      	ldr	r3, [r0, #32]
3400eb2e:	b90b      	cbnz	r3, 3400eb34 <__swsetup_r+0x14>
3400eb30:	f7ff febc 	bl	3400e8ac <__sinit>
3400eb34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3400eb38:	0719      	lsls	r1, r3, #28
3400eb3a:	d422      	bmi.n	3400eb82 <__swsetup_r+0x62>
3400eb3c:	06da      	lsls	r2, r3, #27
3400eb3e:	d407      	bmi.n	3400eb50 <__swsetup_r+0x30>
3400eb40:	2209      	movs	r2, #9
3400eb42:	602a      	str	r2, [r5, #0]
3400eb44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
3400eb48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
3400eb4c:	81a3      	strh	r3, [r4, #12]
3400eb4e:	e033      	b.n	3400ebb8 <__swsetup_r+0x98>
3400eb50:	0758      	lsls	r0, r3, #29
3400eb52:	d512      	bpl.n	3400eb7a <__swsetup_r+0x5a>
3400eb54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
3400eb56:	b141      	cbz	r1, 3400eb6a <__swsetup_r+0x4a>
3400eb58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
3400eb5c:	4299      	cmp	r1, r3
3400eb5e:	d002      	beq.n	3400eb66 <__swsetup_r+0x46>
3400eb60:	4628      	mov	r0, r5
3400eb62:	f001 f8c3 	bl	3400fcec <_free_r>
3400eb66:	2300      	movs	r3, #0
3400eb68:	6363      	str	r3, [r4, #52]	@ 0x34
3400eb6a:	89a3      	ldrh	r3, [r4, #12]
3400eb6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
3400eb70:	81a3      	strh	r3, [r4, #12]
3400eb72:	2300      	movs	r3, #0
3400eb74:	6063      	str	r3, [r4, #4]
3400eb76:	6923      	ldr	r3, [r4, #16]
3400eb78:	6023      	str	r3, [r4, #0]
3400eb7a:	89a3      	ldrh	r3, [r4, #12]
3400eb7c:	f043 0308 	orr.w	r3, r3, #8
3400eb80:	81a3      	strh	r3, [r4, #12]
3400eb82:	6923      	ldr	r3, [r4, #16]
3400eb84:	b94b      	cbnz	r3, 3400eb9a <__swsetup_r+0x7a>
3400eb86:	89a3      	ldrh	r3, [r4, #12]
3400eb88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
3400eb8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
3400eb90:	d003      	beq.n	3400eb9a <__swsetup_r+0x7a>
3400eb92:	4621      	mov	r1, r4
3400eb94:	4628      	mov	r0, r5
3400eb96:	f001 fddc 	bl	34010752 <__smakebuf_r>
3400eb9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
3400eb9e:	f013 0201 	ands.w	r2, r3, #1
3400eba2:	d00a      	beq.n	3400ebba <__swsetup_r+0x9a>
3400eba4:	2200      	movs	r2, #0
3400eba6:	60a2      	str	r2, [r4, #8]
3400eba8:	6962      	ldr	r2, [r4, #20]
3400ebaa:	4252      	negs	r2, r2
3400ebac:	61a2      	str	r2, [r4, #24]
3400ebae:	6922      	ldr	r2, [r4, #16]
3400ebb0:	b942      	cbnz	r2, 3400ebc4 <__swsetup_r+0xa4>
3400ebb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
3400ebb6:	d1c5      	bne.n	3400eb44 <__swsetup_r+0x24>
3400ebb8:	bd38      	pop	{r3, r4, r5, pc}
3400ebba:	0799      	lsls	r1, r3, #30
3400ebbc:	bf58      	it	pl
3400ebbe:	6962      	ldrpl	r2, [r4, #20]
3400ebc0:	60a2      	str	r2, [r4, #8]
3400ebc2:	e7f4      	b.n	3400ebae <__swsetup_r+0x8e>
3400ebc4:	2000      	movs	r0, #0
3400ebc6:	e7f7      	b.n	3400ebb8 <__swsetup_r+0x98>
3400ebc8:	34012c38 	.word	0x34012c38

3400ebcc <memset>:
3400ebcc:	4402      	add	r2, r0
3400ebce:	4603      	mov	r3, r0
3400ebd0:	4293      	cmp	r3, r2
3400ebd2:	d100      	bne.n	3400ebd6 <memset+0xa>
3400ebd4:	4770      	bx	lr
3400ebd6:	f803 1b01 	strb.w	r1, [r3], #1
3400ebda:	e7f9      	b.n	3400ebd0 <memset+0x4>

3400ebdc <_strerror_r>:
3400ebdc:	b510      	push	{r4, lr}
3400ebde:	4604      	mov	r4, r0
3400ebe0:	4608      	mov	r0, r1
3400ebe2:	4611      	mov	r1, r2
3400ebe4:	461a      	mov	r2, r3
3400ebe6:	288e      	cmp	r0, #142	@ 0x8e
3400ebe8:	f200 8130 	bhi.w	3400ee4c <_strerror_r+0x270>
3400ebec:	e8df f010 	tbh	[pc, r0, lsl #1]
3400ebf0:	0138008f 	.word	0x0138008f
3400ebf4:	00940092 	.word	0x00940092
3400ebf8:	00980096 	.word	0x00980096
3400ebfc:	009c009a 	.word	0x009c009a
3400ec00:	00a2009e 	.word	0x00a2009e
3400ec04:	00a800a4 	.word	0x00a800a4
3400ec08:	00ac00aa 	.word	0x00ac00aa
3400ec0c:	012e00ae 	.word	0x012e00ae
3400ec10:	00b200b0 	.word	0x00b200b0
3400ec14:	00b600b4 	.word	0x00b600b4
3400ec18:	00be00b8 	.word	0x00be00b8
3400ec1c:	00c600c0 	.word	0x00c600c0
3400ec20:	00ca00c8 	.word	0x00ca00c8
3400ec24:	00ce00cc 	.word	0x00ce00cc
3400ec28:	00d600d2 	.word	0x00d600d2
3400ec2c:	00da00d8 	.word	0x00da00d8
3400ec30:	00de00dc 	.word	0x00de00dc
3400ec34:	00e200e0 	.word	0x00e200e0
3400ec38:	012e00e4 	.word	0x012e00e4
3400ec3c:	012e012e 	.word	0x012e012e
3400ec40:	012e012e 	.word	0x012e012e
3400ec44:	012e012e 	.word	0x012e012e
3400ec48:	00e8012e 	.word	0x00e8012e
3400ec4c:	012e00ec 	.word	0x012e00ec
3400ec50:	012e012e 	.word	0x012e012e
3400ec54:	012e012e 	.word	0x012e012e
3400ec58:	012e012e 	.word	0x012e012e
3400ec5c:	012e012e 	.word	0x012e012e
3400ec60:	012e012e 	.word	0x012e012e
3400ec64:	012e012e 	.word	0x012e012e
3400ec68:	010800ee 	.word	0x010800ee
3400ec6c:	00f200f0 	.word	0x00f200f0
3400ec70:	012e012e 	.word	0x012e012e
3400ec74:	00f4012e 	.word	0x00f4012e
3400ec78:	012e012e 	.word	0x012e012e
3400ec7c:	00f6012e 	.word	0x00f6012e
3400ec80:	012e012e 	.word	0x012e012e
3400ec84:	012e00fa 	.word	0x012e00fa
3400ec88:	00fc012e 	.word	0x00fc012e
3400ec8c:	012e012e 	.word	0x012e012e
3400ec90:	012e012e 	.word	0x012e012e
3400ec94:	012e012e 	.word	0x012e012e
3400ec98:	012e012e 	.word	0x012e012e
3400ec9c:	012e012e 	.word	0x012e012e
3400eca0:	012e00fe 	.word	0x012e00fe
3400eca4:	01020100 	.word	0x01020100
3400eca8:	012e0104 	.word	0x012e0104
3400ecac:	0126012e 	.word	0x0126012e
3400ecb0:	012e012e 	.word	0x012e012e
3400ecb4:	012e012e 	.word	0x012e012e
3400ecb8:	012e012e 	.word	0x012e012e
3400ecbc:	012e012e 	.word	0x012e012e
3400ecc0:	01060114 	.word	0x01060114
3400ecc4:	010c010a 	.word	0x010c010a
3400ecc8:	0110010e 	.word	0x0110010e
3400eccc:	0112012e 	.word	0x0112012e
3400ecd0:	011a0116 	.word	0x011a0116
3400ecd4:	00c200ea 	.word	0x00c200ea
3400ecd8:	00ba012c 	.word	0x00ba012c
3400ecdc:	00bc00d0 	.word	0x00bc00d0
3400ece0:	00a600a0 	.word	0x00a600a0
3400ece4:	00f8012a 	.word	0x00f8012a
3400ece8:	0118012e 	.word	0x0118012e
3400ecec:	011e00c4 	.word	0x011e00c4
3400ecf0:	012e011c 	.word	0x012e011c
3400ecf4:	012e012e 	.word	0x012e012e
3400ecf8:	012e012e 	.word	0x012e012e
3400ecfc:	012e00d4 	.word	0x012e00d4
3400ed00:	012e012e 	.word	0x012e012e
3400ed04:	012800e6 	.word	0x012800e6
3400ed08:	01220120 	.word	0x01220120
3400ed0c:	0124      	.short	0x0124
3400ed0e:	4b55      	ldr	r3, [pc, #340]	@ (3400ee64 <_strerror_r+0x288>)
3400ed10:	4618      	mov	r0, r3
3400ed12:	bd10      	pop	{r4, pc}
3400ed14:	4b54      	ldr	r3, [pc, #336]	@ (3400ee68 <_strerror_r+0x28c>)
3400ed16:	e7fb      	b.n	3400ed10 <_strerror_r+0x134>
3400ed18:	4b54      	ldr	r3, [pc, #336]	@ (3400ee6c <_strerror_r+0x290>)
3400ed1a:	e7f9      	b.n	3400ed10 <_strerror_r+0x134>
3400ed1c:	4b54      	ldr	r3, [pc, #336]	@ (3400ee70 <_strerror_r+0x294>)
3400ed1e:	e7f7      	b.n	3400ed10 <_strerror_r+0x134>
3400ed20:	4b54      	ldr	r3, [pc, #336]	@ (3400ee74 <_strerror_r+0x298>)
3400ed22:	e7f5      	b.n	3400ed10 <_strerror_r+0x134>
3400ed24:	4b54      	ldr	r3, [pc, #336]	@ (3400ee78 <_strerror_r+0x29c>)
3400ed26:	e7f3      	b.n	3400ed10 <_strerror_r+0x134>
3400ed28:	4b54      	ldr	r3, [pc, #336]	@ (3400ee7c <_strerror_r+0x2a0>)
3400ed2a:	e7f1      	b.n	3400ed10 <_strerror_r+0x134>
3400ed2c:	4b54      	ldr	r3, [pc, #336]	@ (3400ee80 <_strerror_r+0x2a4>)
3400ed2e:	e7ef      	b.n	3400ed10 <_strerror_r+0x134>
3400ed30:	4b54      	ldr	r3, [pc, #336]	@ (3400ee84 <_strerror_r+0x2a8>)
3400ed32:	e7ed      	b.n	3400ed10 <_strerror_r+0x134>
3400ed34:	4b54      	ldr	r3, [pc, #336]	@ (3400ee88 <_strerror_r+0x2ac>)
3400ed36:	e7eb      	b.n	3400ed10 <_strerror_r+0x134>
3400ed38:	4b54      	ldr	r3, [pc, #336]	@ (3400ee8c <_strerror_r+0x2b0>)
3400ed3a:	e7e9      	b.n	3400ed10 <_strerror_r+0x134>
3400ed3c:	4b54      	ldr	r3, [pc, #336]	@ (3400ee90 <_strerror_r+0x2b4>)
3400ed3e:	e7e7      	b.n	3400ed10 <_strerror_r+0x134>
3400ed40:	4b54      	ldr	r3, [pc, #336]	@ (3400ee94 <_strerror_r+0x2b8>)
3400ed42:	e7e5      	b.n	3400ed10 <_strerror_r+0x134>
3400ed44:	4b54      	ldr	r3, [pc, #336]	@ (3400ee98 <_strerror_r+0x2bc>)
3400ed46:	e7e3      	b.n	3400ed10 <_strerror_r+0x134>
3400ed48:	4b54      	ldr	r3, [pc, #336]	@ (3400ee9c <_strerror_r+0x2c0>)
3400ed4a:	e7e1      	b.n	3400ed10 <_strerror_r+0x134>
3400ed4c:	4b54      	ldr	r3, [pc, #336]	@ (3400eea0 <_strerror_r+0x2c4>)
3400ed4e:	e7df      	b.n	3400ed10 <_strerror_r+0x134>
3400ed50:	4b54      	ldr	r3, [pc, #336]	@ (3400eea4 <_strerror_r+0x2c8>)
3400ed52:	e7dd      	b.n	3400ed10 <_strerror_r+0x134>
3400ed54:	4b54      	ldr	r3, [pc, #336]	@ (3400eea8 <_strerror_r+0x2cc>)
3400ed56:	e7db      	b.n	3400ed10 <_strerror_r+0x134>
3400ed58:	4b54      	ldr	r3, [pc, #336]	@ (3400eeac <_strerror_r+0x2d0>)
3400ed5a:	e7d9      	b.n	3400ed10 <_strerror_r+0x134>
3400ed5c:	4b54      	ldr	r3, [pc, #336]	@ (3400eeb0 <_strerror_r+0x2d4>)
3400ed5e:	e7d7      	b.n	3400ed10 <_strerror_r+0x134>
3400ed60:	4b54      	ldr	r3, [pc, #336]	@ (3400eeb4 <_strerror_r+0x2d8>)
3400ed62:	e7d5      	b.n	3400ed10 <_strerror_r+0x134>
3400ed64:	4b54      	ldr	r3, [pc, #336]	@ (3400eeb8 <_strerror_r+0x2dc>)
3400ed66:	e7d3      	b.n	3400ed10 <_strerror_r+0x134>
3400ed68:	4b54      	ldr	r3, [pc, #336]	@ (3400eebc <_strerror_r+0x2e0>)
3400ed6a:	e7d1      	b.n	3400ed10 <_strerror_r+0x134>
3400ed6c:	4b54      	ldr	r3, [pc, #336]	@ (3400eec0 <_strerror_r+0x2e4>)
3400ed6e:	e7cf      	b.n	3400ed10 <_strerror_r+0x134>
3400ed70:	4b54      	ldr	r3, [pc, #336]	@ (3400eec4 <_strerror_r+0x2e8>)
3400ed72:	e7cd      	b.n	3400ed10 <_strerror_r+0x134>
3400ed74:	4b54      	ldr	r3, [pc, #336]	@ (3400eec8 <_strerror_r+0x2ec>)
3400ed76:	e7cb      	b.n	3400ed10 <_strerror_r+0x134>
3400ed78:	4b54      	ldr	r3, [pc, #336]	@ (3400eecc <_strerror_r+0x2f0>)
3400ed7a:	e7c9      	b.n	3400ed10 <_strerror_r+0x134>
3400ed7c:	4b54      	ldr	r3, [pc, #336]	@ (3400eed0 <_strerror_r+0x2f4>)
3400ed7e:	e7c7      	b.n	3400ed10 <_strerror_r+0x134>
3400ed80:	4b54      	ldr	r3, [pc, #336]	@ (3400eed4 <_strerror_r+0x2f8>)
3400ed82:	e7c5      	b.n	3400ed10 <_strerror_r+0x134>
3400ed84:	4b54      	ldr	r3, [pc, #336]	@ (3400eed8 <_strerror_r+0x2fc>)
3400ed86:	e7c3      	b.n	3400ed10 <_strerror_r+0x134>
3400ed88:	4b54      	ldr	r3, [pc, #336]	@ (3400eedc <_strerror_r+0x300>)
3400ed8a:	e7c1      	b.n	3400ed10 <_strerror_r+0x134>
3400ed8c:	4b54      	ldr	r3, [pc, #336]	@ (3400eee0 <_strerror_r+0x304>)
3400ed8e:	e7bf      	b.n	3400ed10 <_strerror_r+0x134>
3400ed90:	4b54      	ldr	r3, [pc, #336]	@ (3400eee4 <_strerror_r+0x308>)
3400ed92:	e7bd      	b.n	3400ed10 <_strerror_r+0x134>
3400ed94:	4b54      	ldr	r3, [pc, #336]	@ (3400eee8 <_strerror_r+0x30c>)
3400ed96:	e7bb      	b.n	3400ed10 <_strerror_r+0x134>
3400ed98:	4b54      	ldr	r3, [pc, #336]	@ (3400eeec <_strerror_r+0x310>)
3400ed9a:	e7b9      	b.n	3400ed10 <_strerror_r+0x134>
3400ed9c:	4b54      	ldr	r3, [pc, #336]	@ (3400eef0 <_strerror_r+0x314>)
3400ed9e:	e7b7      	b.n	3400ed10 <_strerror_r+0x134>
3400eda0:	4b54      	ldr	r3, [pc, #336]	@ (3400eef4 <_strerror_r+0x318>)
3400eda2:	e7b5      	b.n	3400ed10 <_strerror_r+0x134>
3400eda4:	4b54      	ldr	r3, [pc, #336]	@ (3400eef8 <_strerror_r+0x31c>)
3400eda6:	e7b3      	b.n	3400ed10 <_strerror_r+0x134>
3400eda8:	4b54      	ldr	r3, [pc, #336]	@ (3400eefc <_strerror_r+0x320>)
3400edaa:	e7b1      	b.n	3400ed10 <_strerror_r+0x134>
3400edac:	4b54      	ldr	r3, [pc, #336]	@ (3400ef00 <_strerror_r+0x324>)
3400edae:	e7af      	b.n	3400ed10 <_strerror_r+0x134>
3400edb0:	4b54      	ldr	r3, [pc, #336]	@ (3400ef04 <_strerror_r+0x328>)
3400edb2:	e7ad      	b.n	3400ed10 <_strerror_r+0x134>
3400edb4:	4b54      	ldr	r3, [pc, #336]	@ (3400ef08 <_strerror_r+0x32c>)
3400edb6:	e7ab      	b.n	3400ed10 <_strerror_r+0x134>
3400edb8:	4b54      	ldr	r3, [pc, #336]	@ (3400ef0c <_strerror_r+0x330>)
3400edba:	e7a9      	b.n	3400ed10 <_strerror_r+0x134>
3400edbc:	4b54      	ldr	r3, [pc, #336]	@ (3400ef10 <_strerror_r+0x334>)
3400edbe:	e7a7      	b.n	3400ed10 <_strerror_r+0x134>
3400edc0:	4b54      	ldr	r3, [pc, #336]	@ (3400ef14 <_strerror_r+0x338>)
3400edc2:	e7a5      	b.n	3400ed10 <_strerror_r+0x134>
3400edc4:	4b54      	ldr	r3, [pc, #336]	@ (3400ef18 <_strerror_r+0x33c>)
3400edc6:	e7a3      	b.n	3400ed10 <_strerror_r+0x134>
3400edc8:	4b54      	ldr	r3, [pc, #336]	@ (3400ef1c <_strerror_r+0x340>)
3400edca:	e7a1      	b.n	3400ed10 <_strerror_r+0x134>
3400edcc:	4b54      	ldr	r3, [pc, #336]	@ (3400ef20 <_strerror_r+0x344>)
3400edce:	e79f      	b.n	3400ed10 <_strerror_r+0x134>
3400edd0:	4b54      	ldr	r3, [pc, #336]	@ (3400ef24 <_strerror_r+0x348>)
3400edd2:	e79d      	b.n	3400ed10 <_strerror_r+0x134>
3400edd4:	4b54      	ldr	r3, [pc, #336]	@ (3400ef28 <_strerror_r+0x34c>)
3400edd6:	e79b      	b.n	3400ed10 <_strerror_r+0x134>
3400edd8:	4b54      	ldr	r3, [pc, #336]	@ (3400ef2c <_strerror_r+0x350>)
3400edda:	e799      	b.n	3400ed10 <_strerror_r+0x134>
3400eddc:	4b54      	ldr	r3, [pc, #336]	@ (3400ef30 <_strerror_r+0x354>)
3400edde:	e797      	b.n	3400ed10 <_strerror_r+0x134>
3400ede0:	4b54      	ldr	r3, [pc, #336]	@ (3400ef34 <_strerror_r+0x358>)
3400ede2:	e795      	b.n	3400ed10 <_strerror_r+0x134>
3400ede4:	4b54      	ldr	r3, [pc, #336]	@ (3400ef38 <_strerror_r+0x35c>)
3400ede6:	e793      	b.n	3400ed10 <_strerror_r+0x134>
3400ede8:	4b54      	ldr	r3, [pc, #336]	@ (3400ef3c <_strerror_r+0x360>)
3400edea:	e791      	b.n	3400ed10 <_strerror_r+0x134>
3400edec:	4b54      	ldr	r3, [pc, #336]	@ (3400ef40 <_strerror_r+0x364>)
3400edee:	e78f      	b.n	3400ed10 <_strerror_r+0x134>
3400edf0:	4b54      	ldr	r3, [pc, #336]	@ (3400ef44 <_strerror_r+0x368>)
3400edf2:	e78d      	b.n	3400ed10 <_strerror_r+0x134>
3400edf4:	4b54      	ldr	r3, [pc, #336]	@ (3400ef48 <_strerror_r+0x36c>)
3400edf6:	e78b      	b.n	3400ed10 <_strerror_r+0x134>
3400edf8:	4b54      	ldr	r3, [pc, #336]	@ (3400ef4c <_strerror_r+0x370>)
3400edfa:	e789      	b.n	3400ed10 <_strerror_r+0x134>
3400edfc:	4b54      	ldr	r3, [pc, #336]	@ (3400ef50 <_strerror_r+0x374>)
3400edfe:	e787      	b.n	3400ed10 <_strerror_r+0x134>
3400ee00:	4b54      	ldr	r3, [pc, #336]	@ (3400ef54 <_strerror_r+0x378>)
3400ee02:	e785      	b.n	3400ed10 <_strerror_r+0x134>
3400ee04:	4b54      	ldr	r3, [pc, #336]	@ (3400ef58 <_strerror_r+0x37c>)
3400ee06:	e783      	b.n	3400ed10 <_strerror_r+0x134>
3400ee08:	4b54      	ldr	r3, [pc, #336]	@ (3400ef5c <_strerror_r+0x380>)
3400ee0a:	e781      	b.n	3400ed10 <_strerror_r+0x134>
3400ee0c:	4b54      	ldr	r3, [pc, #336]	@ (3400ef60 <_strerror_r+0x384>)
3400ee0e:	e77f      	b.n	3400ed10 <_strerror_r+0x134>
3400ee10:	4b54      	ldr	r3, [pc, #336]	@ (3400ef64 <_strerror_r+0x388>)
3400ee12:	e77d      	b.n	3400ed10 <_strerror_r+0x134>
3400ee14:	4b54      	ldr	r3, [pc, #336]	@ (3400ef68 <_strerror_r+0x38c>)
3400ee16:	e77b      	b.n	3400ed10 <_strerror_r+0x134>
3400ee18:	4b54      	ldr	r3, [pc, #336]	@ (3400ef6c <_strerror_r+0x390>)
3400ee1a:	e779      	b.n	3400ed10 <_strerror_r+0x134>
3400ee1c:	4b54      	ldr	r3, [pc, #336]	@ (3400ef70 <_strerror_r+0x394>)
3400ee1e:	e777      	b.n	3400ed10 <_strerror_r+0x134>
3400ee20:	4b54      	ldr	r3, [pc, #336]	@ (3400ef74 <_strerror_r+0x398>)
3400ee22:	e775      	b.n	3400ed10 <_strerror_r+0x134>
3400ee24:	4b54      	ldr	r3, [pc, #336]	@ (3400ef78 <_strerror_r+0x39c>)
3400ee26:	e773      	b.n	3400ed10 <_strerror_r+0x134>
3400ee28:	4b54      	ldr	r3, [pc, #336]	@ (3400ef7c <_strerror_r+0x3a0>)
3400ee2a:	e771      	b.n	3400ed10 <_strerror_r+0x134>
3400ee2c:	4b54      	ldr	r3, [pc, #336]	@ (3400ef80 <_strerror_r+0x3a4>)
3400ee2e:	e76f      	b.n	3400ed10 <_strerror_r+0x134>
3400ee30:	4b54      	ldr	r3, [pc, #336]	@ (3400ef84 <_strerror_r+0x3a8>)
3400ee32:	e76d      	b.n	3400ed10 <_strerror_r+0x134>
3400ee34:	4b54      	ldr	r3, [pc, #336]	@ (3400ef88 <_strerror_r+0x3ac>)
3400ee36:	e76b      	b.n	3400ed10 <_strerror_r+0x134>
3400ee38:	4b54      	ldr	r3, [pc, #336]	@ (3400ef8c <_strerror_r+0x3b0>)
3400ee3a:	e769      	b.n	3400ed10 <_strerror_r+0x134>
3400ee3c:	4b54      	ldr	r3, [pc, #336]	@ (3400ef90 <_strerror_r+0x3b4>)
3400ee3e:	e767      	b.n	3400ed10 <_strerror_r+0x134>
3400ee40:	4b54      	ldr	r3, [pc, #336]	@ (3400ef94 <_strerror_r+0x3b8>)
3400ee42:	e765      	b.n	3400ed10 <_strerror_r+0x134>
3400ee44:	4b54      	ldr	r3, [pc, #336]	@ (3400ef98 <_strerror_r+0x3bc>)
3400ee46:	e763      	b.n	3400ed10 <_strerror_r+0x134>
3400ee48:	4b54      	ldr	r3, [pc, #336]	@ (3400ef9c <_strerror_r+0x3c0>)
3400ee4a:	e761      	b.n	3400ed10 <_strerror_r+0x134>
3400ee4c:	2a00      	cmp	r2, #0
3400ee4e:	bf08      	it	eq
3400ee50:	4622      	moveq	r2, r4
3400ee52:	f000 f8b3 	bl	3400efbc <_user_strerror>
3400ee56:	4b52      	ldr	r3, [pc, #328]	@ (3400efa0 <_strerror_r+0x3c4>)
3400ee58:	2800      	cmp	r0, #0
3400ee5a:	bf18      	it	ne
3400ee5c:	4603      	movne	r3, r0
3400ee5e:	e757      	b.n	3400ed10 <_strerror_r+0x134>
3400ee60:	4b50      	ldr	r3, [pc, #320]	@ (3400efa4 <_strerror_r+0x3c8>)
3400ee62:	e755      	b.n	3400ed10 <_strerror_r+0x134>
3400ee64:	34011e67 	.word	0x34011e67
3400ee68:	34011e79 	.word	0x34011e79
3400ee6c:	34011e93 	.word	0x34011e93
3400ee70:	34011ea3 	.word	0x34011ea3
3400ee74:	34011ebb 	.word	0x34011ebb
3400ee78:	34011ec5 	.word	0x34011ec5
3400ee7c:	34011edf 	.word	0x34011edf
3400ee80:	34011ef1 	.word	0x34011ef1
3400ee84:	34011f03 	.word	0x34011f03
3400ee88:	34011f1c 	.word	0x34011f1c
3400ee8c:	34011f2c 	.word	0x34011f2c
3400ee90:	34011f38 	.word	0x34011f38
3400ee94:	34011f55 	.word	0x34011f55
3400ee98:	34011f67 	.word	0x34011f67
3400ee9c:	34011f78 	.word	0x34011f78
3400eea0:	34011f8a 	.word	0x34011f8a
3400eea4:	34011f96 	.word	0x34011f96
3400eea8:	34011fae 	.word	0x34011fae
3400eeac:	34011fba 	.word	0x34011fba
3400eeb0:	34011fcc 	.word	0x34011fcc
3400eeb4:	34011fdb 	.word	0x34011fdb
3400eeb8:	34011feb 	.word	0x34011feb
3400eebc:	34011ff8 	.word	0x34011ff8
3400eec0:	34012017 	.word	0x34012017
3400eec4:	34012026 	.word	0x34012026
3400eec8:	34012037 	.word	0x34012037
3400eecc:	3401205b 	.word	0x3401205b
3400eed0:	34012079 	.word	0x34012079
3400eed4:	34012097 	.word	0x34012097
3400eed8:	340120b7 	.word	0x340120b7
3400eedc:	340120ce 	.word	0x340120ce
3400eee0:	340120dd 	.word	0x340120dd
3400eee4:	340120ec 	.word	0x340120ec
3400eee8:	34012100 	.word	0x34012100
3400eeec:	34012118 	.word	0x34012118
3400eef0:	34012126 	.word	0x34012126
3400eef4:	34012133 	.word	0x34012133
3400eef8:	34012149 	.word	0x34012149
3400eefc:	34012158 	.word	0x34012158
3400ef00:	34012164 	.word	0x34012164
3400ef04:	34012193 	.word	0x34012193
3400ef08:	340121a4 	.word	0x340121a4
3400ef0c:	340121bf 	.word	0x340121bf
3400ef10:	340121d2 	.word	0x340121d2
3400ef14:	340121e8 	.word	0x340121e8
3400ef18:	340121f1 	.word	0x340121f1
3400ef1c:	34012208 	.word	0x34012208
3400ef20:	34012210 	.word	0x34012210
3400ef24:	3401221d 	.word	0x3401221d
3400ef28:	34012232 	.word	0x34012232
3400ef2c:	34012246 	.word	0x34012246
3400ef30:	3401225e 	.word	0x3401225e
3400ef34:	3401226d 	.word	0x3401226d
3400ef38:	3401227e 	.word	0x3401227e
3400ef3c:	34012291 	.word	0x34012291
3400ef40:	3401229d 	.word	0x3401229d
3400ef44:	340122b6 	.word	0x340122b6
3400ef48:	340122ca 	.word	0x340122ca
3400ef4c:	340122e5 	.word	0x340122e5
3400ef50:	340122fd 	.word	0x340122fd
3400ef54:	34012317 	.word	0x34012317
3400ef58:	3401231f 	.word	0x3401231f
3400ef5c:	3401234f 	.word	0x3401234f
3400ef60:	3401236e 	.word	0x3401236e
3400ef64:	3401238d 	.word	0x3401238d
3400ef68:	340123a4 	.word	0x340123a4
3400ef6c:	340123b7 	.word	0x340123b7
3400ef70:	340123d0 	.word	0x340123d0
3400ef74:	340123e7 	.word	0x340123e7
3400ef78:	340123fd 	.word	0x340123fd
3400ef7c:	3401241e 	.word	0x3401241e
3400ef80:	34012436 	.word	0x34012436
3400ef84:	34012452 	.word	0x34012452
3400ef88:	34012465 	.word	0x34012465
3400ef8c:	3401247b 	.word	0x3401247b
3400ef90:	3401248f 	.word	0x3401248f
3400ef94:	340124b1 	.word	0x340124b1
3400ef98:	340124d7 	.word	0x340124d7
3400ef9c:	340124e8 	.word	0x340124e8
3400efa0:	340114ba 	.word	0x340114ba
3400efa4:	34011e6f 	.word	0x34011e6f

3400efa8 <strerror>:
3400efa8:	4601      	mov	r1, r0
3400efaa:	2300      	movs	r3, #0
3400efac:	4802      	ldr	r0, [pc, #8]	@ (3400efb8 <strerror+0x10>)
3400efae:	461a      	mov	r2, r3
3400efb0:	6800      	ldr	r0, [r0, #0]
3400efb2:	f7ff be13 	b.w	3400ebdc <_strerror_r>
3400efb6:	bf00      	nop
3400efb8:	34012c38 	.word	0x34012c38

3400efbc <_user_strerror>:
3400efbc:	2000      	movs	r0, #0
3400efbe:	4770      	bx	lr

3400efc0 <_localeconv_r>:
3400efc0:	4800      	ldr	r0, [pc, #0]	@ (3400efc4 <_localeconv_r+0x4>)
3400efc2:	4770      	bx	lr
3400efc4:	34012d78 	.word	0x34012d78

3400efc8 <_close_r>:
3400efc8:	b538      	push	{r3, r4, r5, lr}
3400efca:	2300      	movs	r3, #0
3400efcc:	4d05      	ldr	r5, [pc, #20]	@ (3400efe4 <_close_r+0x1c>)
3400efce:	4604      	mov	r4, r0
3400efd0:	4608      	mov	r0, r1
3400efd2:	602b      	str	r3, [r5, #0]
3400efd4:	f7f2 fbff 	bl	340017d6 <_close>
3400efd8:	1c43      	adds	r3, r0, #1
3400efda:	d102      	bne.n	3400efe2 <_close_r+0x1a>
3400efdc:	682b      	ldr	r3, [r5, #0]
3400efde:	b103      	cbz	r3, 3400efe2 <_close_r+0x1a>
3400efe0:	6023      	str	r3, [r4, #0]
3400efe2:	bd38      	pop	{r3, r4, r5, pc}
3400efe4:	340137e8 	.word	0x340137e8

3400efe8 <_lseek_r>:
3400efe8:	b538      	push	{r3, r4, r5, lr}
3400efea:	4604      	mov	r4, r0
3400efec:	4d06      	ldr	r5, [pc, #24]	@ (3400f008 <_lseek_r+0x20>)
3400efee:	4608      	mov	r0, r1
3400eff0:	4611      	mov	r1, r2
3400eff2:	2200      	movs	r2, #0
3400eff4:	602a      	str	r2, [r5, #0]
3400eff6:	461a      	mov	r2, r3
3400eff8:	f7f2 fbf7 	bl	340017ea <_lseek>
3400effc:	1c43      	adds	r3, r0, #1
3400effe:	d102      	bne.n	3400f006 <_lseek_r+0x1e>
3400f000:	682b      	ldr	r3, [r5, #0]
3400f002:	b103      	cbz	r3, 3400f006 <_lseek_r+0x1e>
3400f004:	6023      	str	r3, [r4, #0]
3400f006:	bd38      	pop	{r3, r4, r5, pc}
3400f008:	340137e8 	.word	0x340137e8

3400f00c <_read_r>:
3400f00c:	b538      	push	{r3, r4, r5, lr}
3400f00e:	4604      	mov	r4, r0
3400f010:	4d06      	ldr	r5, [pc, #24]	@ (3400f02c <_read_r+0x20>)
3400f012:	4608      	mov	r0, r1
3400f014:	4611      	mov	r1, r2
3400f016:	2200      	movs	r2, #0
3400f018:	602a      	str	r2, [r5, #0]
3400f01a:	461a      	mov	r2, r3
3400f01c:	f7f2 fbcd 	bl	340017ba <_read>
3400f020:	1c43      	adds	r3, r0, #1
3400f022:	d102      	bne.n	3400f02a <_read_r+0x1e>
3400f024:	682b      	ldr	r3, [r5, #0]
3400f026:	b103      	cbz	r3, 3400f02a <_read_r+0x1e>
3400f028:	6023      	str	r3, [r4, #0]
3400f02a:	bd38      	pop	{r3, r4, r5, pc}
3400f02c:	340137e8 	.word	0x340137e8

3400f030 <_sbrk_r>:
3400f030:	b538      	push	{r3, r4, r5, lr}
3400f032:	2300      	movs	r3, #0
3400f034:	4d05      	ldr	r5, [pc, #20]	@ (3400f04c <_sbrk_r+0x1c>)
3400f036:	4604      	mov	r4, r0
3400f038:	4608      	mov	r0, r1
3400f03a:	602b      	str	r3, [r5, #0]
3400f03c:	f001 fe0e 	bl	34010c5c <_sbrk>
3400f040:	1c43      	adds	r3, r0, #1
3400f042:	d102      	bne.n	3400f04a <_sbrk_r+0x1a>
3400f044:	682b      	ldr	r3, [r5, #0]
3400f046:	b103      	cbz	r3, 3400f04a <_sbrk_r+0x1a>
3400f048:	6023      	str	r3, [r4, #0]
3400f04a:	bd38      	pop	{r3, r4, r5, pc}
3400f04c:	340137e8 	.word	0x340137e8

3400f050 <_write_r>:
3400f050:	b538      	push	{r3, r4, r5, lr}
3400f052:	4604      	mov	r4, r0
3400f054:	4d06      	ldr	r5, [pc, #24]	@ (3400f070 <_write_r+0x20>)
3400f056:	4608      	mov	r0, r1
3400f058:	4611      	mov	r1, r2
3400f05a:	2200      	movs	r2, #0
3400f05c:	602a      	str	r2, [r5, #0]
3400f05e:	461a      	mov	r2, r3
3400f060:	f7f2 fb1a 	bl	34001698 <_write>
3400f064:	1c43      	adds	r3, r0, #1
3400f066:	d102      	bne.n	3400f06e <_write_r+0x1e>
3400f068:	682b      	ldr	r3, [r5, #0]
3400f06a:	b103      	cbz	r3, 3400f06e <_write_r+0x1e>
3400f06c:	6023      	str	r3, [r4, #0]
3400f06e:	bd38      	pop	{r3, r4, r5, pc}
3400f070:	340137e8 	.word	0x340137e8

3400f074 <__errno>:
3400f074:	4b01      	ldr	r3, [pc, #4]	@ (3400f07c <__errno+0x8>)
3400f076:	6818      	ldr	r0, [r3, #0]
3400f078:	4770      	bx	lr
3400f07a:	bf00      	nop
3400f07c:	34012c38 	.word	0x34012c38

3400f080 <__libc_init_array>:
3400f080:	b570      	push	{r4, r5, r6, lr}
3400f082:	4d0d      	ldr	r5, [pc, #52]	@ (3400f0b8 <__libc_init_array+0x38>)
3400f084:	2600      	movs	r6, #0
3400f086:	4c0d      	ldr	r4, [pc, #52]	@ (3400f0bc <__libc_init_array+0x3c>)
3400f088:	1b64      	subs	r4, r4, r5
3400f08a:	10a4      	asrs	r4, r4, #2
3400f08c:	42a6      	cmp	r6, r4
3400f08e:	d109      	bne.n	3400f0a4 <__libc_init_array+0x24>
3400f090:	4d0b      	ldr	r5, [pc, #44]	@ (3400f0c0 <__libc_init_array+0x40>)
3400f092:	2600      	movs	r6, #0
3400f094:	4c0b      	ldr	r4, [pc, #44]	@ (3400f0c4 <__libc_init_array+0x44>)
3400f096:	f001 fdef 	bl	34010c78 <_init>
3400f09a:	1b64      	subs	r4, r4, r5
3400f09c:	10a4      	asrs	r4, r4, #2
3400f09e:	42a6      	cmp	r6, r4
3400f0a0:	d105      	bne.n	3400f0ae <__libc_init_array+0x2e>
3400f0a2:	bd70      	pop	{r4, r5, r6, pc}
3400f0a4:	f855 3b04 	ldr.w	r3, [r5], #4
3400f0a8:	3601      	adds	r6, #1
3400f0aa:	4798      	blx	r3
3400f0ac:	e7ee      	b.n	3400f08c <__libc_init_array+0xc>
3400f0ae:	f855 3b04 	ldr.w	r3, [r5], #4
3400f0b2:	3601      	adds	r6, #1
3400f0b4:	4798      	blx	r3
3400f0b6:	e7f2      	b.n	3400f09e <__libc_init_array+0x1e>
3400f0b8:	34012bd0 	.word	0x34012bd0
3400f0bc:	34012bd0 	.word	0x34012bd0
3400f0c0:	34012bd0 	.word	0x34012bd0
3400f0c4:	34012bd4 	.word	0x34012bd4

3400f0c8 <__retarget_lock_init_recursive>:
3400f0c8:	4770      	bx	lr

3400f0ca <__retarget_lock_acquire_recursive>:
3400f0ca:	4770      	bx	lr

3400f0cc <__retarget_lock_release_recursive>:
3400f0cc:	4770      	bx	lr

3400f0ce <memchr>:
3400f0ce:	b2c9      	uxtb	r1, r1
3400f0d0:	4603      	mov	r3, r0
3400f0d2:	4402      	add	r2, r0
3400f0d4:	b510      	push	{r4, lr}
3400f0d6:	4293      	cmp	r3, r2
3400f0d8:	4618      	mov	r0, r3
3400f0da:	d101      	bne.n	3400f0e0 <memchr+0x12>
3400f0dc:	2000      	movs	r0, #0
3400f0de:	e003      	b.n	3400f0e8 <memchr+0x1a>
3400f0e0:	7804      	ldrb	r4, [r0, #0]
3400f0e2:	3301      	adds	r3, #1
3400f0e4:	428c      	cmp	r4, r1
3400f0e6:	d1f6      	bne.n	3400f0d6 <memchr+0x8>
3400f0e8:	bd10      	pop	{r4, pc}

3400f0ea <memcpy>:
3400f0ea:	440a      	add	r2, r1
3400f0ec:	1e43      	subs	r3, r0, #1
3400f0ee:	4291      	cmp	r1, r2
3400f0f0:	d100      	bne.n	3400f0f4 <memcpy+0xa>
3400f0f2:	4770      	bx	lr
3400f0f4:	b510      	push	{r4, lr}
3400f0f6:	f811 4b01 	ldrb.w	r4, [r1], #1
3400f0fa:	4291      	cmp	r1, r2
3400f0fc:	f803 4f01 	strb.w	r4, [r3, #1]!
3400f100:	d1f9      	bne.n	3400f0f6 <memcpy+0xc>
3400f102:	bd10      	pop	{r4, pc}

3400f104 <abort>:
3400f104:	2006      	movs	r0, #6
3400f106:	b508      	push	{r3, lr}
3400f108:	f001 fb88 	bl	3401081c <raise>
3400f10c:	2001      	movs	r0, #1
3400f10e:	f7f2 fb4e 	bl	340017ae <_exit>

3400f112 <quorem>:
3400f112:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
3400f116:	6903      	ldr	r3, [r0, #16]
3400f118:	4607      	mov	r7, r0
3400f11a:	690c      	ldr	r4, [r1, #16]
3400f11c:	42a3      	cmp	r3, r4
3400f11e:	f2c0 8083 	blt.w	3400f228 <quorem+0x116>
3400f122:	3c01      	subs	r4, #1
3400f124:	f100 0514 	add.w	r5, r0, #20
3400f128:	f101 0814 	add.w	r8, r1, #20
3400f12c:	00a3      	lsls	r3, r4, #2
3400f12e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
3400f132:	eb08 0984 	add.w	r9, r8, r4, lsl #2
3400f136:	9300      	str	r3, [sp, #0]
3400f138:	eb05 0384 	add.w	r3, r5, r4, lsl #2
3400f13c:	9301      	str	r3, [sp, #4]
3400f13e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
3400f142:	3301      	adds	r3, #1
3400f144:	429a      	cmp	r2, r3
3400f146:	fbb2 f6f3 	udiv	r6, r2, r3
3400f14a:	d331      	bcc.n	3400f1b0 <quorem+0x9e>
3400f14c:	f04f 0a00 	mov.w	sl, #0
3400f150:	46c4      	mov	ip, r8
3400f152:	46ae      	mov	lr, r5
3400f154:	46d3      	mov	fp, sl
3400f156:	f85c 3b04 	ldr.w	r3, [ip], #4
3400f15a:	b298      	uxth	r0, r3
3400f15c:	45e1      	cmp	r9, ip
3400f15e:	ea4f 4313 	mov.w	r3, r3, lsr #16
3400f162:	fb06 a000 	mla	r0, r6, r0, sl
3400f166:	ea4f 4210 	mov.w	r2, r0, lsr #16
3400f16a:	b280      	uxth	r0, r0
3400f16c:	fb06 2303 	mla	r3, r6, r3, r2
3400f170:	f8de 2000 	ldr.w	r2, [lr]
3400f174:	b292      	uxth	r2, r2
3400f176:	ea4f 4a13 	mov.w	sl, r3, lsr #16
3400f17a:	eba2 0200 	sub.w	r2, r2, r0
3400f17e:	b29b      	uxth	r3, r3
3400f180:	f8de 0000 	ldr.w	r0, [lr]
3400f184:	445a      	add	r2, fp
3400f186:	ebc3 4322 	rsb	r3, r3, r2, asr #16
3400f18a:	b292      	uxth	r2, r2
3400f18c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
3400f190:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
3400f194:	ea4f 4b23 	mov.w	fp, r3, asr #16
3400f198:	f84e 2b04 	str.w	r2, [lr], #4
3400f19c:	d2db      	bcs.n	3400f156 <quorem+0x44>
3400f19e:	9b00      	ldr	r3, [sp, #0]
3400f1a0:	58eb      	ldr	r3, [r5, r3]
3400f1a2:	b92b      	cbnz	r3, 3400f1b0 <quorem+0x9e>
3400f1a4:	9b01      	ldr	r3, [sp, #4]
3400f1a6:	3b04      	subs	r3, #4
3400f1a8:	429d      	cmp	r5, r3
3400f1aa:	461a      	mov	r2, r3
3400f1ac:	d330      	bcc.n	3400f210 <quorem+0xfe>
3400f1ae:	613c      	str	r4, [r7, #16]
3400f1b0:	4638      	mov	r0, r7
3400f1b2:	f001 f85b 	bl	3401026c <__mcmp>
3400f1b6:	2800      	cmp	r0, #0
3400f1b8:	db26      	blt.n	3400f208 <quorem+0xf6>
3400f1ba:	4629      	mov	r1, r5
3400f1bc:	2000      	movs	r0, #0
3400f1be:	f858 2b04 	ldr.w	r2, [r8], #4
3400f1c2:	f8d1 c000 	ldr.w	ip, [r1]
3400f1c6:	fa1f fe82 	uxth.w	lr, r2
3400f1ca:	45c1      	cmp	r9, r8
3400f1cc:	fa1f f38c 	uxth.w	r3, ip
3400f1d0:	ea4f 4212 	mov.w	r2, r2, lsr #16
3400f1d4:	eba3 030e 	sub.w	r3, r3, lr
3400f1d8:	4403      	add	r3, r0
3400f1da:	ebc2 4223 	rsb	r2, r2, r3, asr #16
3400f1de:	b29b      	uxth	r3, r3
3400f1e0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
3400f1e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
3400f1e8:	ea4f 4022 	mov.w	r0, r2, asr #16
3400f1ec:	f841 3b04 	str.w	r3, [r1], #4
3400f1f0:	d2e5      	bcs.n	3400f1be <quorem+0xac>
3400f1f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
3400f1f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
3400f1fa:	b922      	cbnz	r2, 3400f206 <quorem+0xf4>
3400f1fc:	3b04      	subs	r3, #4
3400f1fe:	429d      	cmp	r5, r3
3400f200:	461a      	mov	r2, r3
3400f202:	d30b      	bcc.n	3400f21c <quorem+0x10a>
3400f204:	613c      	str	r4, [r7, #16]
3400f206:	3601      	adds	r6, #1
3400f208:	4630      	mov	r0, r6
3400f20a:	b003      	add	sp, #12
3400f20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3400f210:	6812      	ldr	r2, [r2, #0]
3400f212:	3b04      	subs	r3, #4
3400f214:	2a00      	cmp	r2, #0
3400f216:	d1ca      	bne.n	3400f1ae <quorem+0x9c>
3400f218:	3c01      	subs	r4, #1
3400f21a:	e7c5      	b.n	3400f1a8 <quorem+0x96>
3400f21c:	6812      	ldr	r2, [r2, #0]
3400f21e:	3b04      	subs	r3, #4
3400f220:	2a00      	cmp	r2, #0
3400f222:	d1ef      	bne.n	3400f204 <quorem+0xf2>
3400f224:	3c01      	subs	r4, #1
3400f226:	e7ea      	b.n	3400f1fe <quorem+0xec>
3400f228:	2000      	movs	r0, #0
3400f22a:	e7ee      	b.n	3400f20a <quorem+0xf8>
3400f22c:	0000      	movs	r0, r0
	...

3400f230 <_dtoa_r>:
3400f230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3400f234:	69c7      	ldr	r7, [r0, #28]
3400f236:	4681      	mov	r9, r0
3400f238:	ed2d 8b02 	vpush	{d8}
3400f23c:	b091      	sub	sp, #68	@ 0x44
3400f23e:	ec55 4b10 	vmov	r4, r5, d0
3400f242:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
3400f244:	9107      	str	r1, [sp, #28]
3400f246:	9209      	str	r2, [sp, #36]	@ 0x24
3400f248:	930d      	str	r3, [sp, #52]	@ 0x34
3400f24a:	ed8d 0b02 	vstr	d0, [sp, #8]
3400f24e:	b97f      	cbnz	r7, 3400f270 <_dtoa_r+0x40>
3400f250:	2010      	movs	r0, #16
3400f252:	f7fe fcef 	bl	3400dc34 <malloc>
3400f256:	4602      	mov	r2, r0
3400f258:	f8c9 001c 	str.w	r0, [r9, #28]
3400f25c:	b920      	cbnz	r0, 3400f268 <_dtoa_r+0x38>
3400f25e:	4ba0      	ldr	r3, [pc, #640]	@ (3400f4e0 <_dtoa_r+0x2b0>)
3400f260:	21ef      	movs	r1, #239	@ 0xef
3400f262:	48a0      	ldr	r0, [pc, #640]	@ (3400f4e4 <_dtoa_r+0x2b4>)
3400f264:	f7fe fcc8 	bl	3400dbf8 <__assert_func>
3400f268:	e9c0 7701 	strd	r7, r7, [r0, #4]
3400f26c:	6007      	str	r7, [r0, #0]
3400f26e:	60c7      	str	r7, [r0, #12]
3400f270:	f8d9 301c 	ldr.w	r3, [r9, #28]
3400f274:	6819      	ldr	r1, [r3, #0]
3400f276:	b159      	cbz	r1, 3400f290 <_dtoa_r+0x60>
3400f278:	685a      	ldr	r2, [r3, #4]
3400f27a:	2301      	movs	r3, #1
3400f27c:	4648      	mov	r0, r9
3400f27e:	4093      	lsls	r3, r2
3400f280:	604a      	str	r2, [r1, #4]
3400f282:	608b      	str	r3, [r1, #8]
3400f284:	f000 fdbc 	bl	3400fe00 <_Bfree>
3400f288:	f8d9 301c 	ldr.w	r3, [r9, #28]
3400f28c:	2200      	movs	r2, #0
3400f28e:	601a      	str	r2, [r3, #0]
3400f290:	1e2b      	subs	r3, r5, #0
3400f292:	bfb7      	itett	lt
3400f294:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
3400f298:	2300      	movge	r3, #0
3400f29a:	2201      	movlt	r2, #1
3400f29c:	9303      	strlt	r3, [sp, #12]
3400f29e:	bfac      	ite	ge
3400f2a0:	6033      	strge	r3, [r6, #0]
3400f2a2:	6032      	strlt	r2, [r6, #0]
3400f2a4:	4b90      	ldr	r3, [pc, #576]	@ (3400f4e8 <_dtoa_r+0x2b8>)
3400f2a6:	9e03      	ldr	r6, [sp, #12]
3400f2a8:	43b3      	bics	r3, r6
3400f2aa:	d110      	bne.n	3400f2ce <_dtoa_r+0x9e>
3400f2ac:	f242 730f 	movw	r3, #9999	@ 0x270f
3400f2b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3400f2b2:	6013      	str	r3, [r2, #0]
3400f2b4:	f3c6 0313 	ubfx	r3, r6, #0, #20
3400f2b8:	4323      	orrs	r3, r4
3400f2ba:	f000 84e6 	beq.w	3400fc8a <_dtoa_r+0xa5a>
3400f2be:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3400f2c0:	4f8a      	ldr	r7, [pc, #552]	@ (3400f4ec <_dtoa_r+0x2bc>)
3400f2c2:	2b00      	cmp	r3, #0
3400f2c4:	f000 84e8 	beq.w	3400fc98 <_dtoa_r+0xa68>
3400f2c8:	1cfb      	adds	r3, r7, #3
3400f2ca:	f000 bce3 	b.w	3400fc94 <_dtoa_r+0xa64>
3400f2ce:	ed9d 8b02 	vldr	d8, [sp, #8]
3400f2d2:	eeb5 8b40 	vcmp.f64	d8, #0.0
3400f2d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f2da:	d10a      	bne.n	3400f2f2 <_dtoa_r+0xc2>
3400f2dc:	2301      	movs	r3, #1
3400f2de:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3400f2e0:	6013      	str	r3, [r2, #0]
3400f2e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3400f2e4:	b113      	cbz	r3, 3400f2ec <_dtoa_r+0xbc>
3400f2e6:	4b82      	ldr	r3, [pc, #520]	@ (3400f4f0 <_dtoa_r+0x2c0>)
3400f2e8:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
3400f2ea:	6013      	str	r3, [r2, #0]
3400f2ec:	4f81      	ldr	r7, [pc, #516]	@ (3400f4f4 <_dtoa_r+0x2c4>)
3400f2ee:	f000 bcd3 	b.w	3400fc98 <_dtoa_r+0xa68>
3400f2f2:	aa0e      	add	r2, sp, #56	@ 0x38
3400f2f4:	eeb0 0b48 	vmov.f64	d0, d8
3400f2f8:	a90f      	add	r1, sp, #60	@ 0x3c
3400f2fa:	4648      	mov	r0, r9
3400f2fc:	f001 f86a 	bl	340103d4 <__d2b>
3400f300:	f3c6 530a 	ubfx	r3, r6, #20, #11
3400f304:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3400f306:	9001      	str	r0, [sp, #4]
3400f308:	2b00      	cmp	r3, #0
3400f30a:	d045      	beq.n	3400f398 <_dtoa_r+0x168>
3400f30c:	ee18 1a90 	vmov	r1, s17
3400f310:	eeb0 7b48 	vmov.f64	d7, d8
3400f314:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
3400f318:	2500      	movs	r5, #0
3400f31a:	f3c1 0113 	ubfx	r1, r1, #0, #20
3400f31e:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
3400f322:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
3400f326:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
3400f32a:	ee07 1a90 	vmov	s15, r1
3400f32e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 3400f4c8 <_dtoa_r+0x298>
3400f332:	ee37 7b46 	vsub.f64	d7, d7, d6
3400f336:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 3400f4d0 <_dtoa_r+0x2a0>
3400f33a:	eea7 6b05 	vfma.f64	d6, d7, d5
3400f33e:	ee07 3a90 	vmov	s15, r3
3400f342:	eeb8 4be7 	vcvt.f64.s32	d4, s15
3400f346:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 3400f4d8 <_dtoa_r+0x2a8>
3400f34a:	eeb0 7b46 	vmov.f64	d7, d6
3400f34e:	eea4 7b05 	vfma.f64	d7, d4, d5
3400f352:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
3400f356:	eefd 6bc7 	vcvt.s32.f64	s13, d7
3400f35a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f35e:	ee16 8a90 	vmov	r8, s13
3400f362:	d508      	bpl.n	3400f376 <_dtoa_r+0x146>
3400f364:	eeb8 6be6 	vcvt.f64.s32	d6, s13
3400f368:	eeb4 6b47 	vcmp.f64	d6, d7
3400f36c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f370:	bf18      	it	ne
3400f372:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
3400f376:	f1b8 0f16 	cmp.w	r8, #22
3400f37a:	d82d      	bhi.n	3400f3d8 <_dtoa_r+0x1a8>
3400f37c:	495e      	ldr	r1, [pc, #376]	@ (3400f4f8 <_dtoa_r+0x2c8>)
3400f37e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
3400f382:	ed91 7b00 	vldr	d7, [r1]
3400f386:	eeb4 8bc7 	vcmpe.f64	d8, d7
3400f38a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f38e:	d501      	bpl.n	3400f394 <_dtoa_r+0x164>
3400f390:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
3400f394:	2100      	movs	r1, #0
3400f396:	e020      	b.n	3400f3da <_dtoa_r+0x1aa>
3400f398:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
3400f39a:	2501      	movs	r5, #1
3400f39c:	4413      	add	r3, r2
3400f39e:	f203 4132 	addw	r1, r3, #1074	@ 0x432
3400f3a2:	2920      	cmp	r1, #32
3400f3a4:	bfc9      	itett	gt
3400f3a6:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
3400f3aa:	f1c1 0120 	rsble	r1, r1, #32
3400f3ae:	408e      	lslgt	r6, r1
3400f3b0:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
3400f3b4:	bfd8      	it	le
3400f3b6:	fa04 f101 	lslle.w	r1, r4, r1
3400f3ba:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
3400f3be:	bfc4      	itt	gt
3400f3c0:	fa24 f101 	lsrgt.w	r1, r4, r1
3400f3c4:	4331      	orrgt	r1, r6
3400f3c6:	ee07 1a90 	vmov	s15, r1
3400f3ca:	eeb8 7b67 	vcvt.f64.u32	d7, s15
3400f3ce:	ee17 1a90 	vmov	r1, s15
3400f3d2:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
3400f3d6:	e7a6      	b.n	3400f326 <_dtoa_r+0xf6>
3400f3d8:	2101      	movs	r1, #1
3400f3da:	1ad2      	subs	r2, r2, r3
3400f3dc:	910c      	str	r1, [sp, #48]	@ 0x30
3400f3de:	1e53      	subs	r3, r2, #1
3400f3e0:	9306      	str	r3, [sp, #24]
3400f3e2:	bf49      	itett	mi
3400f3e4:	f1c2 0301 	rsbmi	r3, r2, #1
3400f3e8:	2300      	movpl	r3, #0
3400f3ea:	9304      	strmi	r3, [sp, #16]
3400f3ec:	2300      	movmi	r3, #0
3400f3ee:	bf54      	ite	pl
3400f3f0:	9304      	strpl	r3, [sp, #16]
3400f3f2:	9306      	strmi	r3, [sp, #24]
3400f3f4:	f1b8 0f00 	cmp.w	r8, #0
3400f3f8:	db16      	blt.n	3400f428 <_dtoa_r+0x1f8>
3400f3fa:	9b06      	ldr	r3, [sp, #24]
3400f3fc:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
3400f400:	4443      	add	r3, r8
3400f402:	9306      	str	r3, [sp, #24]
3400f404:	2300      	movs	r3, #0
3400f406:	9a07      	ldr	r2, [sp, #28]
3400f408:	2a09      	cmp	r2, #9
3400f40a:	d843      	bhi.n	3400f494 <_dtoa_r+0x264>
3400f40c:	2a05      	cmp	r2, #5
3400f40e:	bfc5      	ittet	gt
3400f410:	3a04      	subgt	r2, #4
3400f412:	2400      	movgt	r4, #0
3400f414:	2401      	movle	r4, #1
3400f416:	9207      	strgt	r2, [sp, #28]
3400f418:	9a07      	ldr	r2, [sp, #28]
3400f41a:	3a02      	subs	r2, #2
3400f41c:	2a03      	cmp	r2, #3
3400f41e:	d844      	bhi.n	3400f4aa <_dtoa_r+0x27a>
3400f420:	e8df f002 	tbb	[pc, r2]
3400f424:	0b173634 	.word	0x0b173634
3400f428:	9b04      	ldr	r3, [sp, #16]
3400f42a:	2200      	movs	r2, #0
3400f42c:	eba3 0308 	sub.w	r3, r3, r8
3400f430:	920a      	str	r2, [sp, #40]	@ 0x28
3400f432:	9304      	str	r3, [sp, #16]
3400f434:	f1c8 0300 	rsb	r3, r8, #0
3400f438:	e7e5      	b.n	3400f406 <_dtoa_r+0x1d6>
3400f43a:	2201      	movs	r2, #1
3400f43c:	9208      	str	r2, [sp, #32]
3400f43e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3400f440:	eb08 0b02 	add.w	fp, r8, r2
3400f444:	f10b 0a01 	add.w	sl, fp, #1
3400f448:	4652      	mov	r2, sl
3400f44a:	2a01      	cmp	r2, #1
3400f44c:	bfb8      	it	lt
3400f44e:	2201      	movlt	r2, #1
3400f450:	e006      	b.n	3400f460 <_dtoa_r+0x230>
3400f452:	2201      	movs	r2, #1
3400f454:	9208      	str	r2, [sp, #32]
3400f456:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3400f458:	2a00      	cmp	r2, #0
3400f45a:	dd29      	ble.n	3400f4b0 <_dtoa_r+0x280>
3400f45c:	4693      	mov	fp, r2
3400f45e:	4692      	mov	sl, r2
3400f460:	f8d9 701c 	ldr.w	r7, [r9, #28]
3400f464:	2100      	movs	r1, #0
3400f466:	2004      	movs	r0, #4
3400f468:	f100 0614 	add.w	r6, r0, #20
3400f46c:	4296      	cmp	r6, r2
3400f46e:	d926      	bls.n	3400f4be <_dtoa_r+0x28e>
3400f470:	6079      	str	r1, [r7, #4]
3400f472:	4648      	mov	r0, r9
3400f474:	9305      	str	r3, [sp, #20]
3400f476:	f000 fc83 	bl	3400fd80 <_Balloc>
3400f47a:	9b05      	ldr	r3, [sp, #20]
3400f47c:	4607      	mov	r7, r0
3400f47e:	2800      	cmp	r0, #0
3400f480:	d13e      	bne.n	3400f500 <_dtoa_r+0x2d0>
3400f482:	4b1e      	ldr	r3, [pc, #120]	@ (3400f4fc <_dtoa_r+0x2cc>)
3400f484:	4602      	mov	r2, r0
3400f486:	f240 11af 	movw	r1, #431	@ 0x1af
3400f48a:	e6ea      	b.n	3400f262 <_dtoa_r+0x32>
3400f48c:	2200      	movs	r2, #0
3400f48e:	e7e1      	b.n	3400f454 <_dtoa_r+0x224>
3400f490:	2200      	movs	r2, #0
3400f492:	e7d3      	b.n	3400f43c <_dtoa_r+0x20c>
3400f494:	2401      	movs	r4, #1
3400f496:	2200      	movs	r2, #0
3400f498:	e9cd 2407 	strd	r2, r4, [sp, #28]
3400f49c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
3400f4a0:	2100      	movs	r1, #0
3400f4a2:	2212      	movs	r2, #18
3400f4a4:	46da      	mov	sl, fp
3400f4a6:	9109      	str	r1, [sp, #36]	@ 0x24
3400f4a8:	e7da      	b.n	3400f460 <_dtoa_r+0x230>
3400f4aa:	2201      	movs	r2, #1
3400f4ac:	9208      	str	r2, [sp, #32]
3400f4ae:	e7f5      	b.n	3400f49c <_dtoa_r+0x26c>
3400f4b0:	f04f 0b01 	mov.w	fp, #1
3400f4b4:	46da      	mov	sl, fp
3400f4b6:	465a      	mov	r2, fp
3400f4b8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
3400f4bc:	e7d0      	b.n	3400f460 <_dtoa_r+0x230>
3400f4be:	3101      	adds	r1, #1
3400f4c0:	0040      	lsls	r0, r0, #1
3400f4c2:	e7d1      	b.n	3400f468 <_dtoa_r+0x238>
3400f4c4:	f3af 8000 	nop.w
3400f4c8:	636f4361 	.word	0x636f4361
3400f4cc:	3fd287a7 	.word	0x3fd287a7
3400f4d0:	8b60c8b3 	.word	0x8b60c8b3
3400f4d4:	3fc68a28 	.word	0x3fc68a28
3400f4d8:	509f79fb 	.word	0x509f79fb
3400f4dc:	3fd34413 	.word	0x3fd34413
3400f4e0:	3401250a 	.word	0x3401250a
3400f4e4:	34012521 	.word	0x34012521
3400f4e8:	7ff00000 	.word	0x7ff00000
3400f4ec:	34012506 	.word	0x34012506
3400f4f0:	340116d2 	.word	0x340116d2
3400f4f4:	340116d1 	.word	0x340116d1
3400f4f8:	340128b8 	.word	0x340128b8
3400f4fc:	34012579 	.word	0x34012579
3400f500:	f8d9 201c 	ldr.w	r2, [r9, #28]
3400f504:	f1ba 0f0e 	cmp.w	sl, #14
3400f508:	6010      	str	r0, [r2, #0]
3400f50a:	d86e      	bhi.n	3400f5ea <_dtoa_r+0x3ba>
3400f50c:	2c00      	cmp	r4, #0
3400f50e:	d06c      	beq.n	3400f5ea <_dtoa_r+0x3ba>
3400f510:	f1b8 0f00 	cmp.w	r8, #0
3400f514:	f340 80b4 	ble.w	3400f680 <_dtoa_r+0x450>
3400f518:	f008 010f 	and.w	r1, r8, #15
3400f51c:	4ac7      	ldr	r2, [pc, #796]	@ (3400f83c <_dtoa_r+0x60c>)
3400f51e:	f418 7f80 	tst.w	r8, #256	@ 0x100
3400f522:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
3400f526:	ea4f 1128 	mov.w	r1, r8, asr #4
3400f52a:	ed92 7b00 	vldr	d7, [r2]
3400f52e:	f000 809b 	beq.w	3400f668 <_dtoa_r+0x438>
3400f532:	4ac3      	ldr	r2, [pc, #780]	@ (3400f840 <_dtoa_r+0x610>)
3400f534:	f001 010f 	and.w	r1, r1, #15
3400f538:	ed92 6b08 	vldr	d6, [r2, #32]
3400f53c:	2203      	movs	r2, #3
3400f53e:	ee88 6b06 	vdiv.f64	d6, d8, d6
3400f542:	ed8d 6b02 	vstr	d6, [sp, #8]
3400f546:	48be      	ldr	r0, [pc, #760]	@ (3400f840 <_dtoa_r+0x610>)
3400f548:	2900      	cmp	r1, #0
3400f54a:	f040 808f 	bne.w	3400f66c <_dtoa_r+0x43c>
3400f54e:	ed9d 6b02 	vldr	d6, [sp, #8]
3400f552:	ee86 7b07 	vdiv.f64	d7, d6, d7
3400f556:	ed8d 7b02 	vstr	d7, [sp, #8]
3400f55a:	990c      	ldr	r1, [sp, #48]	@ 0x30
3400f55c:	ed9d 7b02 	vldr	d7, [sp, #8]
3400f560:	2900      	cmp	r1, #0
3400f562:	f000 80b3 	beq.w	3400f6cc <_dtoa_r+0x49c>
3400f566:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
3400f56a:	eeb4 7bc6 	vcmpe.f64	d7, d6
3400f56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f572:	f140 80ab 	bpl.w	3400f6cc <_dtoa_r+0x49c>
3400f576:	f1ba 0f00 	cmp.w	sl, #0
3400f57a:	f000 80a7 	beq.w	3400f6cc <_dtoa_r+0x49c>
3400f57e:	f1bb 0f00 	cmp.w	fp, #0
3400f582:	dd30      	ble.n	3400f5e6 <_dtoa_r+0x3b6>
3400f584:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
3400f588:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
3400f58c:	3201      	adds	r2, #1
3400f58e:	465c      	mov	r4, fp
3400f590:	9105      	str	r1, [sp, #20]
3400f592:	ee27 7b06 	vmul.f64	d7, d7, d6
3400f596:	ed8d 7b02 	vstr	d7, [sp, #8]
3400f59a:	ee07 2a90 	vmov	s15, r2
3400f59e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
3400f5a2:	ed9d 6b02 	vldr	d6, [sp, #8]
3400f5a6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
3400f5aa:	eea7 5b06 	vfma.f64	d5, d7, d6
3400f5ae:	ee15 2a90 	vmov	r2, s11
3400f5b2:	ec51 0b15 	vmov	r0, r1, d5
3400f5b6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
3400f5ba:	2c00      	cmp	r4, #0
3400f5bc:	f040 808a 	bne.w	3400f6d4 <_dtoa_r+0x4a4>
3400f5c0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
3400f5c4:	ee36 6b47 	vsub.f64	d6, d6, d7
3400f5c8:	ec41 0b17 	vmov	d7, r0, r1
3400f5cc:	eeb4 6bc7 	vcmpe.f64	d6, d7
3400f5d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f5d4:	f300 826a 	bgt.w	3400faac <_dtoa_r+0x87c>
3400f5d8:	eeb1 7b47 	vneg.f64	d7, d7
3400f5dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
3400f5e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f5e4:	d423      	bmi.n	3400f62e <_dtoa_r+0x3fe>
3400f5e6:	ed8d 8b02 	vstr	d8, [sp, #8]
3400f5ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
3400f5ec:	2a00      	cmp	r2, #0
3400f5ee:	f2c0 8129 	blt.w	3400f844 <_dtoa_r+0x614>
3400f5f2:	f1b8 0f0e 	cmp.w	r8, #14
3400f5f6:	f300 8125 	bgt.w	3400f844 <_dtoa_r+0x614>
3400f5fa:	4b90      	ldr	r3, [pc, #576]	@ (3400f83c <_dtoa_r+0x60c>)
3400f5fc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
3400f600:	ed93 6b00 	vldr	d6, [r3]
3400f604:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400f606:	2b00      	cmp	r3, #0
3400f608:	f280 80c8 	bge.w	3400f79c <_dtoa_r+0x56c>
3400f60c:	f1ba 0f00 	cmp.w	sl, #0
3400f610:	f300 80c4 	bgt.w	3400f79c <_dtoa_r+0x56c>
3400f614:	d10b      	bne.n	3400f62e <_dtoa_r+0x3fe>
3400f616:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
3400f61a:	ee26 6b07 	vmul.f64	d6, d6, d7
3400f61e:	ed9d 7b02 	vldr	d7, [sp, #8]
3400f622:	eeb4 6bc7 	vcmpe.f64	d6, d7
3400f626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f62a:	f2c0 823c 	blt.w	3400faa6 <_dtoa_r+0x876>
3400f62e:	2400      	movs	r4, #0
3400f630:	4625      	mov	r5, r4
3400f632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
3400f634:	463e      	mov	r6, r7
3400f636:	43db      	mvns	r3, r3
3400f638:	9305      	str	r3, [sp, #20]
3400f63a:	f04f 0800 	mov.w	r8, #0
3400f63e:	4621      	mov	r1, r4
3400f640:	4648      	mov	r0, r9
3400f642:	f000 fbdd 	bl	3400fe00 <_Bfree>
3400f646:	2d00      	cmp	r5, #0
3400f648:	f000 80a2 	beq.w	3400f790 <_dtoa_r+0x560>
3400f64c:	f1b8 0f00 	cmp.w	r8, #0
3400f650:	d005      	beq.n	3400f65e <_dtoa_r+0x42e>
3400f652:	45a8      	cmp	r8, r5
3400f654:	d003      	beq.n	3400f65e <_dtoa_r+0x42e>
3400f656:	4641      	mov	r1, r8
3400f658:	4648      	mov	r0, r9
3400f65a:	f000 fbd1 	bl	3400fe00 <_Bfree>
3400f65e:	4629      	mov	r1, r5
3400f660:	4648      	mov	r0, r9
3400f662:	f000 fbcd 	bl	3400fe00 <_Bfree>
3400f666:	e093      	b.n	3400f790 <_dtoa_r+0x560>
3400f668:	2202      	movs	r2, #2
3400f66a:	e76c      	b.n	3400f546 <_dtoa_r+0x316>
3400f66c:	07cc      	lsls	r4, r1, #31
3400f66e:	d504      	bpl.n	3400f67a <_dtoa_r+0x44a>
3400f670:	3201      	adds	r2, #1
3400f672:	ed90 6b00 	vldr	d6, [r0]
3400f676:	ee27 7b06 	vmul.f64	d7, d7, d6
3400f67a:	1049      	asrs	r1, r1, #1
3400f67c:	3008      	adds	r0, #8
3400f67e:	e763      	b.n	3400f548 <_dtoa_r+0x318>
3400f680:	d022      	beq.n	3400f6c8 <_dtoa_r+0x498>
3400f682:	f1c8 0100 	rsb	r1, r8, #0
3400f686:	4a6d      	ldr	r2, [pc, #436]	@ (3400f83c <_dtoa_r+0x60c>)
3400f688:	2400      	movs	r4, #0
3400f68a:	f001 000f 	and.w	r0, r1, #15
3400f68e:	1109      	asrs	r1, r1, #4
3400f690:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
3400f694:	486a      	ldr	r0, [pc, #424]	@ (3400f840 <_dtoa_r+0x610>)
3400f696:	ed92 7b00 	vldr	d7, [r2]
3400f69a:	2202      	movs	r2, #2
3400f69c:	ee28 7b07 	vmul.f64	d7, d8, d7
3400f6a0:	ed8d 7b02 	vstr	d7, [sp, #8]
3400f6a4:	b929      	cbnz	r1, 3400f6b2 <_dtoa_r+0x482>
3400f6a6:	2c00      	cmp	r4, #0
3400f6a8:	f43f af57 	beq.w	3400f55a <_dtoa_r+0x32a>
3400f6ac:	ed8d 7b02 	vstr	d7, [sp, #8]
3400f6b0:	e753      	b.n	3400f55a <_dtoa_r+0x32a>
3400f6b2:	07ce      	lsls	r6, r1, #31
3400f6b4:	d505      	bpl.n	3400f6c2 <_dtoa_r+0x492>
3400f6b6:	3201      	adds	r2, #1
3400f6b8:	2401      	movs	r4, #1
3400f6ba:	ed90 6b00 	vldr	d6, [r0]
3400f6be:	ee27 7b06 	vmul.f64	d7, d7, d6
3400f6c2:	1049      	asrs	r1, r1, #1
3400f6c4:	3008      	adds	r0, #8
3400f6c6:	e7ed      	b.n	3400f6a4 <_dtoa_r+0x474>
3400f6c8:	2202      	movs	r2, #2
3400f6ca:	e746      	b.n	3400f55a <_dtoa_r+0x32a>
3400f6cc:	4654      	mov	r4, sl
3400f6ce:	f8cd 8014 	str.w	r8, [sp, #20]
3400f6d2:	e762      	b.n	3400f59a <_dtoa_r+0x36a>
3400f6d4:	4a59      	ldr	r2, [pc, #356]	@ (3400f83c <_dtoa_r+0x60c>)
3400f6d6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
3400f6da:	443c      	add	r4, r7
3400f6dc:	ed12 4b02 	vldr	d4, [r2, #-8]
3400f6e0:	9a08      	ldr	r2, [sp, #32]
3400f6e2:	ec41 0b17 	vmov	d7, r0, r1
3400f6e6:	b34a      	cbz	r2, 3400f73c <_dtoa_r+0x50c>
3400f6e8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
3400f6ec:	463e      	mov	r6, r7
3400f6ee:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
3400f6f2:	ee83 5b04 	vdiv.f64	d5, d3, d4
3400f6f6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
3400f6fa:	ee35 7b47 	vsub.f64	d7, d5, d7
3400f6fe:	eefd 4bc6 	vcvt.s32.f64	s9, d6
3400f702:	eeb8 5be4 	vcvt.f64.s32	d5, s9
3400f706:	ee14 2a90 	vmov	r2, s9
3400f70a:	3230      	adds	r2, #48	@ 0x30
3400f70c:	ee36 6b45 	vsub.f64	d6, d6, d5
3400f710:	f806 2b01 	strb.w	r2, [r6], #1
3400f714:	eeb4 6bc7 	vcmpe.f64	d6, d7
3400f718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f71c:	d438      	bmi.n	3400f790 <_dtoa_r+0x560>
3400f71e:	ee32 5b46 	vsub.f64	d5, d2, d6
3400f722:	eeb4 5bc7 	vcmpe.f64	d5, d7
3400f726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f72a:	d46e      	bmi.n	3400f80a <_dtoa_r+0x5da>
3400f72c:	42a6      	cmp	r6, r4
3400f72e:	f43f af5a 	beq.w	3400f5e6 <_dtoa_r+0x3b6>
3400f732:	ee27 7b03 	vmul.f64	d7, d7, d3
3400f736:	ee26 6b03 	vmul.f64	d6, d6, d3
3400f73a:	e7e0      	b.n	3400f6fe <_dtoa_r+0x4ce>
3400f73c:	ee27 7b04 	vmul.f64	d7, d7, d4
3400f740:	4621      	mov	r1, r4
3400f742:	463e      	mov	r6, r7
3400f744:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
3400f748:	eefd 4bc6 	vcvt.s32.f64	s9, d6
3400f74c:	ee14 2a90 	vmov	r2, s9
3400f750:	eeb8 5be4 	vcvt.f64.s32	d5, s9
3400f754:	3230      	adds	r2, #48	@ 0x30
3400f756:	ee36 6b45 	vsub.f64	d6, d6, d5
3400f75a:	f806 2b01 	strb.w	r2, [r6], #1
3400f75e:	42a6      	cmp	r6, r4
3400f760:	d119      	bne.n	3400f796 <_dtoa_r+0x566>
3400f762:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
3400f766:	ee37 4b05 	vadd.f64	d4, d7, d5
3400f76a:	eeb4 6bc4 	vcmpe.f64	d6, d4
3400f76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f772:	dc4a      	bgt.n	3400f80a <_dtoa_r+0x5da>
3400f774:	ee35 5b47 	vsub.f64	d5, d5, d7
3400f778:	eeb4 6bc5 	vcmpe.f64	d6, d5
3400f77c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f780:	f57f af31 	bpl.w	3400f5e6 <_dtoa_r+0x3b6>
3400f784:	460e      	mov	r6, r1
3400f786:	3901      	subs	r1, #1
3400f788:	f816 3c01 	ldrb.w	r3, [r6, #-1]
3400f78c:	2b30      	cmp	r3, #48	@ 0x30
3400f78e:	d0f9      	beq.n	3400f784 <_dtoa_r+0x554>
3400f790:	f8dd 8014 	ldr.w	r8, [sp, #20]
3400f794:	e027      	b.n	3400f7e6 <_dtoa_r+0x5b6>
3400f796:	ee26 6b03 	vmul.f64	d6, d6, d3
3400f79a:	e7d5      	b.n	3400f748 <_dtoa_r+0x518>
3400f79c:	ed9d 7b02 	vldr	d7, [sp, #8]
3400f7a0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
3400f7a4:	463e      	mov	r6, r7
3400f7a6:	ee87 5b06 	vdiv.f64	d5, d7, d6
3400f7aa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
3400f7ae:	ee15 3a10 	vmov	r3, s10
3400f7b2:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
3400f7b6:	3330      	adds	r3, #48	@ 0x30
3400f7b8:	eea3 7b46 	vfms.f64	d7, d3, d6
3400f7bc:	f806 3b01 	strb.w	r3, [r6], #1
3400f7c0:	1bf3      	subs	r3, r6, r7
3400f7c2:	459a      	cmp	sl, r3
3400f7c4:	d132      	bne.n	3400f82c <_dtoa_r+0x5fc>
3400f7c6:	ee37 7b07 	vadd.f64	d7, d7, d7
3400f7ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
3400f7ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f7d2:	dc18      	bgt.n	3400f806 <_dtoa_r+0x5d6>
3400f7d4:	eeb4 7b46 	vcmp.f64	d7, d6
3400f7d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f7dc:	d103      	bne.n	3400f7e6 <_dtoa_r+0x5b6>
3400f7de:	ee15 3a10 	vmov	r3, s10
3400f7e2:	07db      	lsls	r3, r3, #31
3400f7e4:	d40f      	bmi.n	3400f806 <_dtoa_r+0x5d6>
3400f7e6:	9901      	ldr	r1, [sp, #4]
3400f7e8:	4648      	mov	r0, r9
3400f7ea:	f000 fb09 	bl	3400fe00 <_Bfree>
3400f7ee:	2300      	movs	r3, #0
3400f7f0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
3400f7f2:	7033      	strb	r3, [r6, #0]
3400f7f4:	f108 0301 	add.w	r3, r8, #1
3400f7f8:	6013      	str	r3, [r2, #0]
3400f7fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3400f7fc:	2b00      	cmp	r3, #0
3400f7fe:	f000 824b 	beq.w	3400fc98 <_dtoa_r+0xa68>
3400f802:	601e      	str	r6, [r3, #0]
3400f804:	e248      	b.n	3400fc98 <_dtoa_r+0xa68>
3400f806:	f8cd 8014 	str.w	r8, [sp, #20]
3400f80a:	4633      	mov	r3, r6
3400f80c:	461e      	mov	r6, r3
3400f80e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
3400f812:	2a39      	cmp	r2, #57	@ 0x39
3400f814:	d106      	bne.n	3400f824 <_dtoa_r+0x5f4>
3400f816:	429f      	cmp	r7, r3
3400f818:	d1f8      	bne.n	3400f80c <_dtoa_r+0x5dc>
3400f81a:	9a05      	ldr	r2, [sp, #20]
3400f81c:	3201      	adds	r2, #1
3400f81e:	9205      	str	r2, [sp, #20]
3400f820:	2230      	movs	r2, #48	@ 0x30
3400f822:	703a      	strb	r2, [r7, #0]
3400f824:	781a      	ldrb	r2, [r3, #0]
3400f826:	3201      	adds	r2, #1
3400f828:	701a      	strb	r2, [r3, #0]
3400f82a:	e7b1      	b.n	3400f790 <_dtoa_r+0x560>
3400f82c:	ee27 7b04 	vmul.f64	d7, d7, d4
3400f830:	eeb5 7b40 	vcmp.f64	d7, #0.0
3400f834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
3400f838:	d1b5      	bne.n	3400f7a6 <_dtoa_r+0x576>
3400f83a:	e7d4      	b.n	3400f7e6 <_dtoa_r+0x5b6>
3400f83c:	340128b8 	.word	0x340128b8
3400f840:	34012890 	.word	0x34012890
3400f844:	9908      	ldr	r1, [sp, #32]
3400f846:	2900      	cmp	r1, #0
3400f848:	f000 80e9 	beq.w	3400fa1e <_dtoa_r+0x7ee>
3400f84c:	9907      	ldr	r1, [sp, #28]
3400f84e:	2901      	cmp	r1, #1
3400f850:	f300 80cb 	bgt.w	3400f9ea <_dtoa_r+0x7ba>
3400f854:	2d00      	cmp	r5, #0
3400f856:	f000 80c4 	beq.w	3400f9e2 <_dtoa_r+0x7b2>
3400f85a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
3400f85e:	461c      	mov	r4, r3
3400f860:	9e04      	ldr	r6, [sp, #16]
3400f862:	9305      	str	r3, [sp, #20]
3400f864:	2101      	movs	r1, #1
3400f866:	9b04      	ldr	r3, [sp, #16]
3400f868:	4648      	mov	r0, r9
3400f86a:	4413      	add	r3, r2
3400f86c:	9304      	str	r3, [sp, #16]
3400f86e:	9b06      	ldr	r3, [sp, #24]
3400f870:	4413      	add	r3, r2
3400f872:	9306      	str	r3, [sp, #24]
3400f874:	f000 fb7a 	bl	3400ff6c <__i2b>
3400f878:	9b05      	ldr	r3, [sp, #20]
3400f87a:	4605      	mov	r5, r0
3400f87c:	b166      	cbz	r6, 3400f898 <_dtoa_r+0x668>
3400f87e:	9a06      	ldr	r2, [sp, #24]
3400f880:	2a00      	cmp	r2, #0
3400f882:	dd09      	ble.n	3400f898 <_dtoa_r+0x668>
3400f884:	42b2      	cmp	r2, r6
3400f886:	9904      	ldr	r1, [sp, #16]
3400f888:	bfa8      	it	ge
3400f88a:	4632      	movge	r2, r6
3400f88c:	1a89      	subs	r1, r1, r2
3400f88e:	1ab6      	subs	r6, r6, r2
3400f890:	9104      	str	r1, [sp, #16]
3400f892:	9906      	ldr	r1, [sp, #24]
3400f894:	1a8a      	subs	r2, r1, r2
3400f896:	9206      	str	r2, [sp, #24]
3400f898:	b30b      	cbz	r3, 3400f8de <_dtoa_r+0x6ae>
3400f89a:	9a08      	ldr	r2, [sp, #32]
3400f89c:	2a00      	cmp	r2, #0
3400f89e:	f000 80c5 	beq.w	3400fa2c <_dtoa_r+0x7fc>
3400f8a2:	2c00      	cmp	r4, #0
3400f8a4:	f000 80bf 	beq.w	3400fa26 <_dtoa_r+0x7f6>
3400f8a8:	4629      	mov	r1, r5
3400f8aa:	4622      	mov	r2, r4
3400f8ac:	4648      	mov	r0, r9
3400f8ae:	930b      	str	r3, [sp, #44]	@ 0x2c
3400f8b0:	f000 fc16 	bl	340100e0 <__pow5mult>
3400f8b4:	9a01      	ldr	r2, [sp, #4]
3400f8b6:	4601      	mov	r1, r0
3400f8b8:	4605      	mov	r5, r0
3400f8ba:	4648      	mov	r0, r9
3400f8bc:	f000 fb6c 	bl	3400ff98 <__multiply>
3400f8c0:	9901      	ldr	r1, [sp, #4]
3400f8c2:	9005      	str	r0, [sp, #20]
3400f8c4:	4648      	mov	r0, r9
3400f8c6:	f000 fa9b 	bl	3400fe00 <_Bfree>
3400f8ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3400f8cc:	1b1b      	subs	r3, r3, r4
3400f8ce:	f000 80b0 	beq.w	3400fa32 <_dtoa_r+0x802>
3400f8d2:	461a      	mov	r2, r3
3400f8d4:	9905      	ldr	r1, [sp, #20]
3400f8d6:	4648      	mov	r0, r9
3400f8d8:	f000 fc02 	bl	340100e0 <__pow5mult>
3400f8dc:	9001      	str	r0, [sp, #4]
3400f8de:	2101      	movs	r1, #1
3400f8e0:	4648      	mov	r0, r9
3400f8e2:	f000 fb43 	bl	3400ff6c <__i2b>
3400f8e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3400f8e8:	4604      	mov	r4, r0
3400f8ea:	2b00      	cmp	r3, #0
3400f8ec:	f000 81da 	beq.w	3400fca4 <_dtoa_r+0xa74>
3400f8f0:	461a      	mov	r2, r3
3400f8f2:	4601      	mov	r1, r0
3400f8f4:	4648      	mov	r0, r9
3400f8f6:	f000 fbf3 	bl	340100e0 <__pow5mult>
3400f8fa:	9b07      	ldr	r3, [sp, #28]
3400f8fc:	4604      	mov	r4, r0
3400f8fe:	2b01      	cmp	r3, #1
3400f900:	f300 80a0 	bgt.w	3400fa44 <_dtoa_r+0x814>
3400f904:	9b02      	ldr	r3, [sp, #8]
3400f906:	2b00      	cmp	r3, #0
3400f908:	f040 8096 	bne.w	3400fa38 <_dtoa_r+0x808>
3400f90c:	9b03      	ldr	r3, [sp, #12]
3400f90e:	f3c3 0213 	ubfx	r2, r3, #0, #20
3400f912:	2a00      	cmp	r2, #0
3400f914:	f040 8092 	bne.w	3400fa3c <_dtoa_r+0x80c>
3400f918:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
3400f91c:	0d12      	lsrs	r2, r2, #20
3400f91e:	0512      	lsls	r2, r2, #20
3400f920:	2a00      	cmp	r2, #0
3400f922:	f000 808d 	beq.w	3400fa40 <_dtoa_r+0x810>
3400f926:	9b04      	ldr	r3, [sp, #16]
3400f928:	3301      	adds	r3, #1
3400f92a:	9304      	str	r3, [sp, #16]
3400f92c:	9b06      	ldr	r3, [sp, #24]
3400f92e:	3301      	adds	r3, #1
3400f930:	9306      	str	r3, [sp, #24]
3400f932:	2301      	movs	r3, #1
3400f934:	930b      	str	r3, [sp, #44]	@ 0x2c
3400f936:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3400f938:	2b00      	cmp	r3, #0
3400f93a:	f000 81b9 	beq.w	3400fcb0 <_dtoa_r+0xa80>
3400f93e:	6922      	ldr	r2, [r4, #16]
3400f940:	eb04 0282 	add.w	r2, r4, r2, lsl #2
3400f944:	6910      	ldr	r0, [r2, #16]
3400f946:	f000 fac5 	bl	3400fed4 <__hi0bits>
3400f94a:	f1c0 0020 	rsb	r0, r0, #32
3400f94e:	9b06      	ldr	r3, [sp, #24]
3400f950:	4418      	add	r0, r3
3400f952:	f010 001f 	ands.w	r0, r0, #31
3400f956:	f000 8081 	beq.w	3400fa5c <_dtoa_r+0x82c>
3400f95a:	f1c0 0220 	rsb	r2, r0, #32
3400f95e:	2a04      	cmp	r2, #4
3400f960:	dd73      	ble.n	3400fa4a <_dtoa_r+0x81a>
3400f962:	f1c0 001c 	rsb	r0, r0, #28
3400f966:	9b04      	ldr	r3, [sp, #16]
3400f968:	4403      	add	r3, r0
3400f96a:	4406      	add	r6, r0
3400f96c:	9304      	str	r3, [sp, #16]
3400f96e:	9b06      	ldr	r3, [sp, #24]
3400f970:	4403      	add	r3, r0
3400f972:	9306      	str	r3, [sp, #24]
3400f974:	9b04      	ldr	r3, [sp, #16]
3400f976:	2b00      	cmp	r3, #0
3400f978:	dd05      	ble.n	3400f986 <_dtoa_r+0x756>
3400f97a:	461a      	mov	r2, r3
3400f97c:	9901      	ldr	r1, [sp, #4]
3400f97e:	4648      	mov	r0, r9
3400f980:	f000 fc08 	bl	34010194 <__lshift>
3400f984:	9001      	str	r0, [sp, #4]
3400f986:	9b06      	ldr	r3, [sp, #24]
3400f988:	2b00      	cmp	r3, #0
3400f98a:	dd05      	ble.n	3400f998 <_dtoa_r+0x768>
3400f98c:	4621      	mov	r1, r4
3400f98e:	461a      	mov	r2, r3
3400f990:	4648      	mov	r0, r9
3400f992:	f000 fbff 	bl	34010194 <__lshift>
3400f996:	4604      	mov	r4, r0
3400f998:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
3400f99a:	2b00      	cmp	r3, #0
3400f99c:	d060      	beq.n	3400fa60 <_dtoa_r+0x830>
3400f99e:	4621      	mov	r1, r4
3400f9a0:	9801      	ldr	r0, [sp, #4]
3400f9a2:	f000 fc63 	bl	3401026c <__mcmp>
3400f9a6:	2800      	cmp	r0, #0
3400f9a8:	da5a      	bge.n	3400fa60 <_dtoa_r+0x830>
3400f9aa:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
3400f9ae:	220a      	movs	r2, #10
3400f9b0:	9901      	ldr	r1, [sp, #4]
3400f9b2:	4648      	mov	r0, r9
3400f9b4:	9305      	str	r3, [sp, #20]
3400f9b6:	2300      	movs	r3, #0
3400f9b8:	f000 fa44 	bl	3400fe44 <__multadd>
3400f9bc:	9b08      	ldr	r3, [sp, #32]
3400f9be:	9001      	str	r0, [sp, #4]
3400f9c0:	2b00      	cmp	r3, #0
3400f9c2:	f000 8177 	beq.w	3400fcb4 <_dtoa_r+0xa84>
3400f9c6:	4629      	mov	r1, r5
3400f9c8:	2300      	movs	r3, #0
3400f9ca:	220a      	movs	r2, #10
3400f9cc:	4648      	mov	r0, r9
3400f9ce:	f000 fa39 	bl	3400fe44 <__multadd>
3400f9d2:	f1bb 0f00 	cmp.w	fp, #0
3400f9d6:	4605      	mov	r5, r0
3400f9d8:	dc6e      	bgt.n	3400fab8 <_dtoa_r+0x888>
3400f9da:	9b07      	ldr	r3, [sp, #28]
3400f9dc:	2b02      	cmp	r3, #2
3400f9de:	dc48      	bgt.n	3400fa72 <_dtoa_r+0x842>
3400f9e0:	e06a      	b.n	3400fab8 <_dtoa_r+0x888>
3400f9e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
3400f9e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
3400f9e8:	e739      	b.n	3400f85e <_dtoa_r+0x62e>
3400f9ea:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
3400f9ee:	42a3      	cmp	r3, r4
3400f9f0:	db07      	blt.n	3400fa02 <_dtoa_r+0x7d2>
3400f9f2:	f1ba 0f00 	cmp.w	sl, #0
3400f9f6:	eba3 0404 	sub.w	r4, r3, r4
3400f9fa:	db0b      	blt.n	3400fa14 <_dtoa_r+0x7e4>
3400f9fc:	9e04      	ldr	r6, [sp, #16]
3400f9fe:	4652      	mov	r2, sl
3400fa00:	e72f      	b.n	3400f862 <_dtoa_r+0x632>
3400fa02:	1ae2      	subs	r2, r4, r3
3400fa04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3400fa06:	9e04      	ldr	r6, [sp, #16]
3400fa08:	4413      	add	r3, r2
3400fa0a:	4652      	mov	r2, sl
3400fa0c:	930a      	str	r3, [sp, #40]	@ 0x28
3400fa0e:	4623      	mov	r3, r4
3400fa10:	2400      	movs	r4, #0
3400fa12:	e726      	b.n	3400f862 <_dtoa_r+0x632>
3400fa14:	9a04      	ldr	r2, [sp, #16]
3400fa16:	eba2 060a 	sub.w	r6, r2, sl
3400fa1a:	2200      	movs	r2, #0
3400fa1c:	e721      	b.n	3400f862 <_dtoa_r+0x632>
3400fa1e:	461c      	mov	r4, r3
3400fa20:	9e04      	ldr	r6, [sp, #16]
3400fa22:	9d08      	ldr	r5, [sp, #32]
3400fa24:	e72a      	b.n	3400f87c <_dtoa_r+0x64c>
3400fa26:	9a01      	ldr	r2, [sp, #4]
3400fa28:	9205      	str	r2, [sp, #20]
3400fa2a:	e752      	b.n	3400f8d2 <_dtoa_r+0x6a2>
3400fa2c:	461a      	mov	r2, r3
3400fa2e:	9901      	ldr	r1, [sp, #4]
3400fa30:	e751      	b.n	3400f8d6 <_dtoa_r+0x6a6>
3400fa32:	9b05      	ldr	r3, [sp, #20]
3400fa34:	9301      	str	r3, [sp, #4]
3400fa36:	e752      	b.n	3400f8de <_dtoa_r+0x6ae>
3400fa38:	2300      	movs	r3, #0
3400fa3a:	e77b      	b.n	3400f934 <_dtoa_r+0x704>
3400fa3c:	9b02      	ldr	r3, [sp, #8]
3400fa3e:	e779      	b.n	3400f934 <_dtoa_r+0x704>
3400fa40:	920b      	str	r2, [sp, #44]	@ 0x2c
3400fa42:	e778      	b.n	3400f936 <_dtoa_r+0x706>
3400fa44:	2300      	movs	r3, #0
3400fa46:	930b      	str	r3, [sp, #44]	@ 0x2c
3400fa48:	e779      	b.n	3400f93e <_dtoa_r+0x70e>
3400fa4a:	d093      	beq.n	3400f974 <_dtoa_r+0x744>
3400fa4c:	321c      	adds	r2, #28
3400fa4e:	9b04      	ldr	r3, [sp, #16]
3400fa50:	4413      	add	r3, r2
3400fa52:	4416      	add	r6, r2
3400fa54:	9304      	str	r3, [sp, #16]
3400fa56:	9b06      	ldr	r3, [sp, #24]
3400fa58:	4413      	add	r3, r2
3400fa5a:	e78a      	b.n	3400f972 <_dtoa_r+0x742>
3400fa5c:	4602      	mov	r2, r0
3400fa5e:	e7f5      	b.n	3400fa4c <_dtoa_r+0x81c>
3400fa60:	f1ba 0f00 	cmp.w	sl, #0
3400fa64:	46d3      	mov	fp, sl
3400fa66:	f8cd 8014 	str.w	r8, [sp, #20]
3400fa6a:	dc21      	bgt.n	3400fab0 <_dtoa_r+0x880>
3400fa6c:	9b07      	ldr	r3, [sp, #28]
3400fa6e:	2b02      	cmp	r3, #2
3400fa70:	dd1e      	ble.n	3400fab0 <_dtoa_r+0x880>
3400fa72:	f1bb 0f00 	cmp.w	fp, #0
3400fa76:	f47f addc 	bne.w	3400f632 <_dtoa_r+0x402>
3400fa7a:	4621      	mov	r1, r4
3400fa7c:	465b      	mov	r3, fp
3400fa7e:	2205      	movs	r2, #5
3400fa80:	4648      	mov	r0, r9
3400fa82:	f000 f9df 	bl	3400fe44 <__multadd>
3400fa86:	4601      	mov	r1, r0
3400fa88:	4604      	mov	r4, r0
3400fa8a:	9801      	ldr	r0, [sp, #4]
3400fa8c:	f000 fbee 	bl	3401026c <__mcmp>
3400fa90:	2800      	cmp	r0, #0
3400fa92:	f77f adce 	ble.w	3400f632 <_dtoa_r+0x402>
3400fa96:	2331      	movs	r3, #49	@ 0x31
3400fa98:	463e      	mov	r6, r7
3400fa9a:	f806 3b01 	strb.w	r3, [r6], #1
3400fa9e:	9b05      	ldr	r3, [sp, #20]
3400faa0:	3301      	adds	r3, #1
3400faa2:	9305      	str	r3, [sp, #20]
3400faa4:	e5c9      	b.n	3400f63a <_dtoa_r+0x40a>
3400faa6:	4654      	mov	r4, sl
3400faa8:	f8cd 8014 	str.w	r8, [sp, #20]
3400faac:	4625      	mov	r5, r4
3400faae:	e7f2      	b.n	3400fa96 <_dtoa_r+0x866>
3400fab0:	9b08      	ldr	r3, [sp, #32]
3400fab2:	2b00      	cmp	r3, #0
3400fab4:	f000 8102 	beq.w	3400fcbc <_dtoa_r+0xa8c>
3400fab8:	2e00      	cmp	r6, #0
3400faba:	dd05      	ble.n	3400fac8 <_dtoa_r+0x898>
3400fabc:	4629      	mov	r1, r5
3400fabe:	4632      	mov	r2, r6
3400fac0:	4648      	mov	r0, r9
3400fac2:	f000 fb67 	bl	34010194 <__lshift>
3400fac6:	4605      	mov	r5, r0
3400fac8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
3400faca:	2b00      	cmp	r3, #0
3400facc:	d058      	beq.n	3400fb80 <_dtoa_r+0x950>
3400face:	6869      	ldr	r1, [r5, #4]
3400fad0:	4648      	mov	r0, r9
3400fad2:	f000 f955 	bl	3400fd80 <_Balloc>
3400fad6:	4606      	mov	r6, r0
3400fad8:	b928      	cbnz	r0, 3400fae6 <_dtoa_r+0x8b6>
3400fada:	4b82      	ldr	r3, [pc, #520]	@ (3400fce4 <_dtoa_r+0xab4>)
3400fadc:	4602      	mov	r2, r0
3400fade:	f240 21ef 	movw	r1, #751	@ 0x2ef
3400fae2:	f7ff bbbe 	b.w	3400f262 <_dtoa_r+0x32>
3400fae6:	692a      	ldr	r2, [r5, #16]
3400fae8:	f105 010c 	add.w	r1, r5, #12
3400faec:	300c      	adds	r0, #12
3400faee:	3202      	adds	r2, #2
3400faf0:	0092      	lsls	r2, r2, #2
3400faf2:	f7ff fafa 	bl	3400f0ea <memcpy>
3400faf6:	2201      	movs	r2, #1
3400faf8:	4631      	mov	r1, r6
3400fafa:	4648      	mov	r0, r9
3400fafc:	f000 fb4a 	bl	34010194 <__lshift>
3400fb00:	1c7b      	adds	r3, r7, #1
3400fb02:	46a8      	mov	r8, r5
3400fb04:	4605      	mov	r5, r0
3400fb06:	9304      	str	r3, [sp, #16]
3400fb08:	eb07 030b 	add.w	r3, r7, fp
3400fb0c:	9309      	str	r3, [sp, #36]	@ 0x24
3400fb0e:	9b02      	ldr	r3, [sp, #8]
3400fb10:	f003 0301 	and.w	r3, r3, #1
3400fb14:	9308      	str	r3, [sp, #32]
3400fb16:	9b04      	ldr	r3, [sp, #16]
3400fb18:	4621      	mov	r1, r4
3400fb1a:	9801      	ldr	r0, [sp, #4]
3400fb1c:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
3400fb20:	f7ff faf7 	bl	3400f112 <quorem>
3400fb24:	4641      	mov	r1, r8
3400fb26:	9002      	str	r0, [sp, #8]
3400fb28:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
3400fb2c:	9801      	ldr	r0, [sp, #4]
3400fb2e:	f000 fb9d 	bl	3401026c <__mcmp>
3400fb32:	462a      	mov	r2, r5
3400fb34:	9006      	str	r0, [sp, #24]
3400fb36:	4621      	mov	r1, r4
3400fb38:	4648      	mov	r0, r9
3400fb3a:	f000 fbb3 	bl	340102a4 <__mdiff>
3400fb3e:	68c2      	ldr	r2, [r0, #12]
3400fb40:	4606      	mov	r6, r0
3400fb42:	b9fa      	cbnz	r2, 3400fb84 <_dtoa_r+0x954>
3400fb44:	4601      	mov	r1, r0
3400fb46:	9801      	ldr	r0, [sp, #4]
3400fb48:	f000 fb90 	bl	3401026c <__mcmp>
3400fb4c:	4602      	mov	r2, r0
3400fb4e:	4631      	mov	r1, r6
3400fb50:	4648      	mov	r0, r9
3400fb52:	920a      	str	r2, [sp, #40]	@ 0x28
3400fb54:	f000 f954 	bl	3400fe00 <_Bfree>
3400fb58:	9b07      	ldr	r3, [sp, #28]
3400fb5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
3400fb5c:	9e04      	ldr	r6, [sp, #16]
3400fb5e:	ea42 0103 	orr.w	r1, r2, r3
3400fb62:	9b08      	ldr	r3, [sp, #32]
3400fb64:	4319      	orrs	r1, r3
3400fb66:	d10f      	bne.n	3400fb88 <_dtoa_r+0x958>
3400fb68:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3400fb6c:	d028      	beq.n	3400fbc0 <_dtoa_r+0x990>
3400fb6e:	9b06      	ldr	r3, [sp, #24]
3400fb70:	2b00      	cmp	r3, #0
3400fb72:	dd02      	ble.n	3400fb7a <_dtoa_r+0x94a>
3400fb74:	9b02      	ldr	r3, [sp, #8]
3400fb76:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
3400fb7a:	f88b a000 	strb.w	sl, [fp]
3400fb7e:	e55e      	b.n	3400f63e <_dtoa_r+0x40e>
3400fb80:	4628      	mov	r0, r5
3400fb82:	e7bd      	b.n	3400fb00 <_dtoa_r+0x8d0>
3400fb84:	2201      	movs	r2, #1
3400fb86:	e7e2      	b.n	3400fb4e <_dtoa_r+0x91e>
3400fb88:	9b06      	ldr	r3, [sp, #24]
3400fb8a:	2b00      	cmp	r3, #0
3400fb8c:	db04      	blt.n	3400fb98 <_dtoa_r+0x968>
3400fb8e:	9907      	ldr	r1, [sp, #28]
3400fb90:	430b      	orrs	r3, r1
3400fb92:	9908      	ldr	r1, [sp, #32]
3400fb94:	430b      	orrs	r3, r1
3400fb96:	d120      	bne.n	3400fbda <_dtoa_r+0x9aa>
3400fb98:	2a00      	cmp	r2, #0
3400fb9a:	ddee      	ble.n	3400fb7a <_dtoa_r+0x94a>
3400fb9c:	2201      	movs	r2, #1
3400fb9e:	9901      	ldr	r1, [sp, #4]
3400fba0:	4648      	mov	r0, r9
3400fba2:	f000 faf7 	bl	34010194 <__lshift>
3400fba6:	4621      	mov	r1, r4
3400fba8:	9001      	str	r0, [sp, #4]
3400fbaa:	f000 fb5f 	bl	3401026c <__mcmp>
3400fbae:	2800      	cmp	r0, #0
3400fbb0:	dc03      	bgt.n	3400fbba <_dtoa_r+0x98a>
3400fbb2:	d1e2      	bne.n	3400fb7a <_dtoa_r+0x94a>
3400fbb4:	f01a 0f01 	tst.w	sl, #1
3400fbb8:	d0df      	beq.n	3400fb7a <_dtoa_r+0x94a>
3400fbba:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3400fbbe:	d1d9      	bne.n	3400fb74 <_dtoa_r+0x944>
3400fbc0:	2339      	movs	r3, #57	@ 0x39
3400fbc2:	f88b 3000 	strb.w	r3, [fp]
3400fbc6:	4633      	mov	r3, r6
3400fbc8:	461e      	mov	r6, r3
3400fbca:	3b01      	subs	r3, #1
3400fbcc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
3400fbd0:	2a39      	cmp	r2, #57	@ 0x39
3400fbd2:	d052      	beq.n	3400fc7a <_dtoa_r+0xa4a>
3400fbd4:	3201      	adds	r2, #1
3400fbd6:	701a      	strb	r2, [r3, #0]
3400fbd8:	e531      	b.n	3400f63e <_dtoa_r+0x40e>
3400fbda:	2a00      	cmp	r2, #0
3400fbdc:	dd07      	ble.n	3400fbee <_dtoa_r+0x9be>
3400fbde:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
3400fbe2:	d0ed      	beq.n	3400fbc0 <_dtoa_r+0x990>
3400fbe4:	f10a 0301 	add.w	r3, sl, #1
3400fbe8:	f88b 3000 	strb.w	r3, [fp]
3400fbec:	e527      	b.n	3400f63e <_dtoa_r+0x40e>
3400fbee:	9b04      	ldr	r3, [sp, #16]
3400fbf0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
3400fbf2:	f803 ac01 	strb.w	sl, [r3, #-1]
3400fbf6:	4293      	cmp	r3, r2
3400fbf8:	d029      	beq.n	3400fc4e <_dtoa_r+0xa1e>
3400fbfa:	2300      	movs	r3, #0
3400fbfc:	220a      	movs	r2, #10
3400fbfe:	9901      	ldr	r1, [sp, #4]
3400fc00:	4648      	mov	r0, r9
3400fc02:	f000 f91f 	bl	3400fe44 <__multadd>
3400fc06:	45a8      	cmp	r8, r5
3400fc08:	9001      	str	r0, [sp, #4]
3400fc0a:	f04f 0300 	mov.w	r3, #0
3400fc0e:	f04f 020a 	mov.w	r2, #10
3400fc12:	4641      	mov	r1, r8
3400fc14:	4648      	mov	r0, r9
3400fc16:	d107      	bne.n	3400fc28 <_dtoa_r+0x9f8>
3400fc18:	f000 f914 	bl	3400fe44 <__multadd>
3400fc1c:	4680      	mov	r8, r0
3400fc1e:	4605      	mov	r5, r0
3400fc20:	9b04      	ldr	r3, [sp, #16]
3400fc22:	3301      	adds	r3, #1
3400fc24:	9304      	str	r3, [sp, #16]
3400fc26:	e776      	b.n	3400fb16 <_dtoa_r+0x8e6>
3400fc28:	f000 f90c 	bl	3400fe44 <__multadd>
3400fc2c:	4629      	mov	r1, r5
3400fc2e:	4680      	mov	r8, r0
3400fc30:	2300      	movs	r3, #0
3400fc32:	220a      	movs	r2, #10
3400fc34:	4648      	mov	r0, r9
3400fc36:	f000 f905 	bl	3400fe44 <__multadd>
3400fc3a:	4605      	mov	r5, r0
3400fc3c:	e7f0      	b.n	3400fc20 <_dtoa_r+0x9f0>
3400fc3e:	f1bb 0f00 	cmp.w	fp, #0
3400fc42:	f04f 0800 	mov.w	r8, #0
3400fc46:	bfcc      	ite	gt
3400fc48:	465e      	movgt	r6, fp
3400fc4a:	2601      	movle	r6, #1
3400fc4c:	443e      	add	r6, r7
3400fc4e:	2201      	movs	r2, #1
3400fc50:	9901      	ldr	r1, [sp, #4]
3400fc52:	4648      	mov	r0, r9
3400fc54:	f000 fa9e 	bl	34010194 <__lshift>
3400fc58:	4621      	mov	r1, r4
3400fc5a:	9001      	str	r0, [sp, #4]
3400fc5c:	f000 fb06 	bl	3401026c <__mcmp>
3400fc60:	2800      	cmp	r0, #0
3400fc62:	dcb0      	bgt.n	3400fbc6 <_dtoa_r+0x996>
3400fc64:	d102      	bne.n	3400fc6c <_dtoa_r+0xa3c>
3400fc66:	f01a 0f01 	tst.w	sl, #1
3400fc6a:	d1ac      	bne.n	3400fbc6 <_dtoa_r+0x996>
3400fc6c:	4633      	mov	r3, r6
3400fc6e:	461e      	mov	r6, r3
3400fc70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
3400fc74:	2a30      	cmp	r2, #48	@ 0x30
3400fc76:	d0fa      	beq.n	3400fc6e <_dtoa_r+0xa3e>
3400fc78:	e4e1      	b.n	3400f63e <_dtoa_r+0x40e>
3400fc7a:	429f      	cmp	r7, r3
3400fc7c:	d1a4      	bne.n	3400fbc8 <_dtoa_r+0x998>
3400fc7e:	9b05      	ldr	r3, [sp, #20]
3400fc80:	3301      	adds	r3, #1
3400fc82:	9305      	str	r3, [sp, #20]
3400fc84:	2331      	movs	r3, #49	@ 0x31
3400fc86:	703b      	strb	r3, [r7, #0]
3400fc88:	e4d9      	b.n	3400f63e <_dtoa_r+0x40e>
3400fc8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
3400fc8c:	4f16      	ldr	r7, [pc, #88]	@ (3400fce8 <_dtoa_r+0xab8>)
3400fc8e:	b11b      	cbz	r3, 3400fc98 <_dtoa_r+0xa68>
3400fc90:	f107 0308 	add.w	r3, r7, #8
3400fc94:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
3400fc96:	6013      	str	r3, [r2, #0]
3400fc98:	4638      	mov	r0, r7
3400fc9a:	b011      	add	sp, #68	@ 0x44
3400fc9c:	ecbd 8b02 	vpop	{d8}
3400fca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3400fca4:	9b07      	ldr	r3, [sp, #28]
3400fca6:	2b01      	cmp	r3, #1
3400fca8:	f77f ae2c 	ble.w	3400f904 <_dtoa_r+0x6d4>
3400fcac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
3400fcae:	930b      	str	r3, [sp, #44]	@ 0x2c
3400fcb0:	2001      	movs	r0, #1
3400fcb2:	e64c      	b.n	3400f94e <_dtoa_r+0x71e>
3400fcb4:	f1bb 0f00 	cmp.w	fp, #0
3400fcb8:	f77f aed8 	ble.w	3400fa6c <_dtoa_r+0x83c>
3400fcbc:	463e      	mov	r6, r7
3400fcbe:	4621      	mov	r1, r4
3400fcc0:	9801      	ldr	r0, [sp, #4]
3400fcc2:	f7ff fa26 	bl	3400f112 <quorem>
3400fcc6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
3400fcca:	f806 ab01 	strb.w	sl, [r6], #1
3400fcce:	1bf2      	subs	r2, r6, r7
3400fcd0:	4593      	cmp	fp, r2
3400fcd2:	ddb4      	ble.n	3400fc3e <_dtoa_r+0xa0e>
3400fcd4:	2300      	movs	r3, #0
3400fcd6:	220a      	movs	r2, #10
3400fcd8:	9901      	ldr	r1, [sp, #4]
3400fcda:	4648      	mov	r0, r9
3400fcdc:	f000 f8b2 	bl	3400fe44 <__multadd>
3400fce0:	9001      	str	r0, [sp, #4]
3400fce2:	e7ec      	b.n	3400fcbe <_dtoa_r+0xa8e>
3400fce4:	34012579 	.word	0x34012579
3400fce8:	340124fd 	.word	0x340124fd

3400fcec <_free_r>:
3400fcec:	b538      	push	{r3, r4, r5, lr}
3400fcee:	4605      	mov	r5, r0
3400fcf0:	2900      	cmp	r1, #0
3400fcf2:	d041      	beq.n	3400fd78 <_free_r+0x8c>
3400fcf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
3400fcf8:	1f0c      	subs	r4, r1, #4
3400fcfa:	2b00      	cmp	r3, #0
3400fcfc:	bfb8      	it	lt
3400fcfe:	18e4      	addlt	r4, r4, r3
3400fd00:	f7fe f842 	bl	3400dd88 <__malloc_lock>
3400fd04:	4a1d      	ldr	r2, [pc, #116]	@ (3400fd7c <_free_r+0x90>)
3400fd06:	6813      	ldr	r3, [r2, #0]
3400fd08:	b933      	cbnz	r3, 3400fd18 <_free_r+0x2c>
3400fd0a:	6063      	str	r3, [r4, #4]
3400fd0c:	6014      	str	r4, [r2, #0]
3400fd0e:	4628      	mov	r0, r5
3400fd10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
3400fd14:	f7fe b83e 	b.w	3400dd94 <__malloc_unlock>
3400fd18:	42a3      	cmp	r3, r4
3400fd1a:	d908      	bls.n	3400fd2e <_free_r+0x42>
3400fd1c:	6820      	ldr	r0, [r4, #0]
3400fd1e:	1821      	adds	r1, r4, r0
3400fd20:	428b      	cmp	r3, r1
3400fd22:	bf01      	itttt	eq
3400fd24:	6819      	ldreq	r1, [r3, #0]
3400fd26:	685b      	ldreq	r3, [r3, #4]
3400fd28:	1809      	addeq	r1, r1, r0
3400fd2a:	6021      	streq	r1, [r4, #0]
3400fd2c:	e7ed      	b.n	3400fd0a <_free_r+0x1e>
3400fd2e:	461a      	mov	r2, r3
3400fd30:	685b      	ldr	r3, [r3, #4]
3400fd32:	b10b      	cbz	r3, 3400fd38 <_free_r+0x4c>
3400fd34:	42a3      	cmp	r3, r4
3400fd36:	d9fa      	bls.n	3400fd2e <_free_r+0x42>
3400fd38:	6811      	ldr	r1, [r2, #0]
3400fd3a:	1850      	adds	r0, r2, r1
3400fd3c:	42a0      	cmp	r0, r4
3400fd3e:	d10b      	bne.n	3400fd58 <_free_r+0x6c>
3400fd40:	6820      	ldr	r0, [r4, #0]
3400fd42:	4401      	add	r1, r0
3400fd44:	1850      	adds	r0, r2, r1
3400fd46:	6011      	str	r1, [r2, #0]
3400fd48:	4283      	cmp	r3, r0
3400fd4a:	d1e0      	bne.n	3400fd0e <_free_r+0x22>
3400fd4c:	6818      	ldr	r0, [r3, #0]
3400fd4e:	685b      	ldr	r3, [r3, #4]
3400fd50:	4408      	add	r0, r1
3400fd52:	6053      	str	r3, [r2, #4]
3400fd54:	6010      	str	r0, [r2, #0]
3400fd56:	e7da      	b.n	3400fd0e <_free_r+0x22>
3400fd58:	d902      	bls.n	3400fd60 <_free_r+0x74>
3400fd5a:	230c      	movs	r3, #12
3400fd5c:	602b      	str	r3, [r5, #0]
3400fd5e:	e7d6      	b.n	3400fd0e <_free_r+0x22>
3400fd60:	6820      	ldr	r0, [r4, #0]
3400fd62:	1821      	adds	r1, r4, r0
3400fd64:	428b      	cmp	r3, r1
3400fd66:	bf02      	ittt	eq
3400fd68:	6819      	ldreq	r1, [r3, #0]
3400fd6a:	685b      	ldreq	r3, [r3, #4]
3400fd6c:	1809      	addeq	r1, r1, r0
3400fd6e:	6063      	str	r3, [r4, #4]
3400fd70:	bf08      	it	eq
3400fd72:	6021      	streq	r1, [r4, #0]
3400fd74:	6054      	str	r4, [r2, #4]
3400fd76:	e7ca      	b.n	3400fd0e <_free_r+0x22>
3400fd78:	bd38      	pop	{r3, r4, r5, pc}
3400fd7a:	bf00      	nop
3400fd7c:	340136a8 	.word	0x340136a8

3400fd80 <_Balloc>:
3400fd80:	b570      	push	{r4, r5, r6, lr}
3400fd82:	69c6      	ldr	r6, [r0, #28]
3400fd84:	4604      	mov	r4, r0
3400fd86:	460d      	mov	r5, r1
3400fd88:	b976      	cbnz	r6, 3400fda8 <_Balloc+0x28>
3400fd8a:	2010      	movs	r0, #16
3400fd8c:	f7fd ff52 	bl	3400dc34 <malloc>
3400fd90:	4602      	mov	r2, r0
3400fd92:	61e0      	str	r0, [r4, #28]
3400fd94:	b920      	cbnz	r0, 3400fda0 <_Balloc+0x20>
3400fd96:	4b18      	ldr	r3, [pc, #96]	@ (3400fdf8 <_Balloc+0x78>)
3400fd98:	216b      	movs	r1, #107	@ 0x6b
3400fd9a:	4818      	ldr	r0, [pc, #96]	@ (3400fdfc <_Balloc+0x7c>)
3400fd9c:	f7fd ff2c 	bl	3400dbf8 <__assert_func>
3400fda0:	e9c0 6601 	strd	r6, r6, [r0, #4]
3400fda4:	6006      	str	r6, [r0, #0]
3400fda6:	60c6      	str	r6, [r0, #12]
3400fda8:	69e6      	ldr	r6, [r4, #28]
3400fdaa:	68f3      	ldr	r3, [r6, #12]
3400fdac:	b183      	cbz	r3, 3400fdd0 <_Balloc+0x50>
3400fdae:	69e3      	ldr	r3, [r4, #28]
3400fdb0:	68db      	ldr	r3, [r3, #12]
3400fdb2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
3400fdb6:	b9b8      	cbnz	r0, 3400fde8 <_Balloc+0x68>
3400fdb8:	2101      	movs	r1, #1
3400fdba:	4620      	mov	r0, r4
3400fdbc:	fa01 f605 	lsl.w	r6, r1, r5
3400fdc0:	1d72      	adds	r2, r6, #5
3400fdc2:	0092      	lsls	r2, r2, #2
3400fdc4:	f000 fd68 	bl	34010898 <_calloc_r>
3400fdc8:	b160      	cbz	r0, 3400fde4 <_Balloc+0x64>
3400fdca:	e9c0 5601 	strd	r5, r6, [r0, #4]
3400fdce:	e00e      	b.n	3400fdee <_Balloc+0x6e>
3400fdd0:	2221      	movs	r2, #33	@ 0x21
3400fdd2:	2104      	movs	r1, #4
3400fdd4:	4620      	mov	r0, r4
3400fdd6:	f000 fd5f 	bl	34010898 <_calloc_r>
3400fdda:	69e3      	ldr	r3, [r4, #28]
3400fddc:	60f0      	str	r0, [r6, #12]
3400fdde:	68db      	ldr	r3, [r3, #12]
3400fde0:	2b00      	cmp	r3, #0
3400fde2:	d1e4      	bne.n	3400fdae <_Balloc+0x2e>
3400fde4:	2000      	movs	r0, #0
3400fde6:	bd70      	pop	{r4, r5, r6, pc}
3400fde8:	6802      	ldr	r2, [r0, #0]
3400fdea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
3400fdee:	2300      	movs	r3, #0
3400fdf0:	e9c0 3303 	strd	r3, r3, [r0, #12]
3400fdf4:	e7f7      	b.n	3400fde6 <_Balloc+0x66>
3400fdf6:	bf00      	nop
3400fdf8:	3401250a 	.word	0x3401250a
3400fdfc:	3401258a 	.word	0x3401258a

3400fe00 <_Bfree>:
3400fe00:	b570      	push	{r4, r5, r6, lr}
3400fe02:	69c6      	ldr	r6, [r0, #28]
3400fe04:	4605      	mov	r5, r0
3400fe06:	460c      	mov	r4, r1
3400fe08:	b976      	cbnz	r6, 3400fe28 <_Bfree+0x28>
3400fe0a:	2010      	movs	r0, #16
3400fe0c:	f7fd ff12 	bl	3400dc34 <malloc>
3400fe10:	4602      	mov	r2, r0
3400fe12:	61e8      	str	r0, [r5, #28]
3400fe14:	b920      	cbnz	r0, 3400fe20 <_Bfree+0x20>
3400fe16:	4b09      	ldr	r3, [pc, #36]	@ (3400fe3c <_Bfree+0x3c>)
3400fe18:	218f      	movs	r1, #143	@ 0x8f
3400fe1a:	4809      	ldr	r0, [pc, #36]	@ (3400fe40 <_Bfree+0x40>)
3400fe1c:	f7fd feec 	bl	3400dbf8 <__assert_func>
3400fe20:	e9c0 6601 	strd	r6, r6, [r0, #4]
3400fe24:	6006      	str	r6, [r0, #0]
3400fe26:	60c6      	str	r6, [r0, #12]
3400fe28:	b13c      	cbz	r4, 3400fe3a <_Bfree+0x3a>
3400fe2a:	69eb      	ldr	r3, [r5, #28]
3400fe2c:	6862      	ldr	r2, [r4, #4]
3400fe2e:	68db      	ldr	r3, [r3, #12]
3400fe30:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
3400fe34:	6021      	str	r1, [r4, #0]
3400fe36:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
3400fe3a:	bd70      	pop	{r4, r5, r6, pc}
3400fe3c:	3401250a 	.word	0x3401250a
3400fe40:	3401258a 	.word	0x3401258a

3400fe44 <__multadd>:
3400fe44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
3400fe48:	f101 0c14 	add.w	ip, r1, #20
3400fe4c:	4607      	mov	r7, r0
3400fe4e:	460c      	mov	r4, r1
3400fe50:	461e      	mov	r6, r3
3400fe52:	690d      	ldr	r5, [r1, #16]
3400fe54:	2000      	movs	r0, #0
3400fe56:	f8dc 3000 	ldr.w	r3, [ip]
3400fe5a:	3001      	adds	r0, #1
3400fe5c:	b299      	uxth	r1, r3
3400fe5e:	4285      	cmp	r5, r0
3400fe60:	fb02 6101 	mla	r1, r2, r1, r6
3400fe64:	ea4f 4613 	mov.w	r6, r3, lsr #16
3400fe68:	ea4f 4311 	mov.w	r3, r1, lsr #16
3400fe6c:	b289      	uxth	r1, r1
3400fe6e:	fb02 3306 	mla	r3, r2, r6, r3
3400fe72:	eb01 4103 	add.w	r1, r1, r3, lsl #16
3400fe76:	ea4f 4613 	mov.w	r6, r3, lsr #16
3400fe7a:	f84c 1b04 	str.w	r1, [ip], #4
3400fe7e:	dcea      	bgt.n	3400fe56 <__multadd+0x12>
3400fe80:	b30e      	cbz	r6, 3400fec6 <__multadd+0x82>
3400fe82:	68a3      	ldr	r3, [r4, #8]
3400fe84:	42ab      	cmp	r3, r5
3400fe86:	dc19      	bgt.n	3400febc <__multadd+0x78>
3400fe88:	6861      	ldr	r1, [r4, #4]
3400fe8a:	4638      	mov	r0, r7
3400fe8c:	3101      	adds	r1, #1
3400fe8e:	f7ff ff77 	bl	3400fd80 <_Balloc>
3400fe92:	4680      	mov	r8, r0
3400fe94:	b928      	cbnz	r0, 3400fea2 <__multadd+0x5e>
3400fe96:	4602      	mov	r2, r0
3400fe98:	4b0c      	ldr	r3, [pc, #48]	@ (3400fecc <__multadd+0x88>)
3400fe9a:	21ba      	movs	r1, #186	@ 0xba
3400fe9c:	480c      	ldr	r0, [pc, #48]	@ (3400fed0 <__multadd+0x8c>)
3400fe9e:	f7fd feab 	bl	3400dbf8 <__assert_func>
3400fea2:	6922      	ldr	r2, [r4, #16]
3400fea4:	f104 010c 	add.w	r1, r4, #12
3400fea8:	300c      	adds	r0, #12
3400feaa:	3202      	adds	r2, #2
3400feac:	0092      	lsls	r2, r2, #2
3400feae:	f7ff f91c 	bl	3400f0ea <memcpy>
3400feb2:	4621      	mov	r1, r4
3400feb4:	4644      	mov	r4, r8
3400feb6:	4638      	mov	r0, r7
3400feb8:	f7ff ffa2 	bl	3400fe00 <_Bfree>
3400febc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
3400fec0:	3501      	adds	r5, #1
3400fec2:	615e      	str	r6, [r3, #20]
3400fec4:	6125      	str	r5, [r4, #16]
3400fec6:	4620      	mov	r0, r4
3400fec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
3400fecc:	34012579 	.word	0x34012579
3400fed0:	3401258a 	.word	0x3401258a

3400fed4 <__hi0bits>:
3400fed4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
3400fed8:	4603      	mov	r3, r0
3400feda:	bf36      	itet	cc
3400fedc:	0403      	lslcc	r3, r0, #16
3400fede:	2000      	movcs	r0, #0
3400fee0:	2010      	movcc	r0, #16
3400fee2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
3400fee6:	bf3c      	itt	cc
3400fee8:	021b      	lslcc	r3, r3, #8
3400feea:	3008      	addcc	r0, #8
3400feec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
3400fef0:	bf3c      	itt	cc
3400fef2:	011b      	lslcc	r3, r3, #4
3400fef4:	3004      	addcc	r0, #4
3400fef6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
3400fefa:	bf3c      	itt	cc
3400fefc:	009b      	lslcc	r3, r3, #2
3400fefe:	3002      	addcc	r0, #2
3400ff00:	2b00      	cmp	r3, #0
3400ff02:	db05      	blt.n	3400ff10 <__hi0bits+0x3c>
3400ff04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
3400ff08:	f100 0001 	add.w	r0, r0, #1
3400ff0c:	bf08      	it	eq
3400ff0e:	2020      	moveq	r0, #32
3400ff10:	4770      	bx	lr

3400ff12 <__lo0bits>:
3400ff12:	6803      	ldr	r3, [r0, #0]
3400ff14:	4602      	mov	r2, r0
3400ff16:	f013 0007 	ands.w	r0, r3, #7
3400ff1a:	d00b      	beq.n	3400ff34 <__lo0bits+0x22>
3400ff1c:	07d9      	lsls	r1, r3, #31
3400ff1e:	d421      	bmi.n	3400ff64 <__lo0bits+0x52>
3400ff20:	0798      	lsls	r0, r3, #30
3400ff22:	bf47      	ittee	mi
3400ff24:	085b      	lsrmi	r3, r3, #1
3400ff26:	2001      	movmi	r0, #1
3400ff28:	089b      	lsrpl	r3, r3, #2
3400ff2a:	2002      	movpl	r0, #2
3400ff2c:	bf4c      	ite	mi
3400ff2e:	6013      	strmi	r3, [r2, #0]
3400ff30:	6013      	strpl	r3, [r2, #0]
3400ff32:	4770      	bx	lr
3400ff34:	b299      	uxth	r1, r3
3400ff36:	b909      	cbnz	r1, 3400ff3c <__lo0bits+0x2a>
3400ff38:	0c1b      	lsrs	r3, r3, #16
3400ff3a:	2010      	movs	r0, #16
3400ff3c:	b2d9      	uxtb	r1, r3
3400ff3e:	b909      	cbnz	r1, 3400ff44 <__lo0bits+0x32>
3400ff40:	3008      	adds	r0, #8
3400ff42:	0a1b      	lsrs	r3, r3, #8
3400ff44:	0719      	lsls	r1, r3, #28
3400ff46:	bf04      	itt	eq
3400ff48:	091b      	lsreq	r3, r3, #4
3400ff4a:	3004      	addeq	r0, #4
3400ff4c:	0799      	lsls	r1, r3, #30
3400ff4e:	bf04      	itt	eq
3400ff50:	089b      	lsreq	r3, r3, #2
3400ff52:	3002      	addeq	r0, #2
3400ff54:	07d9      	lsls	r1, r3, #31
3400ff56:	d403      	bmi.n	3400ff60 <__lo0bits+0x4e>
3400ff58:	085b      	lsrs	r3, r3, #1
3400ff5a:	f100 0001 	add.w	r0, r0, #1
3400ff5e:	d003      	beq.n	3400ff68 <__lo0bits+0x56>
3400ff60:	6013      	str	r3, [r2, #0]
3400ff62:	4770      	bx	lr
3400ff64:	2000      	movs	r0, #0
3400ff66:	4770      	bx	lr
3400ff68:	2020      	movs	r0, #32
3400ff6a:	4770      	bx	lr

3400ff6c <__i2b>:
3400ff6c:	b510      	push	{r4, lr}
3400ff6e:	460c      	mov	r4, r1
3400ff70:	2101      	movs	r1, #1
3400ff72:	f7ff ff05 	bl	3400fd80 <_Balloc>
3400ff76:	4602      	mov	r2, r0
3400ff78:	b928      	cbnz	r0, 3400ff86 <__i2b+0x1a>
3400ff7a:	4b05      	ldr	r3, [pc, #20]	@ (3400ff90 <__i2b+0x24>)
3400ff7c:	f240 1145 	movw	r1, #325	@ 0x145
3400ff80:	4804      	ldr	r0, [pc, #16]	@ (3400ff94 <__i2b+0x28>)
3400ff82:	f7fd fe39 	bl	3400dbf8 <__assert_func>
3400ff86:	2301      	movs	r3, #1
3400ff88:	6144      	str	r4, [r0, #20]
3400ff8a:	6103      	str	r3, [r0, #16]
3400ff8c:	bd10      	pop	{r4, pc}
3400ff8e:	bf00      	nop
3400ff90:	34012579 	.word	0x34012579
3400ff94:	3401258a 	.word	0x3401258a

3400ff98 <__multiply>:
3400ff98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
3400ff9c:	4617      	mov	r7, r2
3400ff9e:	690a      	ldr	r2, [r1, #16]
3400ffa0:	4689      	mov	r9, r1
3400ffa2:	b085      	sub	sp, #20
3400ffa4:	693b      	ldr	r3, [r7, #16]
3400ffa6:	429a      	cmp	r2, r3
3400ffa8:	bfa2      	ittt	ge
3400ffaa:	463b      	movge	r3, r7
3400ffac:	460f      	movge	r7, r1
3400ffae:	4699      	movge	r9, r3
3400ffb0:	693d      	ldr	r5, [r7, #16]
3400ffb2:	68bb      	ldr	r3, [r7, #8]
3400ffb4:	f8d9 a010 	ldr.w	sl, [r9, #16]
3400ffb8:	6879      	ldr	r1, [r7, #4]
3400ffba:	eb05 060a 	add.w	r6, r5, sl
3400ffbe:	42b3      	cmp	r3, r6
3400ffc0:	bfb8      	it	lt
3400ffc2:	3101      	addlt	r1, #1
3400ffc4:	f7ff fedc 	bl	3400fd80 <_Balloc>
3400ffc8:	b930      	cbnz	r0, 3400ffd8 <__multiply+0x40>
3400ffca:	4602      	mov	r2, r0
3400ffcc:	4b42      	ldr	r3, [pc, #264]	@ (340100d8 <__multiply+0x140>)
3400ffce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
3400ffd2:	4842      	ldr	r0, [pc, #264]	@ (340100dc <__multiply+0x144>)
3400ffd4:	f7fd fe10 	bl	3400dbf8 <__assert_func>
3400ffd8:	f100 0414 	add.w	r4, r0, #20
3400ffdc:	2200      	movs	r2, #0
3400ffde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
3400ffe2:	4623      	mov	r3, r4
3400ffe4:	4573      	cmp	r3, lr
3400ffe6:	d320      	bcc.n	3401002a <__multiply+0x92>
3400ffe8:	f107 0814 	add.w	r8, r7, #20
3400ffec:	f109 0114 	add.w	r1, r9, #20
3400fff0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
3400fff4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
3400fff8:	9302      	str	r3, [sp, #8]
3400fffa:	1beb      	subs	r3, r5, r7
3400fffc:	3715      	adds	r7, #21
3400fffe:	3b15      	subs	r3, #21
34010000:	f023 0303 	bic.w	r3, r3, #3
34010004:	3304      	adds	r3, #4
34010006:	42bd      	cmp	r5, r7
34010008:	bf38      	it	cc
3401000a:	2304      	movcc	r3, #4
3401000c:	9301      	str	r3, [sp, #4]
3401000e:	9b02      	ldr	r3, [sp, #8]
34010010:	9103      	str	r1, [sp, #12]
34010012:	428b      	cmp	r3, r1
34010014:	d80c      	bhi.n	34010030 <__multiply+0x98>
34010016:	2e00      	cmp	r6, #0
34010018:	dd03      	ble.n	34010022 <__multiply+0x8a>
3401001a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
3401001e:	2b00      	cmp	r3, #0
34010020:	d057      	beq.n	340100d2 <__multiply+0x13a>
34010022:	6106      	str	r6, [r0, #16]
34010024:	b005      	add	sp, #20
34010026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
3401002a:	f843 2b04 	str.w	r2, [r3], #4
3401002e:	e7d9      	b.n	3400ffe4 <__multiply+0x4c>
34010030:	f8b1 a000 	ldrh.w	sl, [r1]
34010034:	f1ba 0f00 	cmp.w	sl, #0
34010038:	d021      	beq.n	3401007e <__multiply+0xe6>
3401003a:	46c4      	mov	ip, r8
3401003c:	46a1      	mov	r9, r4
3401003e:	2700      	movs	r7, #0
34010040:	f85c 2b04 	ldr.w	r2, [ip], #4
34010044:	f8d9 3000 	ldr.w	r3, [r9]
34010048:	fa1f fb82 	uxth.w	fp, r2
3401004c:	4565      	cmp	r5, ip
3401004e:	b29b      	uxth	r3, r3
34010050:	ea4f 4212 	mov.w	r2, r2, lsr #16
34010054:	fb0a 330b 	mla	r3, sl, fp, r3
34010058:	443b      	add	r3, r7
3401005a:	f8d9 7000 	ldr.w	r7, [r9]
3401005e:	ea4f 4717 	mov.w	r7, r7, lsr #16
34010062:	fb0a 7202 	mla	r2, sl, r2, r7
34010066:	eb02 4213 	add.w	r2, r2, r3, lsr #16
3401006a:	b29b      	uxth	r3, r3
3401006c:	ea4f 4712 	mov.w	r7, r2, lsr #16
34010070:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
34010074:	f849 3b04 	str.w	r3, [r9], #4
34010078:	d8e2      	bhi.n	34010040 <__multiply+0xa8>
3401007a:	9b01      	ldr	r3, [sp, #4]
3401007c:	50e7      	str	r7, [r4, r3]
3401007e:	9b03      	ldr	r3, [sp, #12]
34010080:	3104      	adds	r1, #4
34010082:	f8b3 9002 	ldrh.w	r9, [r3, #2]
34010086:	f1b9 0f00 	cmp.w	r9, #0
3401008a:	d020      	beq.n	340100ce <__multiply+0x136>
3401008c:	6823      	ldr	r3, [r4, #0]
3401008e:	4647      	mov	r7, r8
34010090:	46a4      	mov	ip, r4
34010092:	f04f 0a00 	mov.w	sl, #0
34010096:	f8b7 b000 	ldrh.w	fp, [r7]
3401009a:	b29b      	uxth	r3, r3
3401009c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
340100a0:	fb09 220b 	mla	r2, r9, fp, r2
340100a4:	4452      	add	r2, sl
340100a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
340100aa:	f84c 3b04 	str.w	r3, [ip], #4
340100ae:	f857 3b04 	ldr.w	r3, [r7], #4
340100b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
340100b6:	f8bc 3000 	ldrh.w	r3, [ip]
340100ba:	42bd      	cmp	r5, r7
340100bc:	fb09 330a 	mla	r3, r9, sl, r3
340100c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
340100c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
340100c8:	d8e5      	bhi.n	34010096 <__multiply+0xfe>
340100ca:	9a01      	ldr	r2, [sp, #4]
340100cc:	50a3      	str	r3, [r4, r2]
340100ce:	3404      	adds	r4, #4
340100d0:	e79d      	b.n	3401000e <__multiply+0x76>
340100d2:	3e01      	subs	r6, #1
340100d4:	e79f      	b.n	34010016 <__multiply+0x7e>
340100d6:	bf00      	nop
340100d8:	34012579 	.word	0x34012579
340100dc:	3401258a 	.word	0x3401258a

340100e0 <__pow5mult>:
340100e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
340100e4:	4615      	mov	r5, r2
340100e6:	f012 0203 	ands.w	r2, r2, #3
340100ea:	4607      	mov	r7, r0
340100ec:	460e      	mov	r6, r1
340100ee:	d007      	beq.n	34010100 <__pow5mult+0x20>
340100f0:	3a01      	subs	r2, #1
340100f2:	4c25      	ldr	r4, [pc, #148]	@ (34010188 <__pow5mult+0xa8>)
340100f4:	2300      	movs	r3, #0
340100f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
340100fa:	f7ff fea3 	bl	3400fe44 <__multadd>
340100fe:	4606      	mov	r6, r0
34010100:	10ad      	asrs	r5, r5, #2
34010102:	d03d      	beq.n	34010180 <__pow5mult+0xa0>
34010104:	69fc      	ldr	r4, [r7, #28]
34010106:	b97c      	cbnz	r4, 34010128 <__pow5mult+0x48>
34010108:	2010      	movs	r0, #16
3401010a:	f7fd fd93 	bl	3400dc34 <malloc>
3401010e:	4602      	mov	r2, r0
34010110:	61f8      	str	r0, [r7, #28]
34010112:	b928      	cbnz	r0, 34010120 <__pow5mult+0x40>
34010114:	4b1d      	ldr	r3, [pc, #116]	@ (3401018c <__pow5mult+0xac>)
34010116:	f240 11b3 	movw	r1, #435	@ 0x1b3
3401011a:	481d      	ldr	r0, [pc, #116]	@ (34010190 <__pow5mult+0xb0>)
3401011c:	f7fd fd6c 	bl	3400dbf8 <__assert_func>
34010120:	e9c0 4401 	strd	r4, r4, [r0, #4]
34010124:	6004      	str	r4, [r0, #0]
34010126:	60c4      	str	r4, [r0, #12]
34010128:	f8d7 801c 	ldr.w	r8, [r7, #28]
3401012c:	f8d8 4008 	ldr.w	r4, [r8, #8]
34010130:	b94c      	cbnz	r4, 34010146 <__pow5mult+0x66>
34010132:	f240 2171 	movw	r1, #625	@ 0x271
34010136:	4638      	mov	r0, r7
34010138:	f7ff ff18 	bl	3400ff6c <__i2b>
3401013c:	2300      	movs	r3, #0
3401013e:	4604      	mov	r4, r0
34010140:	f8c8 0008 	str.w	r0, [r8, #8]
34010144:	6003      	str	r3, [r0, #0]
34010146:	f04f 0900 	mov.w	r9, #0
3401014a:	07eb      	lsls	r3, r5, #31
3401014c:	d50a      	bpl.n	34010164 <__pow5mult+0x84>
3401014e:	4631      	mov	r1, r6
34010150:	4622      	mov	r2, r4
34010152:	4638      	mov	r0, r7
34010154:	f7ff ff20 	bl	3400ff98 <__multiply>
34010158:	4680      	mov	r8, r0
3401015a:	4631      	mov	r1, r6
3401015c:	4638      	mov	r0, r7
3401015e:	4646      	mov	r6, r8
34010160:	f7ff fe4e 	bl	3400fe00 <_Bfree>
34010164:	106d      	asrs	r5, r5, #1
34010166:	d00b      	beq.n	34010180 <__pow5mult+0xa0>
34010168:	6820      	ldr	r0, [r4, #0]
3401016a:	b938      	cbnz	r0, 3401017c <__pow5mult+0x9c>
3401016c:	4622      	mov	r2, r4
3401016e:	4621      	mov	r1, r4
34010170:	4638      	mov	r0, r7
34010172:	f7ff ff11 	bl	3400ff98 <__multiply>
34010176:	6020      	str	r0, [r4, #0]
34010178:	f8c0 9000 	str.w	r9, [r0]
3401017c:	4604      	mov	r4, r0
3401017e:	e7e4      	b.n	3401014a <__pow5mult+0x6a>
34010180:	4630      	mov	r0, r6
34010182:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
34010186:	bf00      	nop
34010188:	34012884 	.word	0x34012884
3401018c:	3401250a 	.word	0x3401250a
34010190:	3401258a 	.word	0x3401258a

34010194 <__lshift>:
34010194:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
34010198:	460c      	mov	r4, r1
3401019a:	4607      	mov	r7, r0
3401019c:	4691      	mov	r9, r2
3401019e:	ea4f 1a62 	mov.w	sl, r2, asr #5
340101a2:	6923      	ldr	r3, [r4, #16]
340101a4:	6849      	ldr	r1, [r1, #4]
340101a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
340101aa:	68a3      	ldr	r3, [r4, #8]
340101ac:	f108 0601 	add.w	r6, r8, #1
340101b0:	42b3      	cmp	r3, r6
340101b2:	db0b      	blt.n	340101cc <__lshift+0x38>
340101b4:	4638      	mov	r0, r7
340101b6:	f7ff fde3 	bl	3400fd80 <_Balloc>
340101ba:	4605      	mov	r5, r0
340101bc:	b948      	cbnz	r0, 340101d2 <__lshift+0x3e>
340101be:	4602      	mov	r2, r0
340101c0:	4b28      	ldr	r3, [pc, #160]	@ (34010264 <__lshift+0xd0>)
340101c2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
340101c6:	4828      	ldr	r0, [pc, #160]	@ (34010268 <__lshift+0xd4>)
340101c8:	f7fd fd16 	bl	3400dbf8 <__assert_func>
340101cc:	3101      	adds	r1, #1
340101ce:	005b      	lsls	r3, r3, #1
340101d0:	e7ee      	b.n	340101b0 <__lshift+0x1c>
340101d2:	2300      	movs	r3, #0
340101d4:	f100 0114 	add.w	r1, r0, #20
340101d8:	f100 0210 	add.w	r2, r0, #16
340101dc:	4618      	mov	r0, r3
340101de:	4553      	cmp	r3, sl
340101e0:	db33      	blt.n	3401024a <__lshift+0xb6>
340101e2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
340101e6:	f104 0314 	add.w	r3, r4, #20
340101ea:	6920      	ldr	r0, [r4, #16]
340101ec:	f019 091f 	ands.w	r9, r9, #31
340101f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
340101f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
340101f8:	d02b      	beq.n	34010252 <__lshift+0xbe>
340101fa:	f1c9 0e20 	rsb	lr, r9, #32
340101fe:	468a      	mov	sl, r1
34010200:	2200      	movs	r2, #0
34010202:	6818      	ldr	r0, [r3, #0]
34010204:	fa00 f009 	lsl.w	r0, r0, r9
34010208:	4310      	orrs	r0, r2
3401020a:	f84a 0b04 	str.w	r0, [sl], #4
3401020e:	f853 2b04 	ldr.w	r2, [r3], #4
34010212:	459c      	cmp	ip, r3
34010214:	fa22 f20e 	lsr.w	r2, r2, lr
34010218:	d8f3      	bhi.n	34010202 <__lshift+0x6e>
3401021a:	ebac 0304 	sub.w	r3, ip, r4
3401021e:	f104 0015 	add.w	r0, r4, #21
34010222:	3b15      	subs	r3, #21
34010224:	f023 0303 	bic.w	r3, r3, #3
34010228:	3304      	adds	r3, #4
3401022a:	4560      	cmp	r0, ip
3401022c:	bf88      	it	hi
3401022e:	2304      	movhi	r3, #4
34010230:	50ca      	str	r2, [r1, r3]
34010232:	b10a      	cbz	r2, 34010238 <__lshift+0xa4>
34010234:	f108 0602 	add.w	r6, r8, #2
34010238:	3e01      	subs	r6, #1
3401023a:	4638      	mov	r0, r7
3401023c:	4621      	mov	r1, r4
3401023e:	612e      	str	r6, [r5, #16]
34010240:	f7ff fdde 	bl	3400fe00 <_Bfree>
34010244:	4628      	mov	r0, r5
34010246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
3401024a:	3301      	adds	r3, #1
3401024c:	f842 0f04 	str.w	r0, [r2, #4]!
34010250:	e7c5      	b.n	340101de <__lshift+0x4a>
34010252:	3904      	subs	r1, #4
34010254:	f853 2b04 	ldr.w	r2, [r3], #4
34010258:	459c      	cmp	ip, r3
3401025a:	f841 2f04 	str.w	r2, [r1, #4]!
3401025e:	d8f9      	bhi.n	34010254 <__lshift+0xc0>
34010260:	e7ea      	b.n	34010238 <__lshift+0xa4>
34010262:	bf00      	nop
34010264:	34012579 	.word	0x34012579
34010268:	3401258a 	.word	0x3401258a

3401026c <__mcmp>:
3401026c:	4603      	mov	r3, r0
3401026e:	690a      	ldr	r2, [r1, #16]
34010270:	6900      	ldr	r0, [r0, #16]
34010272:	1a80      	subs	r0, r0, r2
34010274:	b530      	push	{r4, r5, lr}
34010276:	d10e      	bne.n	34010296 <__mcmp+0x2a>
34010278:	3314      	adds	r3, #20
3401027a:	3114      	adds	r1, #20
3401027c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
34010280:	eb01 0182 	add.w	r1, r1, r2, lsl #2
34010284:	f854 5d04 	ldr.w	r5, [r4, #-4]!
34010288:	f851 2d04 	ldr.w	r2, [r1, #-4]!
3401028c:	4295      	cmp	r5, r2
3401028e:	d003      	beq.n	34010298 <__mcmp+0x2c>
34010290:	d205      	bcs.n	3401029e <__mcmp+0x32>
34010292:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34010296:	bd30      	pop	{r4, r5, pc}
34010298:	42a3      	cmp	r3, r4
3401029a:	d3f3      	bcc.n	34010284 <__mcmp+0x18>
3401029c:	e7fb      	b.n	34010296 <__mcmp+0x2a>
3401029e:	2001      	movs	r0, #1
340102a0:	e7f9      	b.n	34010296 <__mcmp+0x2a>
	...

340102a4 <__mdiff>:
340102a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
340102a8:	4689      	mov	r9, r1
340102aa:	4606      	mov	r6, r0
340102ac:	4611      	mov	r1, r2
340102ae:	4614      	mov	r4, r2
340102b0:	4648      	mov	r0, r9
340102b2:	f7ff ffdb 	bl	3401026c <__mcmp>
340102b6:	1e05      	subs	r5, r0, #0
340102b8:	d112      	bne.n	340102e0 <__mdiff+0x3c>
340102ba:	4629      	mov	r1, r5
340102bc:	4630      	mov	r0, r6
340102be:	f7ff fd5f 	bl	3400fd80 <_Balloc>
340102c2:	4602      	mov	r2, r0
340102c4:	b928      	cbnz	r0, 340102d2 <__mdiff+0x2e>
340102c6:	4b41      	ldr	r3, [pc, #260]	@ (340103cc <__mdiff+0x128>)
340102c8:	f240 2137 	movw	r1, #567	@ 0x237
340102cc:	4840      	ldr	r0, [pc, #256]	@ (340103d0 <__mdiff+0x12c>)
340102ce:	f7fd fc93 	bl	3400dbf8 <__assert_func>
340102d2:	2301      	movs	r3, #1
340102d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
340102d8:	4610      	mov	r0, r2
340102da:	b003      	add	sp, #12
340102dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
340102e0:	bfbc      	itt	lt
340102e2:	464b      	movlt	r3, r9
340102e4:	46a1      	movlt	r9, r4
340102e6:	4630      	mov	r0, r6
340102e8:	bfb8      	it	lt
340102ea:	2501      	movlt	r5, #1
340102ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
340102f0:	bfb4      	ite	lt
340102f2:	461c      	movlt	r4, r3
340102f4:	2500      	movge	r5, #0
340102f6:	f7ff fd43 	bl	3400fd80 <_Balloc>
340102fa:	4602      	mov	r2, r0
340102fc:	b918      	cbnz	r0, 34010306 <__mdiff+0x62>
340102fe:	4b33      	ldr	r3, [pc, #204]	@ (340103cc <__mdiff+0x128>)
34010300:	f240 2145 	movw	r1, #581	@ 0x245
34010304:	e7e2      	b.n	340102cc <__mdiff+0x28>
34010306:	f8d9 7010 	ldr.w	r7, [r9, #16]
3401030a:	f104 0e14 	add.w	lr, r4, #20
3401030e:	6926      	ldr	r6, [r4, #16]
34010310:	f100 0b14 	add.w	fp, r0, #20
34010314:	60c5      	str	r5, [r0, #12]
34010316:	f109 0514 	add.w	r5, r9, #20
3401031a:	f109 0310 	add.w	r3, r9, #16
3401031e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
34010322:	eb05 0887 	add.w	r8, r5, r7, lsl #2
34010326:	46d9      	mov	r9, fp
34010328:	f04f 0c00 	mov.w	ip, #0
3401032c:	9301      	str	r3, [sp, #4]
3401032e:	9b01      	ldr	r3, [sp, #4]
34010330:	f85e 0b04 	ldr.w	r0, [lr], #4
34010334:	f853 af04 	ldr.w	sl, [r3, #4]!
34010338:	4576      	cmp	r6, lr
3401033a:	9301      	str	r3, [sp, #4]
3401033c:	fa1f f38a 	uxth.w	r3, sl
34010340:	4619      	mov	r1, r3
34010342:	b283      	uxth	r3, r0
34010344:	ea4f 4010 	mov.w	r0, r0, lsr #16
34010348:	eba1 0303 	sub.w	r3, r1, r3
3401034c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
34010350:	4463      	add	r3, ip
34010352:	eb00 4023 	add.w	r0, r0, r3, asr #16
34010356:	b29b      	uxth	r3, r3
34010358:	ea4f 4c20 	mov.w	ip, r0, asr #16
3401035c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
34010360:	f849 3b04 	str.w	r3, [r9], #4
34010364:	d8e3      	bhi.n	3401032e <__mdiff+0x8a>
34010366:	1b33      	subs	r3, r6, r4
34010368:	3415      	adds	r4, #21
3401036a:	3b15      	subs	r3, #21
3401036c:	f023 0303 	bic.w	r3, r3, #3
34010370:	3304      	adds	r3, #4
34010372:	42a6      	cmp	r6, r4
34010374:	bf38      	it	cc
34010376:	2304      	movcc	r3, #4
34010378:	441d      	add	r5, r3
3401037a:	445b      	add	r3, fp
3401037c:	462c      	mov	r4, r5
3401037e:	461e      	mov	r6, r3
34010380:	4544      	cmp	r4, r8
34010382:	d30e      	bcc.n	340103a2 <__mdiff+0xfe>
34010384:	f108 0103 	add.w	r1, r8, #3
34010388:	1b49      	subs	r1, r1, r5
3401038a:	3d03      	subs	r5, #3
3401038c:	f021 0103 	bic.w	r1, r1, #3
34010390:	45a8      	cmp	r8, r5
34010392:	bf38      	it	cc
34010394:	2100      	movcc	r1, #0
34010396:	440b      	add	r3, r1
34010398:	f853 1d04 	ldr.w	r1, [r3, #-4]!
3401039c:	b199      	cbz	r1, 340103c6 <__mdiff+0x122>
3401039e:	6117      	str	r7, [r2, #16]
340103a0:	e79a      	b.n	340102d8 <__mdiff+0x34>
340103a2:	f854 1b04 	ldr.w	r1, [r4], #4
340103a6:	46e6      	mov	lr, ip
340103a8:	fa1f fc81 	uxth.w	ip, r1
340103ac:	0c08      	lsrs	r0, r1, #16
340103ae:	4471      	add	r1, lr
340103b0:	44f4      	add	ip, lr
340103b2:	b289      	uxth	r1, r1
340103b4:	eb00 402c 	add.w	r0, r0, ip, asr #16
340103b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
340103bc:	ea4f 4c20 	mov.w	ip, r0, asr #16
340103c0:	f846 1b04 	str.w	r1, [r6], #4
340103c4:	e7dc      	b.n	34010380 <__mdiff+0xdc>
340103c6:	3f01      	subs	r7, #1
340103c8:	e7e6      	b.n	34010398 <__mdiff+0xf4>
340103ca:	bf00      	nop
340103cc:	34012579 	.word	0x34012579
340103d0:	3401258a 	.word	0x3401258a

340103d4 <__d2b>:
340103d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
340103d8:	460f      	mov	r7, r1
340103da:	2101      	movs	r1, #1
340103dc:	4616      	mov	r6, r2
340103de:	ec59 8b10 	vmov	r8, r9, d0
340103e2:	f7ff fccd 	bl	3400fd80 <_Balloc>
340103e6:	4604      	mov	r4, r0
340103e8:	b930      	cbnz	r0, 340103f8 <__d2b+0x24>
340103ea:	4602      	mov	r2, r0
340103ec:	4b23      	ldr	r3, [pc, #140]	@ (3401047c <__d2b+0xa8>)
340103ee:	f240 310f 	movw	r1, #783	@ 0x30f
340103f2:	4823      	ldr	r0, [pc, #140]	@ (34010480 <__d2b+0xac>)
340103f4:	f7fd fc00 	bl	3400dbf8 <__assert_func>
340103f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
340103fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
34010400:	b10d      	cbz	r5, 34010406 <__d2b+0x32>
34010402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
34010406:	9301      	str	r3, [sp, #4]
34010408:	f1b8 0300 	subs.w	r3, r8, #0
3401040c:	d023      	beq.n	34010456 <__d2b+0x82>
3401040e:	4668      	mov	r0, sp
34010410:	9300      	str	r3, [sp, #0]
34010412:	f7ff fd7e 	bl	3400ff12 <__lo0bits>
34010416:	e9dd 1200 	ldrd	r1, r2, [sp]
3401041a:	b1d0      	cbz	r0, 34010452 <__d2b+0x7e>
3401041c:	f1c0 0320 	rsb	r3, r0, #32
34010420:	fa02 f303 	lsl.w	r3, r2, r3
34010424:	40c2      	lsrs	r2, r0
34010426:	430b      	orrs	r3, r1
34010428:	9201      	str	r2, [sp, #4]
3401042a:	6163      	str	r3, [r4, #20]
3401042c:	9b01      	ldr	r3, [sp, #4]
3401042e:	2b00      	cmp	r3, #0
34010430:	61a3      	str	r3, [r4, #24]
34010432:	bf0c      	ite	eq
34010434:	2201      	moveq	r2, #1
34010436:	2202      	movne	r2, #2
34010438:	6122      	str	r2, [r4, #16]
3401043a:	b1a5      	cbz	r5, 34010466 <__d2b+0x92>
3401043c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
34010440:	4405      	add	r5, r0
34010442:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
34010446:	603d      	str	r5, [r7, #0]
34010448:	6030      	str	r0, [r6, #0]
3401044a:	4620      	mov	r0, r4
3401044c:	b003      	add	sp, #12
3401044e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
34010452:	6161      	str	r1, [r4, #20]
34010454:	e7ea      	b.n	3401042c <__d2b+0x58>
34010456:	a801      	add	r0, sp, #4
34010458:	f7ff fd5b 	bl	3400ff12 <__lo0bits>
3401045c:	9b01      	ldr	r3, [sp, #4]
3401045e:	3020      	adds	r0, #32
34010460:	2201      	movs	r2, #1
34010462:	6163      	str	r3, [r4, #20]
34010464:	e7e8      	b.n	34010438 <__d2b+0x64>
34010466:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
3401046a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
3401046e:	6038      	str	r0, [r7, #0]
34010470:	6918      	ldr	r0, [r3, #16]
34010472:	f7ff fd2f 	bl	3400fed4 <__hi0bits>
34010476:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
3401047a:	e7e5      	b.n	34010448 <__d2b+0x74>
3401047c:	34012579 	.word	0x34012579
34010480:	3401258a 	.word	0x3401258a

34010484 <__sfputc_r>:
34010484:	6893      	ldr	r3, [r2, #8]
34010486:	3b01      	subs	r3, #1
34010488:	2b00      	cmp	r3, #0
3401048a:	b410      	push	{r4}
3401048c:	6093      	str	r3, [r2, #8]
3401048e:	da08      	bge.n	340104a2 <__sfputc_r+0x1e>
34010490:	6994      	ldr	r4, [r2, #24]
34010492:	42a3      	cmp	r3, r4
34010494:	db01      	blt.n	3401049a <__sfputc_r+0x16>
34010496:	290a      	cmp	r1, #10
34010498:	d103      	bne.n	340104a2 <__sfputc_r+0x1e>
3401049a:	f85d 4b04 	ldr.w	r4, [sp], #4
3401049e:	f7fe bb00 	b.w	3400eaa2 <__swbuf_r>
340104a2:	6813      	ldr	r3, [r2, #0]
340104a4:	1c58      	adds	r0, r3, #1
340104a6:	6010      	str	r0, [r2, #0]
340104a8:	4608      	mov	r0, r1
340104aa:	7019      	strb	r1, [r3, #0]
340104ac:	f85d 4b04 	ldr.w	r4, [sp], #4
340104b0:	4770      	bx	lr

340104b2 <__sfputs_r>:
340104b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
340104b4:	4606      	mov	r6, r0
340104b6:	460f      	mov	r7, r1
340104b8:	4614      	mov	r4, r2
340104ba:	18d5      	adds	r5, r2, r3
340104bc:	42ac      	cmp	r4, r5
340104be:	d101      	bne.n	340104c4 <__sfputs_r+0x12>
340104c0:	2000      	movs	r0, #0
340104c2:	e007      	b.n	340104d4 <__sfputs_r+0x22>
340104c4:	463a      	mov	r2, r7
340104c6:	f814 1b01 	ldrb.w	r1, [r4], #1
340104ca:	4630      	mov	r0, r6
340104cc:	f7ff ffda 	bl	34010484 <__sfputc_r>
340104d0:	1c43      	adds	r3, r0, #1
340104d2:	d1f3      	bne.n	340104bc <__sfputs_r+0xa>
340104d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

340104d8 <_vfiprintf_r>:
340104d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
340104dc:	460d      	mov	r5, r1
340104de:	b09d      	sub	sp, #116	@ 0x74
340104e0:	4614      	mov	r4, r2
340104e2:	4698      	mov	r8, r3
340104e4:	4606      	mov	r6, r0
340104e6:	b118      	cbz	r0, 340104f0 <_vfiprintf_r+0x18>
340104e8:	6a03      	ldr	r3, [r0, #32]
340104ea:	b90b      	cbnz	r3, 340104f0 <_vfiprintf_r+0x18>
340104ec:	f7fe f9de 	bl	3400e8ac <__sinit>
340104f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
340104f2:	07d9      	lsls	r1, r3, #31
340104f4:	d405      	bmi.n	34010502 <_vfiprintf_r+0x2a>
340104f6:	89ab      	ldrh	r3, [r5, #12]
340104f8:	059a      	lsls	r2, r3, #22
340104fa:	d402      	bmi.n	34010502 <_vfiprintf_r+0x2a>
340104fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
340104fe:	f7fe fde4 	bl	3400f0ca <__retarget_lock_acquire_recursive>
34010502:	89ab      	ldrh	r3, [r5, #12]
34010504:	071b      	lsls	r3, r3, #28
34010506:	d501      	bpl.n	3401050c <_vfiprintf_r+0x34>
34010508:	692b      	ldr	r3, [r5, #16]
3401050a:	b99b      	cbnz	r3, 34010534 <_vfiprintf_r+0x5c>
3401050c:	4629      	mov	r1, r5
3401050e:	4630      	mov	r0, r6
34010510:	f7fe fb06 	bl	3400eb20 <__swsetup_r>
34010514:	b170      	cbz	r0, 34010534 <_vfiprintf_r+0x5c>
34010516:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
34010518:	07dc      	lsls	r4, r3, #31
3401051a:	d504      	bpl.n	34010526 <_vfiprintf_r+0x4e>
3401051c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
34010520:	b01d      	add	sp, #116	@ 0x74
34010522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
34010526:	89ab      	ldrh	r3, [r5, #12]
34010528:	0598      	lsls	r0, r3, #22
3401052a:	d4f7      	bmi.n	3401051c <_vfiprintf_r+0x44>
3401052c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
3401052e:	f7fe fdcd 	bl	3400f0cc <__retarget_lock_release_recursive>
34010532:	e7f3      	b.n	3401051c <_vfiprintf_r+0x44>
34010534:	2300      	movs	r3, #0
34010536:	f8cd 800c 	str.w	r8, [sp, #12]
3401053a:	f04f 0901 	mov.w	r9, #1
3401053e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 340106f4 <_vfiprintf_r+0x21c>
34010542:	9309      	str	r3, [sp, #36]	@ 0x24
34010544:	2320      	movs	r3, #32
34010546:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
3401054a:	2330      	movs	r3, #48	@ 0x30
3401054c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
34010550:	4623      	mov	r3, r4
34010552:	469a      	mov	sl, r3
34010554:	f813 2b01 	ldrb.w	r2, [r3], #1
34010558:	b10a      	cbz	r2, 3401055e <_vfiprintf_r+0x86>
3401055a:	2a25      	cmp	r2, #37	@ 0x25
3401055c:	d1f9      	bne.n	34010552 <_vfiprintf_r+0x7a>
3401055e:	ebba 0b04 	subs.w	fp, sl, r4
34010562:	d00b      	beq.n	3401057c <_vfiprintf_r+0xa4>
34010564:	465b      	mov	r3, fp
34010566:	4622      	mov	r2, r4
34010568:	4629      	mov	r1, r5
3401056a:	4630      	mov	r0, r6
3401056c:	f7ff ffa1 	bl	340104b2 <__sfputs_r>
34010570:	3001      	adds	r0, #1
34010572:	f000 80a7 	beq.w	340106c4 <_vfiprintf_r+0x1ec>
34010576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
34010578:	445a      	add	r2, fp
3401057a:	9209      	str	r2, [sp, #36]	@ 0x24
3401057c:	f89a 3000 	ldrb.w	r3, [sl]
34010580:	2b00      	cmp	r3, #0
34010582:	f000 809f 	beq.w	340106c4 <_vfiprintf_r+0x1ec>
34010586:	2300      	movs	r3, #0
34010588:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
3401058c:	f10a 0a01 	add.w	sl, sl, #1
34010590:	9304      	str	r3, [sp, #16]
34010592:	9307      	str	r3, [sp, #28]
34010594:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
34010598:	931a      	str	r3, [sp, #104]	@ 0x68
3401059a:	e9cd 2305 	strd	r2, r3, [sp, #20]
3401059e:	4654      	mov	r4, sl
340105a0:	2205      	movs	r2, #5
340105a2:	4854      	ldr	r0, [pc, #336]	@ (340106f4 <_vfiprintf_r+0x21c>)
340105a4:	f814 1b01 	ldrb.w	r1, [r4], #1
340105a8:	f7fe fd91 	bl	3400f0ce <memchr>
340105ac:	9a04      	ldr	r2, [sp, #16]
340105ae:	b9d8      	cbnz	r0, 340105e8 <_vfiprintf_r+0x110>
340105b0:	06d1      	lsls	r1, r2, #27
340105b2:	bf44      	itt	mi
340105b4:	2320      	movmi	r3, #32
340105b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
340105ba:	0713      	lsls	r3, r2, #28
340105bc:	bf44      	itt	mi
340105be:	232b      	movmi	r3, #43	@ 0x2b
340105c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
340105c4:	f89a 3000 	ldrb.w	r3, [sl]
340105c8:	2b2a      	cmp	r3, #42	@ 0x2a
340105ca:	d015      	beq.n	340105f8 <_vfiprintf_r+0x120>
340105cc:	9a07      	ldr	r2, [sp, #28]
340105ce:	4654      	mov	r4, sl
340105d0:	2000      	movs	r0, #0
340105d2:	f04f 0c0a 	mov.w	ip, #10
340105d6:	4621      	mov	r1, r4
340105d8:	f811 3b01 	ldrb.w	r3, [r1], #1
340105dc:	3b30      	subs	r3, #48	@ 0x30
340105de:	2b09      	cmp	r3, #9
340105e0:	d94b      	bls.n	3401067a <_vfiprintf_r+0x1a2>
340105e2:	b1b0      	cbz	r0, 34010612 <_vfiprintf_r+0x13a>
340105e4:	9207      	str	r2, [sp, #28]
340105e6:	e014      	b.n	34010612 <_vfiprintf_r+0x13a>
340105e8:	eba0 0308 	sub.w	r3, r0, r8
340105ec:	46a2      	mov	sl, r4
340105ee:	fa09 f303 	lsl.w	r3, r9, r3
340105f2:	4313      	orrs	r3, r2
340105f4:	9304      	str	r3, [sp, #16]
340105f6:	e7d2      	b.n	3401059e <_vfiprintf_r+0xc6>
340105f8:	9b03      	ldr	r3, [sp, #12]
340105fa:	1d19      	adds	r1, r3, #4
340105fc:	681b      	ldr	r3, [r3, #0]
340105fe:	2b00      	cmp	r3, #0
34010600:	9103      	str	r1, [sp, #12]
34010602:	bfbb      	ittet	lt
34010604:	425b      	neglt	r3, r3
34010606:	f042 0202 	orrlt.w	r2, r2, #2
3401060a:	9307      	strge	r3, [sp, #28]
3401060c:	9307      	strlt	r3, [sp, #28]
3401060e:	bfb8      	it	lt
34010610:	9204      	strlt	r2, [sp, #16]
34010612:	7823      	ldrb	r3, [r4, #0]
34010614:	2b2e      	cmp	r3, #46	@ 0x2e
34010616:	d10a      	bne.n	3401062e <_vfiprintf_r+0x156>
34010618:	7863      	ldrb	r3, [r4, #1]
3401061a:	2b2a      	cmp	r3, #42	@ 0x2a
3401061c:	d132      	bne.n	34010684 <_vfiprintf_r+0x1ac>
3401061e:	9b03      	ldr	r3, [sp, #12]
34010620:	3402      	adds	r4, #2
34010622:	1d1a      	adds	r2, r3, #4
34010624:	681b      	ldr	r3, [r3, #0]
34010626:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
3401062a:	9203      	str	r2, [sp, #12]
3401062c:	9305      	str	r3, [sp, #20]
3401062e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 34010704 <_vfiprintf_r+0x22c>
34010632:	2203      	movs	r2, #3
34010634:	7821      	ldrb	r1, [r4, #0]
34010636:	4650      	mov	r0, sl
34010638:	f7fe fd49 	bl	3400f0ce <memchr>
3401063c:	b138      	cbz	r0, 3401064e <_vfiprintf_r+0x176>
3401063e:	eba0 000a 	sub.w	r0, r0, sl
34010642:	2240      	movs	r2, #64	@ 0x40
34010644:	9b04      	ldr	r3, [sp, #16]
34010646:	3401      	adds	r4, #1
34010648:	4082      	lsls	r2, r0
3401064a:	4313      	orrs	r3, r2
3401064c:	9304      	str	r3, [sp, #16]
3401064e:	f814 1b01 	ldrb.w	r1, [r4], #1
34010652:	2206      	movs	r2, #6
34010654:	4828      	ldr	r0, [pc, #160]	@ (340106f8 <_vfiprintf_r+0x220>)
34010656:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
3401065a:	f7fe fd38 	bl	3400f0ce <memchr>
3401065e:	2800      	cmp	r0, #0
34010660:	d03f      	beq.n	340106e2 <_vfiprintf_r+0x20a>
34010662:	4b26      	ldr	r3, [pc, #152]	@ (340106fc <_vfiprintf_r+0x224>)
34010664:	bb1b      	cbnz	r3, 340106ae <_vfiprintf_r+0x1d6>
34010666:	9b03      	ldr	r3, [sp, #12]
34010668:	3307      	adds	r3, #7
3401066a:	f023 0307 	bic.w	r3, r3, #7
3401066e:	3308      	adds	r3, #8
34010670:	9303      	str	r3, [sp, #12]
34010672:	9b09      	ldr	r3, [sp, #36]	@ 0x24
34010674:	443b      	add	r3, r7
34010676:	9309      	str	r3, [sp, #36]	@ 0x24
34010678:	e76a      	b.n	34010550 <_vfiprintf_r+0x78>
3401067a:	fb0c 3202 	mla	r2, ip, r2, r3
3401067e:	460c      	mov	r4, r1
34010680:	2001      	movs	r0, #1
34010682:	e7a8      	b.n	340105d6 <_vfiprintf_r+0xfe>
34010684:	2300      	movs	r3, #0
34010686:	3401      	adds	r4, #1
34010688:	f04f 0c0a 	mov.w	ip, #10
3401068c:	4619      	mov	r1, r3
3401068e:	9305      	str	r3, [sp, #20]
34010690:	4620      	mov	r0, r4
34010692:	f810 2b01 	ldrb.w	r2, [r0], #1
34010696:	3a30      	subs	r2, #48	@ 0x30
34010698:	2a09      	cmp	r2, #9
3401069a:	d903      	bls.n	340106a4 <_vfiprintf_r+0x1cc>
3401069c:	2b00      	cmp	r3, #0
3401069e:	d0c6      	beq.n	3401062e <_vfiprintf_r+0x156>
340106a0:	9105      	str	r1, [sp, #20]
340106a2:	e7c4      	b.n	3401062e <_vfiprintf_r+0x156>
340106a4:	fb0c 2101 	mla	r1, ip, r1, r2
340106a8:	4604      	mov	r4, r0
340106aa:	2301      	movs	r3, #1
340106ac:	e7f0      	b.n	34010690 <_vfiprintf_r+0x1b8>
340106ae:	ab03      	add	r3, sp, #12
340106b0:	462a      	mov	r2, r5
340106b2:	a904      	add	r1, sp, #16
340106b4:	4630      	mov	r0, r6
340106b6:	9300      	str	r3, [sp, #0]
340106b8:	4b11      	ldr	r3, [pc, #68]	@ (34010700 <_vfiprintf_r+0x228>)
340106ba:	f7fd fc01 	bl	3400dec0 <_printf_float>
340106be:	4607      	mov	r7, r0
340106c0:	1c78      	adds	r0, r7, #1
340106c2:	d1d6      	bne.n	34010672 <_vfiprintf_r+0x19a>
340106c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
340106c6:	07d9      	lsls	r1, r3, #31
340106c8:	d405      	bmi.n	340106d6 <_vfiprintf_r+0x1fe>
340106ca:	89ab      	ldrh	r3, [r5, #12]
340106cc:	059a      	lsls	r2, r3, #22
340106ce:	d402      	bmi.n	340106d6 <_vfiprintf_r+0x1fe>
340106d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
340106d2:	f7fe fcfb 	bl	3400f0cc <__retarget_lock_release_recursive>
340106d6:	89ab      	ldrh	r3, [r5, #12]
340106d8:	065b      	lsls	r3, r3, #25
340106da:	f53f af1f 	bmi.w	3401051c <_vfiprintf_r+0x44>
340106de:	9809      	ldr	r0, [sp, #36]	@ 0x24
340106e0:	e71e      	b.n	34010520 <_vfiprintf_r+0x48>
340106e2:	ab03      	add	r3, sp, #12
340106e4:	462a      	mov	r2, r5
340106e6:	a904      	add	r1, sp, #16
340106e8:	4630      	mov	r0, r6
340106ea:	9300      	str	r3, [sp, #0]
340106ec:	4b04      	ldr	r3, [pc, #16]	@ (34010700 <_vfiprintf_r+0x228>)
340106ee:	f7fd fe73 	bl	3400e3d8 <_printf_i>
340106f2:	e7e4      	b.n	340106be <_vfiprintf_r+0x1e6>
340106f4:	340125e3 	.word	0x340125e3
340106f8:	340125ed 	.word	0x340125ed
340106fc:	3400dec1 	.word	0x3400dec1
34010700:	340104b3 	.word	0x340104b3
34010704:	340125e9 	.word	0x340125e9

34010708 <__swhatbuf_r>:
34010708:	b570      	push	{r4, r5, r6, lr}
3401070a:	460c      	mov	r4, r1
3401070c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
34010710:	b096      	sub	sp, #88	@ 0x58
34010712:	4615      	mov	r5, r2
34010714:	2900      	cmp	r1, #0
34010716:	461e      	mov	r6, r3
34010718:	da0c      	bge.n	34010734 <__swhatbuf_r+0x2c>
3401071a:	89a3      	ldrh	r3, [r4, #12]
3401071c:	2100      	movs	r1, #0
3401071e:	f013 0f80 	tst.w	r3, #128	@ 0x80
34010722:	bf14      	ite	ne
34010724:	2340      	movne	r3, #64	@ 0x40
34010726:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
3401072a:	2000      	movs	r0, #0
3401072c:	6031      	str	r1, [r6, #0]
3401072e:	602b      	str	r3, [r5, #0]
34010730:	b016      	add	sp, #88	@ 0x58
34010732:	bd70      	pop	{r4, r5, r6, pc}
34010734:	466a      	mov	r2, sp
34010736:	f000 f879 	bl	3401082c <_fstat_r>
3401073a:	2800      	cmp	r0, #0
3401073c:	dbed      	blt.n	3401071a <__swhatbuf_r+0x12>
3401073e:	9901      	ldr	r1, [sp, #4]
34010740:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
34010744:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
34010748:	4259      	negs	r1, r3
3401074a:	4159      	adcs	r1, r3
3401074c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
34010750:	e7eb      	b.n	3401072a <__swhatbuf_r+0x22>

34010752 <__smakebuf_r>:
34010752:	898b      	ldrh	r3, [r1, #12]
34010754:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
34010756:	079d      	lsls	r5, r3, #30
34010758:	4606      	mov	r6, r0
3401075a:	460c      	mov	r4, r1
3401075c:	d507      	bpl.n	3401076e <__smakebuf_r+0x1c>
3401075e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
34010762:	6023      	str	r3, [r4, #0]
34010764:	6123      	str	r3, [r4, #16]
34010766:	2301      	movs	r3, #1
34010768:	6163      	str	r3, [r4, #20]
3401076a:	b003      	add	sp, #12
3401076c:	bdf0      	pop	{r4, r5, r6, r7, pc}
3401076e:	ab01      	add	r3, sp, #4
34010770:	466a      	mov	r2, sp
34010772:	f7ff ffc9 	bl	34010708 <__swhatbuf_r>
34010776:	9f00      	ldr	r7, [sp, #0]
34010778:	4605      	mov	r5, r0
3401077a:	4630      	mov	r0, r6
3401077c:	4639      	mov	r1, r7
3401077e:	f7fd fa83 	bl	3400dc88 <_malloc_r>
34010782:	b948      	cbnz	r0, 34010798 <__smakebuf_r+0x46>
34010784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
34010788:	059a      	lsls	r2, r3, #22
3401078a:	d4ee      	bmi.n	3401076a <__smakebuf_r+0x18>
3401078c:	f023 0303 	bic.w	r3, r3, #3
34010790:	f043 0302 	orr.w	r3, r3, #2
34010794:	81a3      	strh	r3, [r4, #12]
34010796:	e7e2      	b.n	3401075e <__smakebuf_r+0xc>
34010798:	89a3      	ldrh	r3, [r4, #12]
3401079a:	6020      	str	r0, [r4, #0]
3401079c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
340107a0:	81a3      	strh	r3, [r4, #12]
340107a2:	9b01      	ldr	r3, [sp, #4]
340107a4:	e9c4 0704 	strd	r0, r7, [r4, #16]
340107a8:	b15b      	cbz	r3, 340107c2 <__smakebuf_r+0x70>
340107aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
340107ae:	4630      	mov	r0, r6
340107b0:	f000 f84e 	bl	34010850 <_isatty_r>
340107b4:	b128      	cbz	r0, 340107c2 <__smakebuf_r+0x70>
340107b6:	89a3      	ldrh	r3, [r4, #12]
340107b8:	f023 0303 	bic.w	r3, r3, #3
340107bc:	f043 0301 	orr.w	r3, r3, #1
340107c0:	81a3      	strh	r3, [r4, #12]
340107c2:	89a3      	ldrh	r3, [r4, #12]
340107c4:	431d      	orrs	r5, r3
340107c6:	81a5      	strh	r5, [r4, #12]
340107c8:	e7cf      	b.n	3401076a <__smakebuf_r+0x18>

340107ca <_raise_r>:
340107ca:	291f      	cmp	r1, #31
340107cc:	b538      	push	{r3, r4, r5, lr}
340107ce:	4605      	mov	r5, r0
340107d0:	460c      	mov	r4, r1
340107d2:	d904      	bls.n	340107de <_raise_r+0x14>
340107d4:	2316      	movs	r3, #22
340107d6:	6003      	str	r3, [r0, #0]
340107d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
340107dc:	bd38      	pop	{r3, r4, r5, pc}
340107de:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
340107e0:	b112      	cbz	r2, 340107e8 <_raise_r+0x1e>
340107e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
340107e6:	b94b      	cbnz	r3, 340107fc <_raise_r+0x32>
340107e8:	4628      	mov	r0, r5
340107ea:	f000 f853 	bl	34010894 <_getpid_r>
340107ee:	4622      	mov	r2, r4
340107f0:	4601      	mov	r1, r0
340107f2:	4628      	mov	r0, r5
340107f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
340107f8:	f000 b83a 	b.w	34010870 <_kill_r>
340107fc:	2b01      	cmp	r3, #1
340107fe:	d00a      	beq.n	34010816 <_raise_r+0x4c>
34010800:	1c59      	adds	r1, r3, #1
34010802:	d103      	bne.n	3401080c <_raise_r+0x42>
34010804:	2316      	movs	r3, #22
34010806:	6003      	str	r3, [r0, #0]
34010808:	2001      	movs	r0, #1
3401080a:	e7e7      	b.n	340107dc <_raise_r+0x12>
3401080c:	2100      	movs	r1, #0
3401080e:	4620      	mov	r0, r4
34010810:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
34010814:	4798      	blx	r3
34010816:	2000      	movs	r0, #0
34010818:	e7e0      	b.n	340107dc <_raise_r+0x12>
	...

3401081c <raise>:
3401081c:	4b02      	ldr	r3, [pc, #8]	@ (34010828 <raise+0xc>)
3401081e:	4601      	mov	r1, r0
34010820:	6818      	ldr	r0, [r3, #0]
34010822:	f7ff bfd2 	b.w	340107ca <_raise_r>
34010826:	bf00      	nop
34010828:	34012c38 	.word	0x34012c38

3401082c <_fstat_r>:
3401082c:	b538      	push	{r3, r4, r5, lr}
3401082e:	2300      	movs	r3, #0
34010830:	4d06      	ldr	r5, [pc, #24]	@ (3401084c <_fstat_r+0x20>)
34010832:	4604      	mov	r4, r0
34010834:	4608      	mov	r0, r1
34010836:	4611      	mov	r1, r2
34010838:	602b      	str	r3, [r5, #0]
3401083a:	f7f0 ffcf 	bl	340017dc <_fstat>
3401083e:	1c43      	adds	r3, r0, #1
34010840:	d102      	bne.n	34010848 <_fstat_r+0x1c>
34010842:	682b      	ldr	r3, [r5, #0]
34010844:	b103      	cbz	r3, 34010848 <_fstat_r+0x1c>
34010846:	6023      	str	r3, [r4, #0]
34010848:	bd38      	pop	{r3, r4, r5, pc}
3401084a:	bf00      	nop
3401084c:	340137e8 	.word	0x340137e8

34010850 <_isatty_r>:
34010850:	b538      	push	{r3, r4, r5, lr}
34010852:	2300      	movs	r3, #0
34010854:	4d05      	ldr	r5, [pc, #20]	@ (3401086c <_isatty_r+0x1c>)
34010856:	4604      	mov	r4, r0
34010858:	4608      	mov	r0, r1
3401085a:	602b      	str	r3, [r5, #0]
3401085c:	f7f0 ffc3 	bl	340017e6 <_isatty>
34010860:	1c43      	adds	r3, r0, #1
34010862:	d102      	bne.n	3401086a <_isatty_r+0x1a>
34010864:	682b      	ldr	r3, [r5, #0]
34010866:	b103      	cbz	r3, 3401086a <_isatty_r+0x1a>
34010868:	6023      	str	r3, [r4, #0]
3401086a:	bd38      	pop	{r3, r4, r5, pc}
3401086c:	340137e8 	.word	0x340137e8

34010870 <_kill_r>:
34010870:	b538      	push	{r3, r4, r5, lr}
34010872:	2300      	movs	r3, #0
34010874:	4d06      	ldr	r5, [pc, #24]	@ (34010890 <_kill_r+0x20>)
34010876:	4604      	mov	r4, r0
34010878:	4608      	mov	r0, r1
3401087a:	4611      	mov	r1, r2
3401087c:	602b      	str	r3, [r5, #0]
3401087e:	f7f0 ff8e 	bl	3400179e <_kill>
34010882:	1c43      	adds	r3, r0, #1
34010884:	d102      	bne.n	3401088c <_kill_r+0x1c>
34010886:	682b      	ldr	r3, [r5, #0]
34010888:	b103      	cbz	r3, 3401088c <_kill_r+0x1c>
3401088a:	6023      	str	r3, [r4, #0]
3401088c:	bd38      	pop	{r3, r4, r5, pc}
3401088e:	bf00      	nop
34010890:	340137e8 	.word	0x340137e8

34010894 <_getpid_r>:
34010894:	f7f0 bf81 	b.w	3400179a <_getpid>

34010898 <_calloc_r>:
34010898:	b570      	push	{r4, r5, r6, lr}
3401089a:	fba1 5402 	umull	r5, r4, r1, r2
3401089e:	b934      	cbnz	r4, 340108ae <_calloc_r+0x16>
340108a0:	4629      	mov	r1, r5
340108a2:	f7fd f9f1 	bl	3400dc88 <_malloc_r>
340108a6:	4606      	mov	r6, r0
340108a8:	b928      	cbnz	r0, 340108b6 <_calloc_r+0x1e>
340108aa:	4630      	mov	r0, r6
340108ac:	bd70      	pop	{r4, r5, r6, pc}
340108ae:	220c      	movs	r2, #12
340108b0:	2600      	movs	r6, #0
340108b2:	6002      	str	r2, [r0, #0]
340108b4:	e7f9      	b.n	340108aa <_calloc_r+0x12>
340108b6:	462a      	mov	r2, r5
340108b8:	4621      	mov	r1, r4
340108ba:	f7fe f987 	bl	3400ebcc <memset>
340108be:	e7f4      	b.n	340108aa <_calloc_r+0x12>

340108c0 <__ascii_mbtowc>:
340108c0:	b082      	sub	sp, #8
340108c2:	b901      	cbnz	r1, 340108c6 <__ascii_mbtowc+0x6>
340108c4:	a901      	add	r1, sp, #4
340108c6:	b142      	cbz	r2, 340108da <__ascii_mbtowc+0x1a>
340108c8:	b14b      	cbz	r3, 340108de <__ascii_mbtowc+0x1e>
340108ca:	7813      	ldrb	r3, [r2, #0]
340108cc:	600b      	str	r3, [r1, #0]
340108ce:	7812      	ldrb	r2, [r2, #0]
340108d0:	1e10      	subs	r0, r2, #0
340108d2:	bf18      	it	ne
340108d4:	2001      	movne	r0, #1
340108d6:	b002      	add	sp, #8
340108d8:	4770      	bx	lr
340108da:	4610      	mov	r0, r2
340108dc:	e7fb      	b.n	340108d6 <__ascii_mbtowc+0x16>
340108de:	f06f 0001 	mvn.w	r0, #1
340108e2:	e7f8      	b.n	340108d6 <__ascii_mbtowc+0x16>

340108e4 <__ascii_wctomb>:
340108e4:	4603      	mov	r3, r0
340108e6:	4608      	mov	r0, r1
340108e8:	b141      	cbz	r1, 340108fc <__ascii_wctomb+0x18>
340108ea:	2aff      	cmp	r2, #255	@ 0xff
340108ec:	d904      	bls.n	340108f8 <__ascii_wctomb+0x14>
340108ee:	228a      	movs	r2, #138	@ 0x8a
340108f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
340108f4:	601a      	str	r2, [r3, #0]
340108f6:	4770      	bx	lr
340108f8:	2001      	movs	r0, #1
340108fa:	700a      	strb	r2, [r1, #0]
340108fc:	4770      	bx	lr

340108fe <sinf_poly>:
340108fe:	07cb      	lsls	r3, r1, #31
34010900:	d412      	bmi.n	34010928 <sinf_poly+0x2a>
34010902:	ee21 5b00 	vmul.f64	d5, d1, d0
34010906:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
3401090a:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
3401090e:	eea6 7b01 	vfma.f64	d7, d6, d1
34010912:	ee21 1b05 	vmul.f64	d1, d1, d5
34010916:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
3401091a:	eea6 0b05 	vfma.f64	d0, d6, d5
3401091e:	eea7 0b01 	vfma.f64	d0, d7, d1
34010922:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
34010926:	4770      	bx	lr
34010928:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
3401092c:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
34010930:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
34010934:	ee21 5b01 	vmul.f64	d5, d1, d1
34010938:	eea1 7b06 	vfma.f64	d7, d1, d6
3401093c:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
34010940:	eea1 0b06 	vfma.f64	d0, d1, d6
34010944:	ee21 1b05 	vmul.f64	d1, d1, d5
34010948:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
3401094c:	eea5 0b06 	vfma.f64	d0, d5, d6
34010950:	e7e5      	b.n	3401091e <sinf_poly+0x20>
34010952:	0000      	movs	r0, r0
34010954:	0000      	movs	r0, r0
	...

34010958 <sinf>:
34010958:	b537      	push	{r0, r1, r2, r4, r5, lr}
3401095a:	ee10 4a10 	vmov	r4, s0
3401095e:	eef0 7a40 	vmov.f32	s15, s0
34010962:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
34010966:	f3c4 530a 	ubfx	r3, r4, #20, #11
3401096a:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
3401096e:	d218      	bcs.n	340109a2 <sinf+0x4a>
34010970:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
34010974:	ee26 1b06 	vmul.f64	d1, d6, d6
34010978:	d20a      	bcs.n	34010990 <sinf+0x38>
3401097a:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
3401097e:	d103      	bne.n	34010988 <sinf+0x30>
34010980:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
34010984:	ed8d 1a01 	vstr	s2, [sp, #4]
34010988:	eeb0 0a67 	vmov.f32	s0, s15
3401098c:	b003      	add	sp, #12
3401098e:	bd30      	pop	{r4, r5, pc}
34010990:	eeb0 0b46 	vmov.f64	d0, d6
34010994:	2100      	movs	r1, #0
34010996:	483a      	ldr	r0, [pc, #232]	@ (34010a80 <sinf+0x128>)
34010998:	b003      	add	sp, #12
3401099a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
3401099e:	f7ff bfae 	b.w	340108fe <sinf_poly>
340109a2:	f240 422e 	movw	r2, #1070	@ 0x42e
340109a6:	4293      	cmp	r3, r2
340109a8:	d824      	bhi.n	340109f4 <sinf+0x9c>
340109aa:	4b35      	ldr	r3, [pc, #212]	@ (34010a80 <sinf+0x128>)
340109ac:	ed93 7b08 	vldr	d7, [r3, #32]
340109b0:	f103 0070 	add.w	r0, r3, #112	@ 0x70
340109b4:	ee26 7b07 	vmul.f64	d7, d6, d7
340109b8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
340109bc:	ee17 1a90 	vmov	r1, s15
340109c0:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
340109c4:	1609      	asrs	r1, r1, #24
340109c6:	ee07 1a90 	vmov	s15, r1
340109ca:	f001 0203 	and.w	r2, r1, #3
340109ce:	f011 0f02 	tst.w	r1, #2
340109d2:	eeb8 5be7 	vcvt.f64.s32	d5, s15
340109d6:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
340109da:	bf08      	it	eq
340109dc:	4618      	moveq	r0, r3
340109de:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
340109e2:	ed92 0b00 	vldr	d0, [r2]
340109e6:	eea5 6b47 	vfms.f64	d6, d5, d7
340109ea:	ee26 1b06 	vmul.f64	d1, d6, d6
340109ee:	ee20 0b06 	vmul.f64	d0, d0, d6
340109f2:	e7d1      	b.n	34010998 <sinf+0x40>
340109f4:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
340109f8:	d237      	bcs.n	34010a6a <sinf+0x112>
340109fa:	f3c4 6083 	ubfx	r0, r4, #26, #4
340109fe:	4921      	ldr	r1, [pc, #132]	@ (34010a84 <sinf+0x12c>)
34010a00:	f3c4 0316 	ubfx	r3, r4, #0, #23
34010a04:	f3c4 55c2 	ubfx	r5, r4, #23, #3
34010a08:	eb01 0280 	add.w	r2, r1, r0, lsl #2
34010a0c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
34010a10:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
34010a14:	6a10      	ldr	r0, [r2, #32]
34010a16:	40ab      	lsls	r3, r5
34010a18:	6912      	ldr	r2, [r2, #16]
34010a1a:	fba0 5003 	umull	r5, r0, r0, r3
34010a1e:	4359      	muls	r1, r3
34010a20:	fbe3 0102 	umlal	r0, r1, r3, r2
34010a24:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
34010a28:	0f9d      	lsrs	r5, r3, #30
34010a2a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
34010a2e:	1ac9      	subs	r1, r1, r3
34010a30:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
34010a34:	f7f0 f842 	bl	34000abc <__aeabi_l2d>
34010a38:	4b11      	ldr	r3, [pc, #68]	@ (34010a80 <sinf+0x128>)
34010a3a:	f004 0203 	and.w	r2, r4, #3
34010a3e:	f014 0f02 	tst.w	r4, #2
34010a42:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 34010a78 <sinf+0x120>
34010a46:	ec41 0b17 	vmov	d7, r0, r1
34010a4a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
34010a4e:	f103 0070 	add.w	r0, r3, #112	@ 0x70
34010a52:	ee27 7b06 	vmul.f64	d7, d7, d6
34010a56:	4629      	mov	r1, r5
34010a58:	bf08      	it	eq
34010a5a:	4618      	moveq	r0, r3
34010a5c:	ed92 0b00 	vldr	d0, [r2]
34010a60:	ee27 1b07 	vmul.f64	d1, d7, d7
34010a64:	ee20 0b07 	vmul.f64	d0, d0, d7
34010a68:	e796      	b.n	34010998 <sinf+0x40>
34010a6a:	b003      	add	sp, #12
34010a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
34010a70:	f000 b8e4 	b.w	34010c3c <__math_invalidf>
34010a74:	f3af 8000 	nop.w
34010a78:	54442d18 	.word	0x54442d18
34010a7c:	3c1921fb 	.word	0x3c1921fb
34010a80:	34012ae8 	.word	0x34012ae8
34010a84:	34012a84 	.word	0x34012a84

34010a88 <sinf_poly>:
34010a88:	07cb      	lsls	r3, r1, #31
34010a8a:	d412      	bmi.n	34010ab2 <sinf_poly+0x2a>
34010a8c:	ee21 5b00 	vmul.f64	d5, d1, d0
34010a90:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
34010a94:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
34010a98:	eea6 7b01 	vfma.f64	d7, d6, d1
34010a9c:	ee21 1b05 	vmul.f64	d1, d1, d5
34010aa0:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
34010aa4:	eea6 0b05 	vfma.f64	d0, d6, d5
34010aa8:	eea7 0b01 	vfma.f64	d0, d7, d1
34010aac:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
34010ab0:	4770      	bx	lr
34010ab2:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
34010ab6:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
34010aba:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
34010abe:	ee21 5b01 	vmul.f64	d5, d1, d1
34010ac2:	eea1 7b06 	vfma.f64	d7, d1, d6
34010ac6:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
34010aca:	eea1 0b06 	vfma.f64	d0, d1, d6
34010ace:	ee21 1b05 	vmul.f64	d1, d1, d5
34010ad2:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
34010ad6:	eea5 0b06 	vfma.f64	d0, d5, d6
34010ada:	e7e5      	b.n	34010aa8 <sinf_poly+0x20>
34010adc:	0000      	movs	r0, r0
	...

34010ae0 <cosf>:
34010ae0:	b538      	push	{r3, r4, r5, lr}
34010ae2:	ee10 4a10 	vmov	r4, s0
34010ae6:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
34010aea:	f3c4 530a 	ubfx	r3, r4, #20, #11
34010aee:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
34010af2:	d21f      	bcs.n	34010b34 <cosf+0x54>
34010af4:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
34010af8:	ee27 7b07 	vmul.f64	d7, d7, d7
34010afc:	f0c0 8082 	bcc.w	34010c04 <cosf+0x124>
34010b00:	4b45      	ldr	r3, [pc, #276]	@ (34010c18 <cosf+0x138>)
34010b02:	ee27 4b07 	vmul.f64	d4, d7, d7
34010b06:	ed93 5b14 	vldr	d5, [r3, #80]	@ 0x50
34010b0a:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
34010b0e:	ed93 0b0c 	vldr	d0, [r3, #48]	@ 0x30
34010b12:	eea7 6b05 	vfma.f64	d6, d7, d5
34010b16:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
34010b1a:	eea7 0b05 	vfma.f64	d0, d7, d5
34010b1e:	ee27 7b04 	vmul.f64	d7, d7, d4
34010b22:	ed93 5b10 	vldr	d5, [r3, #64]	@ 0x40
34010b26:	eea4 0b05 	vfma.f64	d0, d4, d5
34010b2a:	eea6 0b07 	vfma.f64	d0, d6, d7
34010b2e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
34010b32:	bd38      	pop	{r3, r4, r5, pc}
34010b34:	f240 422e 	movw	r2, #1070	@ 0x42e
34010b38:	4293      	cmp	r3, r2
34010b3a:	d829      	bhi.n	34010b90 <cosf+0xb0>
34010b3c:	4b36      	ldr	r3, [pc, #216]	@ (34010c18 <cosf+0x138>)
34010b3e:	ed93 6b08 	vldr	d6, [r3, #32]
34010b42:	f103 0070 	add.w	r0, r3, #112	@ 0x70
34010b46:	ee27 6b06 	vmul.f64	d6, d7, d6
34010b4a:	eefd 6bc6 	vcvt.s32.f64	s13, d6
34010b4e:	ee16 1a90 	vmov	r1, s13
34010b52:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
34010b56:	1609      	asrs	r1, r1, #24
34010b58:	ee06 1a90 	vmov	s13, r1
34010b5c:	f001 0203 	and.w	r2, r1, #3
34010b60:	f011 0f02 	tst.w	r1, #2
34010b64:	f081 0101 	eor.w	r1, r1, #1
34010b68:	eeb8 5be6 	vcvt.f64.s32	d5, s13
34010b6c:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
34010b70:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
34010b74:	ed92 0b00 	vldr	d0, [r2]
34010b78:	eea5 7b46 	vfms.f64	d7, d5, d6
34010b7c:	bf08      	it	eq
34010b7e:	4618      	moveq	r0, r3
34010b80:	ee27 1b07 	vmul.f64	d1, d7, d7
34010b84:	ee20 0b07 	vmul.f64	d0, d0, d7
34010b88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
34010b8c:	f7ff bf7c 	b.w	34010a88 <sinf_poly>
34010b90:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
34010b94:	d232      	bcs.n	34010bfc <cosf+0x11c>
34010b96:	f3c4 6083 	ubfx	r0, r4, #26, #4
34010b9a:	4920      	ldr	r1, [pc, #128]	@ (34010c1c <cosf+0x13c>)
34010b9c:	f3c4 0316 	ubfx	r3, r4, #0, #23
34010ba0:	f3c4 55c2 	ubfx	r5, r4, #23, #3
34010ba4:	eb01 0280 	add.w	r2, r1, r0, lsl #2
34010ba8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
34010bac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
34010bb0:	6a10      	ldr	r0, [r2, #32]
34010bb2:	40ab      	lsls	r3, r5
34010bb4:	6912      	ldr	r2, [r2, #16]
34010bb6:	fba0 5003 	umull	r5, r0, r0, r3
34010bba:	4359      	muls	r1, r3
34010bbc:	fbe3 0102 	umlal	r0, r1, r3, r2
34010bc0:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
34010bc4:	0f9d      	lsrs	r5, r3, #30
34010bc6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
34010bca:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
34010bce:	1ac9      	subs	r1, r1, r3
34010bd0:	f7ef ff74 	bl	34000abc <__aeabi_l2d>
34010bd4:	4b10      	ldr	r3, [pc, #64]	@ (34010c18 <cosf+0x138>)
34010bd6:	f004 0203 	and.w	r2, r4, #3
34010bda:	f014 0f02 	tst.w	r4, #2
34010bde:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 34010c10 <cosf+0x130>
34010be2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
34010be6:	ec41 0b17 	vmov	d7, r0, r1
34010bea:	ee27 7b06 	vmul.f64	d7, d7, d6
34010bee:	f103 0070 	add.w	r0, r3, #112	@ 0x70
34010bf2:	f085 0101 	eor.w	r1, r5, #1
34010bf6:	ed92 0b00 	vldr	d0, [r2]
34010bfa:	e7bf      	b.n	34010b7c <cosf+0x9c>
34010bfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
34010c00:	f000 b81c 	b.w	34010c3c <__math_invalidf>
34010c04:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
34010c08:	e793      	b.n	34010b32 <cosf+0x52>
34010c0a:	bf00      	nop
34010c0c:	f3af 8000 	nop.w
34010c10:	54442d18 	.word	0x54442d18
34010c14:	3c1921fb 	.word	0x3c1921fb
34010c18:	34012ae8 	.word	0x34012ae8
34010c1c:	34012a84 	.word	0x34012a84

34010c20 <with_errnof>:
34010c20:	b510      	push	{r4, lr}
34010c22:	ed2d 8b02 	vpush	{d8}
34010c26:	eeb0 8a40 	vmov.f32	s16, s0
34010c2a:	4604      	mov	r4, r0
34010c2c:	f7fe fa22 	bl	3400f074 <__errno>
34010c30:	6004      	str	r4, [r0, #0]
34010c32:	eeb0 0a48 	vmov.f32	s0, s16
34010c36:	ecbd 8b02 	vpop	{d8}
34010c3a:	bd10      	pop	{r4, pc}

34010c3c <__math_invalidf>:
34010c3c:	eef0 7a40 	vmov.f32	s15, s0
34010c40:	ee30 7a40 	vsub.f32	s14, s0, s0
34010c44:	eef4 7a67 	vcmp.f32	s15, s15
34010c48:	ee87 0a07 	vdiv.f32	s0, s14, s14
34010c4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
34010c50:	d602      	bvs.n	34010c58 <__math_invalidf+0x1c>
34010c52:	2021      	movs	r0, #33	@ 0x21
34010c54:	f7ff bfe4 	b.w	34010c20 <with_errnof>
34010c58:	4770      	bx	lr
	...

34010c5c <_sbrk>:
34010c5c:	4a04      	ldr	r2, [pc, #16]	@ (34010c70 <_sbrk+0x14>)
34010c5e:	4603      	mov	r3, r0
34010c60:	6811      	ldr	r1, [r2, #0]
34010c62:	b909      	cbnz	r1, 34010c68 <_sbrk+0xc>
34010c64:	4903      	ldr	r1, [pc, #12]	@ (34010c74 <_sbrk+0x18>)
34010c66:	6011      	str	r1, [r2, #0]
34010c68:	6810      	ldr	r0, [r2, #0]
34010c6a:	4403      	add	r3, r0
34010c6c:	6013      	str	r3, [r2, #0]
34010c6e:	4770      	bx	lr
34010c70:	340137f0 	.word	0x340137f0
34010c74:	340137f8 	.word	0x340137f8

34010c78 <_init>:
34010c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
34010c7a:	bf00      	nop
34010c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
34010c7e:	bc08      	pop	{r3}
34010c80:	469e      	mov	lr, r3
34010c82:	4770      	bx	lr

34010c84 <_fini>:
34010c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
34010c86:	bf00      	nop
34010c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
34010c8a:	bc08      	pop	{r3}
34010c8c:	469e      	mov	lr, r3
34010c8e:	4770      	bx	lr

Disassembly of section .gnu.sgstubs:

34010ca0 <SECURE_SystemCoreClockUpdate>:
34010ca0:	e97f e97f 	sg
34010ca4:	f7f1 bcee 	b.w	34002684 <__acle_se_SECURE_SystemCoreClockUpdate>
	...
