
dummy-sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004abc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004c5c  08004c5c  00005c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cfc  08004cfc  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004cfc  08004cfc  00005cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d04  08004d04  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d04  08004d04  00005d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d08  08004d08  00005d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004d0c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000082e4  2000006c  08004d78  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008350  08004d78  00006350  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8af  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bef  00000000  00000000  0001094b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  00012540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000762  00000000  00000000  00012ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001697a  00000000  00000000  0001364a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aee8  00000000  00000000  00029fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000897b4  00000000  00000000  00034eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be660  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ed8  00000000  00000000  000be6a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000c157c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004c44 	.word	0x08004c44

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08004c44 	.word	0x08004c44

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
      HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	@ (80005cc <__io_putchar+0x20>)
 80005be:	f002 fffb 	bl	80035b8 <HAL_UART_Transmit>
      return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	200001a0 	.word	0x200001a0

080005d0 <HAL_SPI_RxCpltCallback>:

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
    dataReceived = true;
 80005d8:	4b04      	ldr	r3, [pc, #16]	@ (80005ec <HAL_SPI_RxCpltCallback+0x1c>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
}
 80005de:	bf00      	nop
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	200001e8 	.word	0x200001e8

080005f0 <HAL_SPI_TxHalfCpltCallback>:

void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80005f0:	b480      	push	{r7}
 80005f2:	b085      	sub	sp, #20
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
//	first_half_empty = true;
// Logic happens IMMEDIATELY when the hardware signal is raised
	uint32_t *pOut = &outputBuffer[0];
 80005f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000630 <HAL_SPI_TxHalfCpltCallback+0x40>)
 80005fa:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < HALF_BUFFER_ELEMENTS; i++){
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	e00b      	b.n	800061a <HAL_SPI_TxHalfCpltCallback+0x2a>
		*(pOut++) = curr_transmitted_num++;
 8000602:	4b0c      	ldr	r3, [pc, #48]	@ (8000634 <HAL_SPI_TxHalfCpltCallback+0x44>)
 8000604:	681a      	ldr	r2, [r3, #0]
 8000606:	1c53      	adds	r3, r2, #1
 8000608:	490a      	ldr	r1, [pc, #40]	@ (8000634 <HAL_SPI_TxHalfCpltCallback+0x44>)
 800060a:	600b      	str	r3, [r1, #0]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	1d19      	adds	r1, r3, #4
 8000610:	60f9      	str	r1, [r7, #12]
 8000612:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < HALF_BUFFER_ELEMENTS; i++){
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	3301      	adds	r3, #1
 8000618:	60bb      	str	r3, [r7, #8]
 800061a:	68bb      	ldr	r3, [r7, #8]
 800061c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000620:	dbef      	blt.n	8000602 <HAL_SPI_TxHalfCpltCallback+0x12>
	}
}
 8000622:	bf00      	nop
 8000624:	bf00      	nop
 8000626:	3714      	adds	r7, #20
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	200001f4 	.word	0x200001f4
 8000634:	200081f4 	.word	0x200081f4

08000638 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000638:	b480      	push	{r7}
 800063a:	b085      	sub	sp, #20
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
	uint32_t *pOut = &outputBuffer[HALF_BUFFER_ELEMENTS];
 8000640:	4b0d      	ldr	r3, [pc, #52]	@ (8000678 <HAL_SPI_TxCpltCallback+0x40>)
 8000642:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < HALF_BUFFER_ELEMENTS; i++){
 8000644:	2300      	movs	r3, #0
 8000646:	60bb      	str	r3, [r7, #8]
 8000648:	e00b      	b.n	8000662 <HAL_SPI_TxCpltCallback+0x2a>
		*(pOut++) = curr_transmitted_num++;
 800064a:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <HAL_SPI_TxCpltCallback+0x44>)
 800064c:	681a      	ldr	r2, [r3, #0]
 800064e:	1c53      	adds	r3, r2, #1
 8000650:	490a      	ldr	r1, [pc, #40]	@ (800067c <HAL_SPI_TxCpltCallback+0x44>)
 8000652:	600b      	str	r3, [r1, #0]
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	1d19      	adds	r1, r3, #4
 8000658:	60f9      	str	r1, [r7, #12]
 800065a:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < HALF_BUFFER_ELEMENTS; i++){
 800065c:	68bb      	ldr	r3, [r7, #8]
 800065e:	3301      	adds	r3, #1
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000668:	dbef      	blt.n	800064a <HAL_SPI_TxCpltCallback+0x12>
	}
}
 800066a:	bf00      	nop
 800066c:	bf00      	nop
 800066e:	3714      	adds	r7, #20
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	200041f4 	.word	0x200041f4
 800067c:	200081f4 	.word	0x200081f4

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000686:	f000 fc43 	bl	8000f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800068a:	f000 f89d 	bl	80007c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800068e:	f000 f989 	bl	80009a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000692:	f000 f95f 	bl	8000954 <MX_DMA_Init>
  MX_SPI1_Init();
 8000696:	f000 f901 	bl	800089c <MX_SPI1_Init>
  MX_USART2_UART_Init();
 800069a:	f000 f931 	bl	8000900 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)buffer, 1);
 800069e:	2201      	movs	r2, #1
 80006a0:	493d      	ldr	r1, [pc, #244]	@ (8000798 <main+0x118>)
 80006a2:	483e      	ldr	r0, [pc, #248]	@ (800079c <main+0x11c>)
 80006a4:	f002 f9c0 	bl	8002a28 <HAL_SPI_Receive_DMA>
//  HAL_SPI_Receive_DMA(&hspi1, &dummyData, (uint8_t *)buffer, 1);
//  HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)buffer, 1);
  printf("I am waiting for the data\n");
 80006a8:	483d      	ldr	r0, [pc, #244]	@ (80007a0 <main+0x120>)
 80006aa:	f003 fc6b 	bl	8003f84 <puts>

  for (uint32_t i = 0; i < NUM_BUFFER_ELEMENTS; i++){
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	e00d      	b.n	80006d0 <main+0x50>
	  outputBuffer[i] = curr_transmitted_num;
 80006b4:	4b3b      	ldr	r3, [pc, #236]	@ (80007a4 <main+0x124>)
 80006b6:	681a      	ldr	r2, [r3, #0]
 80006b8:	493b      	ldr	r1, [pc, #236]	@ (80007a8 <main+0x128>)
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  curr_transmitted_num++;
 80006c0:	4b38      	ldr	r3, [pc, #224]	@ (80007a4 <main+0x124>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	3301      	adds	r3, #1
 80006c6:	4a37      	ldr	r2, [pc, #220]	@ (80007a4 <main+0x124>)
 80006c8:	6013      	str	r3, [r2, #0]
  for (uint32_t i = 0; i < NUM_BUFFER_ELEMENTS; i++){
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	3301      	adds	r3, #1
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006d6:	d3ed      	bcc.n	80006b4 <main+0x34>
//
//		  dataReceived = false;
//
//	  }

	  switch(curr_comm_state){
 80006d8:	4b34      	ldr	r3, [pc, #208]	@ (80007ac <main+0x12c>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b02      	cmp	r3, #2
 80006de:	d047      	beq.n	8000770 <main+0xf0>
 80006e0:	2b02      	cmp	r3, #2
 80006e2:	dcf9      	bgt.n	80006d8 <main+0x58>
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d002      	beq.n	80006ee <main+0x6e>
 80006e8:	2b01      	cmp	r3, #1
 80006ea:	d025      	beq.n	8000738 <main+0xb8>
 80006ec:	e7f4      	b.n	80006d8 <main+0x58>
	  	  case(IDLE):
			if(dataReceived && buffer[0] == 'S'){
 80006ee:	4b30      	ldr	r3, [pc, #192]	@ (80007b0 <main+0x130>)
 80006f0:	781b      	ldrb	r3, [r3, #0]
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d019      	beq.n	800072c <main+0xac>
 80006f8:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <main+0x118>)
 80006fa:	781b      	ldrb	r3, [r3, #0]
 80006fc:	2b53      	cmp	r3, #83	@ 0x53
 80006fe:	d115      	bne.n	800072c <main+0xac>
				HAL_SPI_Transmit(&hspi1, (uint8_t *)&ackByte, 1,  1000);
 8000700:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000704:	2201      	movs	r2, #1
 8000706:	492b      	ldr	r1, [pc, #172]	@ (80007b4 <main+0x134>)
 8000708:	4824      	ldr	r0, [pc, #144]	@ (800079c <main+0x11c>)
 800070a:	f001 ff96 	bl	800263a <HAL_SPI_Transmit>
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)buffer, 4);
 800070e:	2204      	movs	r2, #4
 8000710:	4921      	ldr	r1, [pc, #132]	@ (8000798 <main+0x118>)
 8000712:	4822      	ldr	r0, [pc, #136]	@ (800079c <main+0x11c>)
 8000714:	f002 f988 	bl	8002a28 <HAL_SPI_Receive_DMA>
				dataReceived = false;
 8000718:	4b25      	ldr	r3, [pc, #148]	@ (80007b0 <main+0x130>)
 800071a:	2200      	movs	r2, #0
 800071c:	701a      	strb	r2, [r3, #0]
				curr_comm_state = AWAITING_ARG;
 800071e:	4b23      	ldr	r3, [pc, #140]	@ (80007ac <main+0x12c>)
 8000720:	2201      	movs	r2, #1
 8000722:	701a      	strb	r2, [r3, #0]
				printf("sent the ack byte\n");
 8000724:	4824      	ldr	r0, [pc, #144]	@ (80007b8 <main+0x138>)
 8000726:	f003 fc2d 	bl	8003f84 <puts>
		    }
			else{
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)buffer, 1);
			}
	  	  break;
 800072a:	e034      	b.n	8000796 <main+0x116>
				HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)buffer, 1);
 800072c:	2201      	movs	r2, #1
 800072e:	491a      	ldr	r1, [pc, #104]	@ (8000798 <main+0x118>)
 8000730:	481a      	ldr	r0, [pc, #104]	@ (800079c <main+0x11c>)
 8000732:	f002 f979 	bl	8002a28 <HAL_SPI_Receive_DMA>
	  	  break;
 8000736:	e02e      	b.n	8000796 <main+0x116>
	  	  case(AWAITING_ARG):
	  		if(dataReceived){
 8000738:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <main+0x130>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	2b00      	cmp	r3, #0
 8000740:	d028      	beq.n	8000794 <main+0x114>
	  			num_bytes = *((uint32_t*)buffer);
 8000742:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <main+0x118>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a1d      	ldr	r2, [pc, #116]	@ (80007bc <main+0x13c>)
 8000748:	6013      	str	r3, [r2, #0]
	  			HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)outputBuffer, BUFFER_SIZE);
 800074a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800074e:	4916      	ldr	r1, [pc, #88]	@ (80007a8 <main+0x128>)
 8000750:	4812      	ldr	r0, [pc, #72]	@ (800079c <main+0x11c>)
 8000752:	f002 f8b7 	bl	80028c4 <HAL_SPI_Transmit_DMA>
	  			dataReceived = false;
 8000756:	4b16      	ldr	r3, [pc, #88]	@ (80007b0 <main+0x130>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
	  			printf("about to send %lu bytes\n", num_bytes);
 800075c:	4b17      	ldr	r3, [pc, #92]	@ (80007bc <main+0x13c>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4619      	mov	r1, r3
 8000762:	4817      	ldr	r0, [pc, #92]	@ (80007c0 <main+0x140>)
 8000764:	f003 fba6 	bl	8003eb4 <iprintf>
	  			curr_comm_state = TRANSMITTING;
 8000768:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <main+0x12c>)
 800076a:	2202      	movs	r2, #2
 800076c:	701a      	strb	r2, [r3, #0]
	  		}
	  	  break;
 800076e:	e011      	b.n	8000794 <main+0x114>
	  	  case(TRANSMITTING):
	  	  while (curr_transmitted_num*4 < num_bytes){
 8000770:	bf00      	nop
 8000772:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <main+0x124>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	009a      	lsls	r2, r3, #2
 8000778:	4b10      	ldr	r3, [pc, #64]	@ (80007bc <main+0x13c>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	429a      	cmp	r2, r3
 800077e:	d3f8      	bcc.n	8000772 <main+0xf2>
//	  	  		}
//	  	  		second_half_empty = false;
////	  	  		printf("refilled second half of buffer, curr_num %lu\n", curr_transmitted_num);
//	  	  	}
	  	  }
	  	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8000780:	2201      	movs	r2, #1
 8000782:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000786:	480f      	ldr	r0, [pc, #60]	@ (80007c4 <main+0x144>)
 8000788:	f001 fa5c 	bl	8001c44 <HAL_GPIO_WritePin>
	  	  curr_comm_state = IDLE;
 800078c:	4b07      	ldr	r3, [pc, #28]	@ (80007ac <main+0x12c>)
 800078e:	2200      	movs	r2, #0
 8000790:	701a      	strb	r2, [r3, #0]

	  	  break;
 8000792:	e000      	b.n	8000796 <main+0x116>
	  	  break;
 8000794:	bf00      	nop
	  switch(curr_comm_state){
 8000796:	e79f      	b.n	80006d8 <main+0x58>
 8000798:	200001f0 	.word	0x200001f0
 800079c:	20000088 	.word	0x20000088
 80007a0:	08004c5c 	.word	0x08004c5c
 80007a4:	200081f4 	.word	0x200081f4
 80007a8:	200001f4 	.word	0x200001f4
 80007ac:	200081f8 	.word	0x200081f8
 80007b0:	200001e8 	.word	0x200001e8
 80007b4:	20000000 	.word	0x20000000
 80007b8:	08004c78 	.word	0x08004c78
 80007bc:	200001ec 	.word	0x200001ec
 80007c0:	08004c8c 	.word	0x08004c8c
 80007c4:	40020400 	.word	0x40020400

080007c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b094      	sub	sp, #80	@ 0x50
 80007cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ce:	f107 0320 	add.w	r3, r7, #32
 80007d2:	2230      	movs	r2, #48	@ 0x30
 80007d4:	2100      	movs	r1, #0
 80007d6:	4618      	mov	r0, r3
 80007d8:	f003 fbdc 	bl	8003f94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007dc:	f107 030c 	add.w	r3, r7, #12
 80007e0:	2200      	movs	r2, #0
 80007e2:	601a      	str	r2, [r3, #0]
 80007e4:	605a      	str	r2, [r3, #4]
 80007e6:	609a      	str	r2, [r3, #8]
 80007e8:	60da      	str	r2, [r3, #12]
 80007ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ec:	2300      	movs	r3, #0
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	4b28      	ldr	r3, [pc, #160]	@ (8000894 <SystemClock_Config+0xcc>)
 80007f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f4:	4a27      	ldr	r2, [pc, #156]	@ (8000894 <SystemClock_Config+0xcc>)
 80007f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80007fc:	4b25      	ldr	r3, [pc, #148]	@ (8000894 <SystemClock_Config+0xcc>)
 80007fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000800:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000808:	2300      	movs	r3, #0
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	4b22      	ldr	r3, [pc, #136]	@ (8000898 <SystemClock_Config+0xd0>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a21      	ldr	r2, [pc, #132]	@ (8000898 <SystemClock_Config+0xd0>)
 8000812:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000816:	6013      	str	r3, [r2, #0]
 8000818:	4b1f      	ldr	r3, [pc, #124]	@ (8000898 <SystemClock_Config+0xd0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000824:	2302      	movs	r3, #2
 8000826:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000828:	2301      	movs	r3, #1
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800082c:	2310      	movs	r3, #16
 800082e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000830:	2302      	movs	r3, #2
 8000832:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000834:	2300      	movs	r3, #0
 8000836:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000838:	2310      	movs	r3, #16
 800083a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800083c:	23c0      	movs	r3, #192	@ 0xc0
 800083e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000840:	2302      	movs	r3, #2
 8000842:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000844:	2304      	movs	r3, #4
 8000846:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000848:	f107 0320 	add.w	r3, r7, #32
 800084c:	4618      	mov	r0, r3
 800084e:	f001 fa13 	bl	8001c78 <HAL_RCC_OscConfig>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000858:	f000 f900 	bl	8000a5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085c:	230f      	movs	r3, #15
 800085e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000860:	2302      	movs	r3, #2
 8000862:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800086c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800086e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000872:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	2103      	movs	r1, #3
 800087a:	4618      	mov	r0, r3
 800087c:	f001 fc74 	bl	8002168 <HAL_RCC_ClockConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000886:	f000 f8e9 	bl	8000a5c <Error_Handler>
  }
}
 800088a:	bf00      	nop
 800088c:	3750      	adds	r7, #80	@ 0x50
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40023800 	.word	0x40023800
 8000898:	40007000 	.word	0x40007000

0800089c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80008a0:	4b15      	ldr	r3, [pc, #84]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008a2:	4a16      	ldr	r2, [pc, #88]	@ (80008fc <MX_SPI1_Init+0x60>)
 80008a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80008a6:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80008ac:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008de:	220a      	movs	r2, #10
 80008e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_SPI1_Init+0x5c>)
 80008e4:	f001 fe20 	bl	8002528 <HAL_SPI_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_SPI1_Init+0x56>
  {
    Error_Handler();
 80008ee:	f000 f8b5 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	20000088 	.word	0x20000088
 80008fc:	40013000 	.word	0x40013000

08000900 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000904:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000906:	4a12      	ldr	r2, [pc, #72]	@ (8000950 <MX_USART2_UART_Init+0x50>)
 8000908:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 800090c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000910:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000920:	2200      	movs	r2, #0
 8000922:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000926:	220c      	movs	r2, #12
 8000928:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 800092c:	2200      	movs	r2, #0
 800092e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000932:	2200      	movs	r2, #0
 8000934:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_USART2_UART_Init+0x4c>)
 8000938:	f002 fdee 	bl	8003518 <HAL_UART_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000942:	f000 f88b 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	200001a0 	.word	0x200001a0
 8000950:	40004400 	.word	0x40004400

08000954 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	607b      	str	r3, [r7, #4]
 800095e:	4b10      	ldr	r3, [pc, #64]	@ (80009a0 <MX_DMA_Init+0x4c>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	4a0f      	ldr	r2, [pc, #60]	@ (80009a0 <MX_DMA_Init+0x4c>)
 8000964:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000968:	6313      	str	r3, [r2, #48]	@ 0x30
 800096a:	4b0d      	ldr	r3, [pc, #52]	@ (80009a0 <MX_DMA_Init+0x4c>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000976:	2200      	movs	r2, #0
 8000978:	2100      	movs	r1, #0
 800097a:	2038      	movs	r0, #56	@ 0x38
 800097c:	f000 fc15 	bl	80011aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000980:	2038      	movs	r0, #56	@ 0x38
 8000982:	f000 fc2e 	bl	80011e2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000986:	2200      	movs	r2, #0
 8000988:	2100      	movs	r1, #0
 800098a:	203a      	movs	r0, #58	@ 0x3a
 800098c:	f000 fc0d 	bl	80011aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000990:	203a      	movs	r0, #58	@ 0x3a
 8000992:	f000 fc26 	bl	80011e2 <HAL_NVIC_EnableIRQ>

}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800

080009a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b088      	sub	sp, #32
 80009a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009aa:	f107 030c 	add.w	r3, r7, #12
 80009ae:	2200      	movs	r2, #0
 80009b0:	601a      	str	r2, [r3, #0]
 80009b2:	605a      	str	r2, [r3, #4]
 80009b4:	609a      	str	r2, [r3, #8]
 80009b6:	60da      	str	r2, [r3, #12]
 80009b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ba:	2300      	movs	r3, #0
 80009bc:	60bb      	str	r3, [r7, #8]
 80009be:	4b24      	ldr	r3, [pc, #144]	@ (8000a50 <MX_GPIO_Init+0xac>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c2:	4a23      	ldr	r2, [pc, #140]	@ (8000a50 <MX_GPIO_Init+0xac>)
 80009c4:	f043 0301 	orr.w	r3, r3, #1
 80009c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ca:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <MX_GPIO_Init+0xac>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60bb      	str	r3, [r7, #8]
 80009d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d6:	2300      	movs	r3, #0
 80009d8:	607b      	str	r3, [r7, #4]
 80009da:	4b1d      	ldr	r3, [pc, #116]	@ (8000a50 <MX_GPIO_Init+0xac>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009de:	4a1c      	ldr	r2, [pc, #112]	@ (8000a50 <MX_GPIO_Init+0xac>)
 80009e0:	f043 0302 	orr.w	r3, r3, #2
 80009e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a50 <MX_GPIO_Init+0xac>)
 80009e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ea:	f003 0302 	and.w	r3, r3, #2
 80009ee:	607b      	str	r3, [r7, #4]
 80009f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009f8:	4816      	ldr	r0, [pc, #88]	@ (8000a54 <MX_GPIO_Init+0xb0>)
 80009fa:	f001 f923 	bl	8001c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a04:	4814      	ldr	r0, [pc, #80]	@ (8000a58 <MX_GPIO_Init+0xb4>)
 8000a06:	f001 f91d 	bl	8001c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000a0a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a10:	2301      	movs	r3, #1
 8000a12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1c:	f107 030c 	add.w	r3, r7, #12
 8000a20:	4619      	mov	r1, r3
 8000a22:	480c      	ldr	r0, [pc, #48]	@ (8000a54 <MX_GPIO_Init+0xb0>)
 8000a24:	f000 ff8a 	bl	800193c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000a28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3a:	f107 030c 	add.w	r3, r7, #12
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_GPIO_Init+0xb4>)
 8000a42:	f000 ff7b 	bl	800193c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a46:	bf00      	nop
 8000a48:	3720      	adds	r7, #32
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40023800 	.word	0x40023800
 8000a54:	40020000 	.word	0x40020000
 8000a58:	40020400 	.word	0x40020400

08000a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a60:	b672      	cpsid	i
}
 8000a62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <Error_Handler+0x8>

08000a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a76:	4a0f      	ldr	r2, [pc, #60]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a86:	607b      	str	r3, [r7, #4]
 8000a88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	603b      	str	r3, [r7, #0]
 8000a8e:	4b09      	ldr	r3, [pc, #36]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a92:	4a08      	ldr	r2, [pc, #32]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9a:	4b06      	ldr	r3, [pc, #24]	@ (8000ab4 <HAL_MspInit+0x4c>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa2:	603b      	str	r3, [r7, #0]
 8000aa4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	370c      	adds	r7, #12
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40023800 	.word	0x40023800

08000ab8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08a      	sub	sp, #40	@ 0x28
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac0:	f107 0314 	add.w	r3, r7, #20
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
 8000ac8:	605a      	str	r2, [r3, #4]
 8000aca:	609a      	str	r2, [r3, #8]
 8000acc:	60da      	str	r2, [r3, #12]
 8000ace:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	4a4c      	ldr	r2, [pc, #304]	@ (8000c08 <HAL_SPI_MspInit+0x150>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	f040 8091 	bne.w	8000bfe <HAL_SPI_MspInit+0x146>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000adc:	2300      	movs	r3, #0
 8000ade:	613b      	str	r3, [r7, #16]
 8000ae0:	4b4a      	ldr	r3, [pc, #296]	@ (8000c0c <HAL_SPI_MspInit+0x154>)
 8000ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ae4:	4a49      	ldr	r2, [pc, #292]	@ (8000c0c <HAL_SPI_MspInit+0x154>)
 8000ae6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000aea:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aec:	4b47      	ldr	r3, [pc, #284]	@ (8000c0c <HAL_SPI_MspInit+0x154>)
 8000aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000af4:	613b      	str	r3, [r7, #16]
 8000af6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	4b43      	ldr	r3, [pc, #268]	@ (8000c0c <HAL_SPI_MspInit+0x154>)
 8000afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b00:	4a42      	ldr	r2, [pc, #264]	@ (8000c0c <HAL_SPI_MspInit+0x154>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b08:	4b40      	ldr	r3, [pc, #256]	@ (8000c0c <HAL_SPI_MspInit+0x154>)
 8000b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0c:	f003 0301 	and.w	r3, r3, #1
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b14:	23f0      	movs	r3, #240	@ 0xf0
 8000b16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	2303      	movs	r3, #3
 8000b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b24:	2305      	movs	r3, #5
 8000b26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4838      	ldr	r0, [pc, #224]	@ (8000c10 <HAL_SPI_MspInit+0x158>)
 8000b30:	f000 ff04 	bl	800193c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8000b34:	4b37      	ldr	r3, [pc, #220]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b36:	4a38      	ldr	r2, [pc, #224]	@ (8000c18 <HAL_SPI_MspInit+0x160>)
 8000b38:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000b3a:	4b36      	ldr	r3, [pc, #216]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b3c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8000b40:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b42:	4b34      	ldr	r3, [pc, #208]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b48:	4b32      	ldr	r3, [pc, #200]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000b4e:	4b31      	ldr	r3, [pc, #196]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b54:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000b56:	4b2f      	ldr	r3, [pc, #188]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000b5c:	4b2d      	ldr	r3, [pc, #180]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000b62:	4b2c      	ldr	r3, [pc, #176]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000b68:	4b2a      	ldr	r3, [pc, #168]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b6e:	4b29      	ldr	r3, [pc, #164]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000b74:	4827      	ldr	r0, [pc, #156]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b76:	f000 fb4f 	bl	8001218 <HAL_DMA_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8000b80:	f7ff ff6c 	bl	8000a5c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a23      	ldr	r2, [pc, #140]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b88:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b8a:	4a22      	ldr	r2, [pc, #136]	@ (8000c14 <HAL_SPI_MspInit+0x15c>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 8000b90:	4b22      	ldr	r3, [pc, #136]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b92:	4a23      	ldr	r2, [pc, #140]	@ (8000c20 <HAL_SPI_MspInit+0x168>)
 8000b94:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8000b96:	4b21      	ldr	r3, [pc, #132]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000b98:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000b9c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000ba0:	2240      	movs	r2, #64	@ 0x40
 8000ba2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000baa:	4b1c      	ldr	r3, [pc, #112]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bb0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bb8:	4b18      	ldr	r3, [pc, #96]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8000bbe:	4b17      	ldr	r3, [pc, #92]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bc4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000bd2:	4812      	ldr	r0, [pc, #72]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bd4:	f000 fb20 	bl	8001218 <HAL_DMA_Init>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <HAL_SPI_MspInit+0x12a>
    {
      Error_Handler();
 8000bde:	f7ff ff3d 	bl	8000a5c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4a0d      	ldr	r2, [pc, #52]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000be6:	649a      	str	r2, [r3, #72]	@ 0x48
 8000be8:	4a0c      	ldr	r2, [pc, #48]	@ (8000c1c <HAL_SPI_MspInit+0x164>)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	2100      	movs	r1, #0
 8000bf2:	2023      	movs	r0, #35	@ 0x23
 8000bf4:	f000 fad9 	bl	80011aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000bf8:	2023      	movs	r0, #35	@ 0x23
 8000bfa:	f000 faf2 	bl	80011e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000bfe:	bf00      	nop
 8000c00:	3728      	adds	r7, #40	@ 0x28
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	40013000 	.word	0x40013000
 8000c0c:	40023800 	.word	0x40023800
 8000c10:	40020000 	.word	0x40020000
 8000c14:	200000e0 	.word	0x200000e0
 8000c18:	40026410 	.word	0x40026410
 8000c1c:	20000140 	.word	0x20000140
 8000c20:	40026440 	.word	0x40026440

08000c24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	@ 0x28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a19      	ldr	r2, [pc, #100]	@ (8000ca8 <HAL_UART_MspInit+0x84>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d12b      	bne.n	8000c9e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	4b18      	ldr	r3, [pc, #96]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	4a17      	ldr	r2, [pc, #92]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c56:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	4a10      	ldr	r2, [pc, #64]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <HAL_UART_MspInit+0x88>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000c7e:	230c      	movs	r3, #12
 8000c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c8e:	2307      	movs	r3, #7
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	4619      	mov	r1, r3
 8000c98:	4805      	ldr	r0, [pc, #20]	@ (8000cb0 <HAL_UART_MspInit+0x8c>)
 8000c9a:	f000 fe4f 	bl	800193c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c9e:	bf00      	nop
 8000ca0:	3728      	adds	r7, #40	@ 0x28
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40004400 	.word	0x40004400
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40020000 	.word	0x40020000

08000cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <NMI_Handler+0x4>

08000cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <HardFault_Handler+0x4>

08000cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <MemManage_Handler+0x4>

08000ccc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <BusFault_Handler+0x4>

08000cd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <UsageFault_Handler+0x4>

08000cdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0a:	f000 f953 	bl	8000fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <SPI1_IRQHandler+0x10>)
 8000d1a:	f002 f845 	bl	8002da8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	20000088 	.word	0x20000088

08000d28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000d2c:	4802      	ldr	r0, [pc, #8]	@ (8000d38 <DMA2_Stream0_IRQHandler+0x10>)
 8000d2e:	f000 fb9b 	bl	8001468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	200000e0 	.word	0x200000e0

08000d3c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000d40:	4802      	ldr	r0, [pc, #8]	@ (8000d4c <DMA2_Stream2_IRQHandler+0x10>)
 8000d42:	f000 fb91 	bl	8001468 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000140 	.word	0x20000140

08000d50 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]
 8000d60:	e00a      	b.n	8000d78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d62:	f3af 8000 	nop.w
 8000d66:	4601      	mov	r1, r0
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	1c5a      	adds	r2, r3, #1
 8000d6c:	60ba      	str	r2, [r7, #8]
 8000d6e:	b2ca      	uxtb	r2, r1
 8000d70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	3301      	adds	r3, #1
 8000d76:	617b      	str	r3, [r7, #20]
 8000d78:	697a      	ldr	r2, [r7, #20]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	dbf0      	blt.n	8000d62 <_read+0x12>
  }

  return len;
 8000d80:	687b      	ldr	r3, [r7, #4]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3718      	adds	r7, #24
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b086      	sub	sp, #24
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	60f8      	str	r0, [r7, #12]
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
 8000d9a:	e009      	b.n	8000db0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	1c5a      	adds	r2, r3, #1
 8000da0:	60ba      	str	r2, [r7, #8]
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff fc01 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	3301      	adds	r3, #1
 8000dae:	617b      	str	r3, [r7, #20]
 8000db0:	697a      	ldr	r2, [r7, #20]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	dbf1      	blt.n	8000d9c <_write+0x12>
  }
  return len;
 8000db8:	687b      	ldr	r3, [r7, #4]
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3718      	adds	r7, #24
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}

08000dc2 <_close>:

int _close(int file)
{
 8000dc2:	b480      	push	{r7}
 8000dc4:	b083      	sub	sp, #12
 8000dc6:	af00      	add	r7, sp, #0
 8000dc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000dca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr

08000dda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000dda:	b480      	push	{r7}
 8000ddc:	b083      	sub	sp, #12
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
 8000de2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000dea:	605a      	str	r2, [r3, #4]
  return 0;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <_isatty>:

int _isatty(int file)
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b083      	sub	sp, #12
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000e02:	2301      	movs	r3, #1
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3714      	adds	r7, #20
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr
	...

08000e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e34:	4a14      	ldr	r2, [pc, #80]	@ (8000e88 <_sbrk+0x5c>)
 8000e36:	4b15      	ldr	r3, [pc, #84]	@ (8000e8c <_sbrk+0x60>)
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e40:	4b13      	ldr	r3, [pc, #76]	@ (8000e90 <_sbrk+0x64>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d102      	bne.n	8000e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e48:	4b11      	ldr	r3, [pc, #68]	@ (8000e90 <_sbrk+0x64>)
 8000e4a:	4a12      	ldr	r2, [pc, #72]	@ (8000e94 <_sbrk+0x68>)
 8000e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e4e:	4b10      	ldr	r3, [pc, #64]	@ (8000e90 <_sbrk+0x64>)
 8000e50:	681a      	ldr	r2, [r3, #0]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4413      	add	r3, r2
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	d207      	bcs.n	8000e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e5c:	f003 f8a2 	bl	8003fa4 <__errno>
 8000e60:	4603      	mov	r3, r0
 8000e62:	220c      	movs	r2, #12
 8000e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e6a:	e009      	b.n	8000e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e6c:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <_sbrk+0x64>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e72:	4b07      	ldr	r3, [pc, #28]	@ (8000e90 <_sbrk+0x64>)
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4413      	add	r3, r2
 8000e7a:	4a05      	ldr	r2, [pc, #20]	@ (8000e90 <_sbrk+0x64>)
 8000e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e7e:	68fb      	ldr	r3, [r7, #12]
}
 8000e80:	4618      	mov	r0, r3
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20020000 	.word	0x20020000
 8000e8c:	00000400 	.word	0x00000400
 8000e90:	200081fc 	.word	0x200081fc
 8000e94:	20008350 	.word	0x20008350

08000e98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e9c:	4b06      	ldr	r3, [pc, #24]	@ (8000eb8 <SystemInit+0x20>)
 8000e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ea2:	4a05      	ldr	r2, [pc, #20]	@ (8000eb8 <SystemInit+0x20>)
 8000ea4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ea8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eac:	bf00      	nop
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop
 8000eb8:	e000ed00 	.word	0xe000ed00

08000ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ebc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ef4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ec0:	f7ff ffea 	bl	8000e98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ec6:	490d      	ldr	r1, [pc, #52]	@ (8000efc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000edc:	4c0a      	ldr	r4, [pc, #40]	@ (8000f08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eea:	f003 f861 	bl	8003fb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eee:	f7ff fbc7 	bl	8000680 <main>
  bx  lr    
 8000ef2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000efc:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000f00:	08004d0c 	.word	0x08004d0c
  ldr r2, =_sbss
 8000f04:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000f08:	20008350 	.word	0x20008350

08000f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <ADC_IRQHandler>
	...

08000f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f14:	4b0e      	ldr	r3, [pc, #56]	@ (8000f50 <HAL_Init+0x40>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a0d      	ldr	r2, [pc, #52]	@ (8000f50 <HAL_Init+0x40>)
 8000f1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f20:	4b0b      	ldr	r3, [pc, #44]	@ (8000f50 <HAL_Init+0x40>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a0a      	ldr	r2, [pc, #40]	@ (8000f50 <HAL_Init+0x40>)
 8000f26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f2c:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <HAL_Init+0x40>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <HAL_Init+0x40>)
 8000f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f38:	2003      	movs	r0, #3
 8000f3a:	f000 f92b 	bl	8001194 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f3e:	200f      	movs	r0, #15
 8000f40:	f000 f808 	bl	8000f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f44:	f7ff fd90 	bl	8000a68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40023c00 	.word	0x40023c00

08000f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f5c:	4b12      	ldr	r3, [pc, #72]	@ (8000fa8 <HAL_InitTick+0x54>)
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <HAL_InitTick+0x58>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	4619      	mov	r1, r3
 8000f66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f72:	4618      	mov	r0, r3
 8000f74:	f000 f943 	bl	80011fe <HAL_SYSTICK_Config>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e00e      	b.n	8000fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2b0f      	cmp	r3, #15
 8000f86:	d80a      	bhi.n	8000f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f88:	2200      	movs	r2, #0
 8000f8a:	6879      	ldr	r1, [r7, #4]
 8000f8c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f90:	f000 f90b 	bl	80011aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f94:	4a06      	ldr	r2, [pc, #24]	@ (8000fb0 <HAL_InitTick+0x5c>)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	e000      	b.n	8000fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f9e:	2301      	movs	r3, #1
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000004 	.word	0x20000004
 8000fac:	2000000c 	.word	0x2000000c
 8000fb0:	20000008 	.word	0x20000008

08000fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <HAL_IncTick+0x20>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <HAL_IncTick+0x24>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4413      	add	r3, r2
 8000fc4:	4a04      	ldr	r2, [pc, #16]	@ (8000fd8 <HAL_IncTick+0x24>)
 8000fc6:	6013      	str	r3, [r2, #0]
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	2000000c 	.word	0x2000000c
 8000fd8:	20008200 	.word	0x20008200

08000fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  return uwTick;
 8000fe0:	4b03      	ldr	r3, [pc, #12]	@ (8000ff0 <HAL_GetTick+0x14>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20008200 	.word	0x20008200

08000ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	f003 0307 	and.w	r3, r3, #7
 8001002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001004:	4b0c      	ldr	r3, [pc, #48]	@ (8001038 <__NVIC_SetPriorityGrouping+0x44>)
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800100a:	68ba      	ldr	r2, [r7, #8]
 800100c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001010:	4013      	ands	r3, r2
 8001012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800101c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001020:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001026:	4a04      	ldr	r2, [pc, #16]	@ (8001038 <__NVIC_SetPriorityGrouping+0x44>)
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	60d3      	str	r3, [r2, #12]
}
 800102c:	bf00      	nop
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001040:	4b04      	ldr	r3, [pc, #16]	@ (8001054 <__NVIC_GetPriorityGrouping+0x18>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	0a1b      	lsrs	r3, r3, #8
 8001046:	f003 0307 	and.w	r3, r3, #7
}
 800104a:	4618      	mov	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000ed00 	.word	0xe000ed00

08001058 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001066:	2b00      	cmp	r3, #0
 8001068:	db0b      	blt.n	8001082 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	f003 021f 	and.w	r2, r3, #31
 8001070:	4907      	ldr	r1, [pc, #28]	@ (8001090 <__NVIC_EnableIRQ+0x38>)
 8001072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001076:	095b      	lsrs	r3, r3, #5
 8001078:	2001      	movs	r0, #1
 800107a:	fa00 f202 	lsl.w	r2, r0, r2
 800107e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	e000e100 	.word	0xe000e100

08001094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	db0a      	blt.n	80010be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	490c      	ldr	r1, [pc, #48]	@ (80010e0 <__NVIC_SetPriority+0x4c>)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	0112      	lsls	r2, r2, #4
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	440b      	add	r3, r1
 80010b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010bc:	e00a      	b.n	80010d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4908      	ldr	r1, [pc, #32]	@ (80010e4 <__NVIC_SetPriority+0x50>)
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	f003 030f 	and.w	r3, r3, #15
 80010ca:	3b04      	subs	r3, #4
 80010cc:	0112      	lsls	r2, r2, #4
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	440b      	add	r3, r1
 80010d2:	761a      	strb	r2, [r3, #24]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	e000e100 	.word	0xe000e100
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b089      	sub	sp, #36	@ 0x24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f1c3 0307 	rsb	r3, r3, #7
 8001102:	2b04      	cmp	r3, #4
 8001104:	bf28      	it	cs
 8001106:	2304      	movcs	r3, #4
 8001108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3304      	adds	r3, #4
 800110e:	2b06      	cmp	r3, #6
 8001110:	d902      	bls.n	8001118 <NVIC_EncodePriority+0x30>
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3b03      	subs	r3, #3
 8001116:	e000      	b.n	800111a <NVIC_EncodePriority+0x32>
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43da      	mvns	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	401a      	ands	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001130:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	fa01 f303 	lsl.w	r3, r1, r3
 800113a:	43d9      	mvns	r1, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001140:	4313      	orrs	r3, r2
         );
}
 8001142:	4618      	mov	r0, r3
 8001144:	3724      	adds	r7, #36	@ 0x24
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001160:	d301      	bcc.n	8001166 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001162:	2301      	movs	r3, #1
 8001164:	e00f      	b.n	8001186 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001166:	4a0a      	ldr	r2, [pc, #40]	@ (8001190 <SysTick_Config+0x40>)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3b01      	subs	r3, #1
 800116c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800116e:	210f      	movs	r1, #15
 8001170:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001174:	f7ff ff8e 	bl	8001094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <SysTick_Config+0x40>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800117e:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <SysTick_Config+0x40>)
 8001180:	2207      	movs	r2, #7
 8001182:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	e000e010 	.word	0xe000e010

08001194 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff ff29 	bl	8000ff4 <__NVIC_SetPriorityGrouping>
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b086      	sub	sp, #24
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	607a      	str	r2, [r7, #4]
 80011b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011bc:	f7ff ff3e 	bl	800103c <__NVIC_GetPriorityGrouping>
 80011c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	68b9      	ldr	r1, [r7, #8]
 80011c6:	6978      	ldr	r0, [r7, #20]
 80011c8:	f7ff ff8e 	bl	80010e8 <NVIC_EncodePriority>
 80011cc:	4602      	mov	r2, r0
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff5d 	bl	8001094 <__NVIC_SetPriority>
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	4603      	mov	r3, r0
 80011ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff ff31 	bl	8001058 <__NVIC_EnableIRQ>
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f7ff ffa2 	bl	8001150 <SysTick_Config>
 800120c:	4603      	mov	r3, r0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
	...

08001218 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001224:	f7ff feda 	bl	8000fdc <HAL_GetTick>
 8001228:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d101      	bne.n	8001234 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001230:	2301      	movs	r3, #1
 8001232:	e099      	b.n	8001368 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2202      	movs	r2, #2
 8001238:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2200      	movs	r2, #0
 8001240:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f022 0201 	bic.w	r2, r2, #1
 8001252:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001254:	e00f      	b.n	8001276 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001256:	f7ff fec1 	bl	8000fdc <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b05      	cmp	r3, #5
 8001262:	d908      	bls.n	8001276 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	2220      	movs	r2, #32
 8001268:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2203      	movs	r2, #3
 800126e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001272:	2303      	movs	r3, #3
 8001274:	e078      	b.n	8001368 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0301 	and.w	r3, r3, #1
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1e8      	bne.n	8001256 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800128c:	697a      	ldr	r2, [r7, #20]
 800128e:	4b38      	ldr	r3, [pc, #224]	@ (8001370 <HAL_DMA_Init+0x158>)
 8001290:	4013      	ands	r3, r2
 8001292:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	691b      	ldr	r3, [r3, #16]
 80012a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80012c2:	697a      	ldr	r2, [r7, #20]
 80012c4:	4313      	orrs	r3, r2
 80012c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d107      	bne.n	80012e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d8:	4313      	orrs	r3, r2
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	4313      	orrs	r3, r2
 80012de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	695b      	ldr	r3, [r3, #20]
 80012ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	f023 0307 	bic.w	r3, r3, #7
 80012f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012fc:	697a      	ldr	r2, [r7, #20]
 80012fe:	4313      	orrs	r3, r2
 8001300:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001306:	2b04      	cmp	r3, #4
 8001308:	d117      	bne.n	800133a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800130e:	697a      	ldr	r2, [r7, #20]
 8001310:	4313      	orrs	r3, r2
 8001312:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001318:	2b00      	cmp	r3, #0
 800131a:	d00e      	beq.n	800133a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800131c:	6878      	ldr	r0, [r7, #4]
 800131e:	f000 fa91 	bl	8001844 <DMA_CheckFifoParam>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d008      	beq.n	800133a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2240      	movs	r2, #64	@ 0x40
 800132c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2201      	movs	r2, #1
 8001332:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001336:	2301      	movs	r3, #1
 8001338:	e016      	b.n	8001368 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	697a      	ldr	r2, [r7, #20]
 8001340:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 fa48 	bl	80017d8 <DMA_CalcBaseAndBitshift>
 8001348:	4603      	mov	r3, r0
 800134a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001350:	223f      	movs	r2, #63	@ 0x3f
 8001352:	409a      	lsls	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	f010803f 	.word	0xf010803f

08001374 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b086      	sub	sp, #24
 8001378:	af00      	add	r7, sp, #0
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
 8001380:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001382:	2300      	movs	r3, #0
 8001384:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800138a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001392:	2b01      	cmp	r3, #1
 8001394:	d101      	bne.n	800139a <HAL_DMA_Start_IT+0x26>
 8001396:	2302      	movs	r3, #2
 8001398:	e040      	b.n	800141c <HAL_DMA_Start_IT+0xa8>
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2201      	movs	r2, #1
 800139e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d12f      	bne.n	800140e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	2202      	movs	r2, #2
 80013b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	2200      	movs	r2, #0
 80013ba:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013bc:	683b      	ldr	r3, [r7, #0]
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	68b9      	ldr	r1, [r7, #8]
 80013c2:	68f8      	ldr	r0, [r7, #12]
 80013c4:	f000 f9da 	bl	800177c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80013cc:	223f      	movs	r2, #63	@ 0x3f
 80013ce:	409a      	lsls	r2, r3
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f042 0216 	orr.w	r2, r2, #22
 80013e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d007      	beq.n	80013fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f042 0208 	orr.w	r2, r2, #8
 80013fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f042 0201 	orr.w	r2, r2, #1
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	e005      	b.n	800141a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001416:	2302      	movs	r3, #2
 8001418:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800141a:	7dfb      	ldrb	r3, [r7, #23]
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001432:	b2db      	uxtb	r3, r3
 8001434:	2b02      	cmp	r3, #2
 8001436:	d004      	beq.n	8001442 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2280      	movs	r2, #128	@ 0x80
 800143c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	e00c      	b.n	800145c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2205      	movs	r2, #5
 8001446:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f022 0201 	bic.w	r2, r2, #1
 8001458:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	370c      	adds	r7, #12
 8001460:	46bd      	mov	sp, r7
 8001462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001466:	4770      	bx	lr

08001468 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b086      	sub	sp, #24
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001470:	2300      	movs	r3, #0
 8001472:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001474:	4b8e      	ldr	r3, [pc, #568]	@ (80016b0 <HAL_DMA_IRQHandler+0x248>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a8e      	ldr	r2, [pc, #568]	@ (80016b4 <HAL_DMA_IRQHandler+0x24c>)
 800147a:	fba2 2303 	umull	r2, r3, r2, r3
 800147e:	0a9b      	lsrs	r3, r3, #10
 8001480:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001486:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001492:	2208      	movs	r2, #8
 8001494:	409a      	lsls	r2, r3
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	4013      	ands	r3, r2
 800149a:	2b00      	cmp	r3, #0
 800149c:	d01a      	beq.n	80014d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d013      	beq.n	80014d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f022 0204 	bic.w	r2, r2, #4
 80014ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014c0:	2208      	movs	r2, #8
 80014c2:	409a      	lsls	r2, r3
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014cc:	f043 0201 	orr.w	r2, r3, #1
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d8:	2201      	movs	r2, #1
 80014da:	409a      	lsls	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	4013      	ands	r3, r2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d012      	beq.n	800150a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d00b      	beq.n	800150a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014f6:	2201      	movs	r2, #1
 80014f8:	409a      	lsls	r2, r3
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001502:	f043 0202 	orr.w	r2, r3, #2
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800150e:	2204      	movs	r2, #4
 8001510:	409a      	lsls	r2, r3
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	4013      	ands	r3, r2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d012      	beq.n	8001540 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0302 	and.w	r3, r3, #2
 8001524:	2b00      	cmp	r3, #0
 8001526:	d00b      	beq.n	8001540 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800152c:	2204      	movs	r2, #4
 800152e:	409a      	lsls	r2, r3
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001538:	f043 0204 	orr.w	r2, r3, #4
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001544:	2210      	movs	r2, #16
 8001546:	409a      	lsls	r2, r3
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	4013      	ands	r3, r2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d043      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0308 	and.w	r3, r3, #8
 800155a:	2b00      	cmp	r3, #0
 800155c:	d03c      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001562:	2210      	movs	r2, #16
 8001564:	409a      	lsls	r2, r3
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d018      	beq.n	80015aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001582:	2b00      	cmp	r3, #0
 8001584:	d108      	bne.n	8001598 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158a:	2b00      	cmp	r3, #0
 800158c:	d024      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	4798      	blx	r3
 8001596:	e01f      	b.n	80015d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800159c:	2b00      	cmp	r3, #0
 800159e:	d01b      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015a4:	6878      	ldr	r0, [r7, #4]
 80015a6:	4798      	blx	r3
 80015a8:	e016      	b.n	80015d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d107      	bne.n	80015c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f022 0208 	bic.w	r2, r2, #8
 80015c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d003      	beq.n	80015d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015dc:	2220      	movs	r2, #32
 80015de:	409a      	lsls	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4013      	ands	r3, r2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f000 808f 	beq.w	8001708 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0310 	and.w	r3, r3, #16
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 8087 	beq.w	8001708 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015fe:	2220      	movs	r2, #32
 8001600:	409a      	lsls	r2, r3
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b05      	cmp	r3, #5
 8001610:	d136      	bne.n	8001680 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f022 0216 	bic.w	r2, r2, #22
 8001620:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	695a      	ldr	r2, [r3, #20]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001630:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001636:	2b00      	cmp	r3, #0
 8001638:	d103      	bne.n	8001642 <HAL_DMA_IRQHandler+0x1da>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800163e:	2b00      	cmp	r3, #0
 8001640:	d007      	beq.n	8001652 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f022 0208 	bic.w	r2, r2, #8
 8001650:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001656:	223f      	movs	r2, #63	@ 0x3f
 8001658:	409a      	lsls	r2, r3
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2201      	movs	r2, #1
 8001662:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2200      	movs	r2, #0
 800166a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001672:	2b00      	cmp	r3, #0
 8001674:	d07e      	beq.n	8001774 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	4798      	blx	r3
        }
        return;
 800167e:	e079      	b.n	8001774 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d01d      	beq.n	80016ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10d      	bne.n	80016b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d031      	beq.n	8001708 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a8:	6878      	ldr	r0, [r7, #4]
 80016aa:	4798      	blx	r3
 80016ac:	e02c      	b.n	8001708 <HAL_DMA_IRQHandler+0x2a0>
 80016ae:	bf00      	nop
 80016b0:	20000004 	.word	0x20000004
 80016b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d023      	beq.n	8001708 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	4798      	blx	r3
 80016c8:	e01e      	b.n	8001708 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d10f      	bne.n	80016f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f022 0210 	bic.w	r2, r2, #16
 80016e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800170c:	2b00      	cmp	r3, #0
 800170e:	d032      	beq.n	8001776 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b00      	cmp	r3, #0
 800171a:	d022      	beq.n	8001762 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2205      	movs	r2, #5
 8001720:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	681a      	ldr	r2, [r3, #0]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0201 	bic.w	r2, r2, #1
 8001732:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	3301      	adds	r3, #1
 8001738:	60bb      	str	r3, [r7, #8]
 800173a:	697a      	ldr	r2, [r7, #20]
 800173c:	429a      	cmp	r2, r3
 800173e:	d307      	bcc.n	8001750 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1f2      	bne.n	8001734 <HAL_DMA_IRQHandler+0x2cc>
 800174e:	e000      	b.n	8001752 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001750:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2201      	movs	r2, #1
 8001756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001766:	2b00      	cmp	r3, #0
 8001768:	d005      	beq.n	8001776 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	4798      	blx	r3
 8001772:	e000      	b.n	8001776 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001774:	bf00      	nop
    }
  }
}
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800177c:	b480      	push	{r7}
 800177e:	b085      	sub	sp, #20
 8001780:	af00      	add	r7, sp, #0
 8001782:	60f8      	str	r0, [r7, #12]
 8001784:	60b9      	str	r1, [r7, #8]
 8001786:	607a      	str	r2, [r7, #4]
 8001788:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001798:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b40      	cmp	r3, #64	@ 0x40
 80017a8:	d108      	bne.n	80017bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68ba      	ldr	r2, [r7, #8]
 80017b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80017ba:	e007      	b.n	80017cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	68ba      	ldr	r2, [r7, #8]
 80017c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	60da      	str	r2, [r3, #12]
}
 80017cc:	bf00      	nop
 80017ce:	3714      	adds	r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	3b10      	subs	r3, #16
 80017e8:	4a14      	ldr	r2, [pc, #80]	@ (800183c <DMA_CalcBaseAndBitshift+0x64>)
 80017ea:	fba2 2303 	umull	r2, r3, r2, r3
 80017ee:	091b      	lsrs	r3, r3, #4
 80017f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80017f2:	4a13      	ldr	r2, [pc, #76]	@ (8001840 <DMA_CalcBaseAndBitshift+0x68>)
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	4413      	add	r3, r2
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2b03      	cmp	r3, #3
 8001804:	d909      	bls.n	800181a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800180e:	f023 0303 	bic.w	r3, r3, #3
 8001812:	1d1a      	adds	r2, r3, #4
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	659a      	str	r2, [r3, #88]	@ 0x58
 8001818:	e007      	b.n	800182a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001822:	f023 0303 	bic.w	r3, r3, #3
 8001826:	687a      	ldr	r2, [r7, #4]
 8001828:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800182e:	4618      	mov	r0, r3
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	aaaaaaab 	.word	0xaaaaaaab
 8001840:	08004cc0 	.word	0x08004cc0

08001844 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001854:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d11f      	bne.n	800189e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	2b03      	cmp	r3, #3
 8001862:	d856      	bhi.n	8001912 <DMA_CheckFifoParam+0xce>
 8001864:	a201      	add	r2, pc, #4	@ (adr r2, 800186c <DMA_CheckFifoParam+0x28>)
 8001866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800186a:	bf00      	nop
 800186c:	0800187d 	.word	0x0800187d
 8001870:	0800188f 	.word	0x0800188f
 8001874:	0800187d 	.word	0x0800187d
 8001878:	08001913 	.word	0x08001913
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001880:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001884:	2b00      	cmp	r3, #0
 8001886:	d046      	beq.n	8001916 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800188c:	e043      	b.n	8001916 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001892:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001896:	d140      	bne.n	800191a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800189c:	e03d      	b.n	800191a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	699b      	ldr	r3, [r3, #24]
 80018a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018a6:	d121      	bne.n	80018ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b03      	cmp	r3, #3
 80018ac:	d837      	bhi.n	800191e <DMA_CheckFifoParam+0xda>
 80018ae:	a201      	add	r2, pc, #4	@ (adr r2, 80018b4 <DMA_CheckFifoParam+0x70>)
 80018b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018b4:	080018c5 	.word	0x080018c5
 80018b8:	080018cb 	.word	0x080018cb
 80018bc:	080018c5 	.word	0x080018c5
 80018c0:	080018dd 	.word	0x080018dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	73fb      	strb	r3, [r7, #15]
      break;
 80018c8:	e030      	b.n	800192c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d025      	beq.n	8001922 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80018d6:	2301      	movs	r3, #1
 80018d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80018da:	e022      	b.n	8001922 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80018e4:	d11f      	bne.n	8001926 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80018ea:	e01c      	b.n	8001926 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	2b02      	cmp	r3, #2
 80018f0:	d903      	bls.n	80018fa <DMA_CheckFifoParam+0xb6>
 80018f2:	68bb      	ldr	r3, [r7, #8]
 80018f4:	2b03      	cmp	r3, #3
 80018f6:	d003      	beq.n	8001900 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80018f8:	e018      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	73fb      	strb	r3, [r7, #15]
      break;
 80018fe:	e015      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001904:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001908:	2b00      	cmp	r3, #0
 800190a:	d00e      	beq.n	800192a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	73fb      	strb	r3, [r7, #15]
      break;
 8001910:	e00b      	b.n	800192a <DMA_CheckFifoParam+0xe6>
      break;
 8001912:	bf00      	nop
 8001914:	e00a      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      break;
 8001916:	bf00      	nop
 8001918:	e008      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      break;
 800191a:	bf00      	nop
 800191c:	e006      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      break;
 800191e:	bf00      	nop
 8001920:	e004      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      break;
 8001922:	bf00      	nop
 8001924:	e002      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      break;   
 8001926:	bf00      	nop
 8001928:	e000      	b.n	800192c <DMA_CheckFifoParam+0xe8>
      break;
 800192a:	bf00      	nop
    }
  } 
  
  return status; 
 800192c:	7bfb      	ldrb	r3, [r7, #15]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3714      	adds	r7, #20
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop

0800193c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800193c:	b480      	push	{r7}
 800193e:	b089      	sub	sp, #36	@ 0x24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800194e:	2300      	movs	r3, #0
 8001950:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001952:	2300      	movs	r3, #0
 8001954:	61fb      	str	r3, [r7, #28]
 8001956:	e159      	b.n	8001c0c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001958:	2201      	movs	r2, #1
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	697a      	ldr	r2, [r7, #20]
 8001968:	4013      	ands	r3, r2
 800196a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	429a      	cmp	r2, r3
 8001972:	f040 8148 	bne.w	8001c06 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	f003 0303 	and.w	r3, r3, #3
 800197e:	2b01      	cmp	r3, #1
 8001980:	d005      	beq.n	800198e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800198a:	2b02      	cmp	r3, #2
 800198c:	d130      	bne.n	80019f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	005b      	lsls	r3, r3, #1
 8001998:	2203      	movs	r2, #3
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4013      	ands	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	68da      	ldr	r2, [r3, #12]
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	69ba      	ldr	r2, [r7, #24]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019c4:	2201      	movs	r2, #1
 80019c6:	69fb      	ldr	r3, [r7, #28]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	43db      	mvns	r3, r3
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4013      	ands	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	091b      	lsrs	r3, r3, #4
 80019da:	f003 0201 	and.w	r2, r3, #1
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	4313      	orrs	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 0303 	and.w	r3, r3, #3
 80019f8:	2b03      	cmp	r3, #3
 80019fa:	d017      	beq.n	8001a2c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	2203      	movs	r2, #3
 8001a08:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4013      	ands	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 0303 	and.w	r3, r3, #3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d123      	bne.n	8001a80 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	08da      	lsrs	r2, r3, #3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	3208      	adds	r2, #8
 8001a40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a44:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	f003 0307 	and.w	r3, r3, #7
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	220f      	movs	r2, #15
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	691a      	ldr	r2, [r3, #16]
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f003 0307 	and.w	r3, r3, #7
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a72:	69fb      	ldr	r3, [r7, #28]
 8001a74:	08da      	lsrs	r2, r3, #3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	3208      	adds	r2, #8
 8001a7a:	69b9      	ldr	r1, [r7, #24]
 8001a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f003 0203 	and.w	r2, r3, #3
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	f000 80a2 	beq.w	8001c06 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60fb      	str	r3, [r7, #12]
 8001ac6:	4b57      	ldr	r3, [pc, #348]	@ (8001c24 <HAL_GPIO_Init+0x2e8>)
 8001ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aca:	4a56      	ldr	r2, [pc, #344]	@ (8001c24 <HAL_GPIO_Init+0x2e8>)
 8001acc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ad2:	4b54      	ldr	r3, [pc, #336]	@ (8001c24 <HAL_GPIO_Init+0x2e8>)
 8001ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ada:	60fb      	str	r3, [r7, #12]
 8001adc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ade:	4a52      	ldr	r2, [pc, #328]	@ (8001c28 <HAL_GPIO_Init+0x2ec>)
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	089b      	lsrs	r3, r3, #2
 8001ae4:	3302      	adds	r3, #2
 8001ae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	f003 0303 	and.w	r3, r3, #3
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	220f      	movs	r2, #15
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	43db      	mvns	r3, r3
 8001afc:	69ba      	ldr	r2, [r7, #24]
 8001afe:	4013      	ands	r3, r2
 8001b00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a49      	ldr	r2, [pc, #292]	@ (8001c2c <HAL_GPIO_Init+0x2f0>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d019      	beq.n	8001b3e <HAL_GPIO_Init+0x202>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a48      	ldr	r2, [pc, #288]	@ (8001c30 <HAL_GPIO_Init+0x2f4>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d013      	beq.n	8001b3a <HAL_GPIO_Init+0x1fe>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a47      	ldr	r2, [pc, #284]	@ (8001c34 <HAL_GPIO_Init+0x2f8>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d00d      	beq.n	8001b36 <HAL_GPIO_Init+0x1fa>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a46      	ldr	r2, [pc, #280]	@ (8001c38 <HAL_GPIO_Init+0x2fc>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d007      	beq.n	8001b32 <HAL_GPIO_Init+0x1f6>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	4a45      	ldr	r2, [pc, #276]	@ (8001c3c <HAL_GPIO_Init+0x300>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d101      	bne.n	8001b2e <HAL_GPIO_Init+0x1f2>
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	e008      	b.n	8001b40 <HAL_GPIO_Init+0x204>
 8001b2e:	2307      	movs	r3, #7
 8001b30:	e006      	b.n	8001b40 <HAL_GPIO_Init+0x204>
 8001b32:	2303      	movs	r3, #3
 8001b34:	e004      	b.n	8001b40 <HAL_GPIO_Init+0x204>
 8001b36:	2302      	movs	r3, #2
 8001b38:	e002      	b.n	8001b40 <HAL_GPIO_Init+0x204>
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	e000      	b.n	8001b40 <HAL_GPIO_Init+0x204>
 8001b3e:	2300      	movs	r3, #0
 8001b40:	69fa      	ldr	r2, [r7, #28]
 8001b42:	f002 0203 	and.w	r2, r2, #3
 8001b46:	0092      	lsls	r2, r2, #2
 8001b48:	4093      	lsls	r3, r2
 8001b4a:	69ba      	ldr	r2, [r7, #24]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b50:	4935      	ldr	r1, [pc, #212]	@ (8001c28 <HAL_GPIO_Init+0x2ec>)
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	089b      	lsrs	r3, r3, #2
 8001b56:	3302      	adds	r3, #2
 8001b58:	69ba      	ldr	r2, [r7, #24]
 8001b5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b5e:	4b38      	ldr	r3, [pc, #224]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	43db      	mvns	r3, r3
 8001b68:	69ba      	ldr	r2, [r7, #24]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d003      	beq.n	8001b82 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001b7a:	69ba      	ldr	r2, [r7, #24]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b82:	4a2f      	ldr	r2, [pc, #188]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b88:	4b2d      	ldr	r3, [pc, #180]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	43db      	mvns	r3, r3
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	4013      	ands	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ba4:	69ba      	ldr	r2, [r7, #24]
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bac:	4a24      	ldr	r2, [pc, #144]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001bb2:	4b23      	ldr	r3, [pc, #140]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	43db      	mvns	r3, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001bce:	69ba      	ldr	r2, [r7, #24]
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bd6:	4a1a      	ldr	r2, [pc, #104]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bdc:	4b18      	ldr	r3, [pc, #96]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4013      	ands	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d003      	beq.n	8001c00 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001c00:	4a0f      	ldr	r2, [pc, #60]	@ (8001c40 <HAL_GPIO_Init+0x304>)
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3301      	adds	r3, #1
 8001c0a:	61fb      	str	r3, [r7, #28]
 8001c0c:	69fb      	ldr	r3, [r7, #28]
 8001c0e:	2b0f      	cmp	r3, #15
 8001c10:	f67f aea2 	bls.w	8001958 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c14:	bf00      	nop
 8001c16:	bf00      	nop
 8001c18:	3724      	adds	r7, #36	@ 0x24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr
 8001c22:	bf00      	nop
 8001c24:	40023800 	.word	0x40023800
 8001c28:	40013800 	.word	0x40013800
 8001c2c:	40020000 	.word	0x40020000
 8001c30:	40020400 	.word	0x40020400
 8001c34:	40020800 	.word	0x40020800
 8001c38:	40020c00 	.word	0x40020c00
 8001c3c:	40021000 	.word	0x40021000
 8001c40:	40013c00 	.word	0x40013c00

08001c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	807b      	strh	r3, [r7, #2]
 8001c50:	4613      	mov	r3, r2
 8001c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c54:	787b      	ldrb	r3, [r7, #1]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c5a:	887a      	ldrh	r2, [r7, #2]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c60:	e003      	b.n	8001c6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	041a      	lsls	r2, r3, #16
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	619a      	str	r2, [r3, #24]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d101      	bne.n	8001c8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e267      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0301 	and.w	r3, r3, #1
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d075      	beq.n	8001d82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001c96:	4b88      	ldr	r3, [pc, #544]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
 8001c9e:	2b04      	cmp	r3, #4
 8001ca0:	d00c      	beq.n	8001cbc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ca2:	4b85      	ldr	r3, [pc, #532]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	d112      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001cae:	4b82      	ldr	r3, [pc, #520]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cba:	d10b      	bne.n	8001cd4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cbc:	4b7e      	ldr	r3, [pc, #504]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d05b      	beq.n	8001d80 <HAL_RCC_OscConfig+0x108>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d157      	bne.n	8001d80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e242      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001cdc:	d106      	bne.n	8001cec <HAL_RCC_OscConfig+0x74>
 8001cde:	4b76      	ldr	r3, [pc, #472]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4a75      	ldr	r2, [pc, #468]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ce8:	6013      	str	r3, [r2, #0]
 8001cea:	e01d      	b.n	8001d28 <HAL_RCC_OscConfig+0xb0>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001cf4:	d10c      	bne.n	8001d10 <HAL_RCC_OscConfig+0x98>
 8001cf6:	4b70      	ldr	r3, [pc, #448]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a6f      	ldr	r2, [pc, #444]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d00:	6013      	str	r3, [r2, #0]
 8001d02:	4b6d      	ldr	r3, [pc, #436]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4a6c      	ldr	r2, [pc, #432]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d0c:	6013      	str	r3, [r2, #0]
 8001d0e:	e00b      	b.n	8001d28 <HAL_RCC_OscConfig+0xb0>
 8001d10:	4b69      	ldr	r3, [pc, #420]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a68      	ldr	r2, [pc, #416]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d1a:	6013      	str	r3, [r2, #0]
 8001d1c:	4b66      	ldr	r3, [pc, #408]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a65      	ldr	r2, [pc, #404]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d013      	beq.n	8001d58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d30:	f7ff f954 	bl	8000fdc <HAL_GetTick>
 8001d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d38:	f7ff f950 	bl	8000fdc <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	@ 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e207      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d4a:	4b5b      	ldr	r3, [pc, #364]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0xc0>
 8001d56:	e014      	b.n	8001d82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d58:	f7ff f940 	bl	8000fdc <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d5e:	e008      	b.n	8001d72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001d60:	f7ff f93c 	bl	8000fdc <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	2b64      	cmp	r3, #100	@ 0x64
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e1f3      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d72:	4b51      	ldr	r3, [pc, #324]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f0      	bne.n	8001d60 <HAL_RCC_OscConfig+0xe8>
 8001d7e:	e000      	b.n	8001d82 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d063      	beq.n	8001e56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001d8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 030c 	and.w	r3, r3, #12
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00b      	beq.n	8001db2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001d9a:	4b47      	ldr	r3, [pc, #284]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001da2:	2b08      	cmp	r3, #8
 8001da4:	d11c      	bne.n	8001de0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001da6:	4b44      	ldr	r3, [pc, #272]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d116      	bne.n	8001de0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db2:	4b41      	ldr	r3, [pc, #260]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d005      	beq.n	8001dca <HAL_RCC_OscConfig+0x152>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d001      	beq.n	8001dca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e1c7      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001dca:	4b3b      	ldr	r3, [pc, #236]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	691b      	ldr	r3, [r3, #16]
 8001dd6:	00db      	lsls	r3, r3, #3
 8001dd8:	4937      	ldr	r1, [pc, #220]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001dde:	e03a      	b.n	8001e56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d020      	beq.n	8001e2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001de8:	4b34      	ldr	r3, [pc, #208]	@ (8001ebc <HAL_RCC_OscConfig+0x244>)
 8001dea:	2201      	movs	r2, #1
 8001dec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dee:	f7ff f8f5 	bl	8000fdc <HAL_GetTick>
 8001df2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001df4:	e008      	b.n	8001e08 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001df6:	f7ff f8f1 	bl	8000fdc <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	1ad3      	subs	r3, r2, r3
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d901      	bls.n	8001e08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	e1a8      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e08:	4b2b      	ldr	r3, [pc, #172]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 0302 	and.w	r3, r3, #2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d0f0      	beq.n	8001df6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e14:	4b28      	ldr	r3, [pc, #160]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	4925      	ldr	r1, [pc, #148]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001e24:	4313      	orrs	r3, r2
 8001e26:	600b      	str	r3, [r1, #0]
 8001e28:	e015      	b.n	8001e56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e2a:	4b24      	ldr	r3, [pc, #144]	@ (8001ebc <HAL_RCC_OscConfig+0x244>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e30:	f7ff f8d4 	bl	8000fdc <HAL_GetTick>
 8001e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e36:	e008      	b.n	8001e4a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e38:	f7ff f8d0 	bl	8000fdc <HAL_GetTick>
 8001e3c:	4602      	mov	r2, r0
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	1ad3      	subs	r3, r2, r3
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d901      	bls.n	8001e4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001e46:	2303      	movs	r3, #3
 8001e48:	e187      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0302 	and.w	r3, r3, #2
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d1f0      	bne.n	8001e38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0308 	and.w	r3, r3, #8
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d036      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d016      	beq.n	8001e98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ec0 <HAL_RCC_OscConfig+0x248>)
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e70:	f7ff f8b4 	bl	8000fdc <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e78:	f7ff f8b0 	bl	8000fdc <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e167      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb8 <HAL_RCC_OscConfig+0x240>)
 8001e8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f0      	beq.n	8001e78 <HAL_RCC_OscConfig+0x200>
 8001e96:	e01b      	b.n	8001ed0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e98:	4b09      	ldr	r3, [pc, #36]	@ (8001ec0 <HAL_RCC_OscConfig+0x248>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e9e:	f7ff f89d 	bl	8000fdc <HAL_GetTick>
 8001ea2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ea4:	e00e      	b.n	8001ec4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ea6:	f7ff f899 	bl	8000fdc <HAL_GetTick>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	1ad3      	subs	r3, r2, r3
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d907      	bls.n	8001ec4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001eb4:	2303      	movs	r3, #3
 8001eb6:	e150      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
 8001eb8:	40023800 	.word	0x40023800
 8001ebc:	42470000 	.word	0x42470000
 8001ec0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ec4:	4b88      	ldr	r3, [pc, #544]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ec8:	f003 0302 	and.w	r3, r3, #2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1ea      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0304 	and.w	r3, r3, #4
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	f000 8097 	beq.w	800200c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ee2:	4b81      	ldr	r3, [pc, #516]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d10f      	bne.n	8001f0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	4b7d      	ldr	r3, [pc, #500]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef6:	4a7c      	ldr	r2, [pc, #496]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001ef8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001efc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001efe:	4b7a      	ldr	r3, [pc, #488]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f06:	60bb      	str	r3, [r7, #8]
 8001f08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f0e:	4b77      	ldr	r3, [pc, #476]	@ (80020ec <HAL_RCC_OscConfig+0x474>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d118      	bne.n	8001f4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f1a:	4b74      	ldr	r3, [pc, #464]	@ (80020ec <HAL_RCC_OscConfig+0x474>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a73      	ldr	r2, [pc, #460]	@ (80020ec <HAL_RCC_OscConfig+0x474>)
 8001f20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f26:	f7ff f859 	bl	8000fdc <HAL_GetTick>
 8001f2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f2c:	e008      	b.n	8001f40 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f2e:	f7ff f855 	bl	8000fdc <HAL_GetTick>
 8001f32:	4602      	mov	r2, r0
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	1ad3      	subs	r3, r2, r3
 8001f38:	2b02      	cmp	r3, #2
 8001f3a:	d901      	bls.n	8001f40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	e10c      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f40:	4b6a      	ldr	r3, [pc, #424]	@ (80020ec <HAL_RCC_OscConfig+0x474>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d0f0      	beq.n	8001f2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d106      	bne.n	8001f62 <HAL_RCC_OscConfig+0x2ea>
 8001f54:	4b64      	ldr	r3, [pc, #400]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f58:	4a63      	ldr	r2, [pc, #396]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f60:	e01c      	b.n	8001f9c <HAL_RCC_OscConfig+0x324>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2b05      	cmp	r3, #5
 8001f68:	d10c      	bne.n	8001f84 <HAL_RCC_OscConfig+0x30c>
 8001f6a:	4b5f      	ldr	r3, [pc, #380]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f6e:	4a5e      	ldr	r2, [pc, #376]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f70:	f043 0304 	orr.w	r3, r3, #4
 8001f74:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f76:	4b5c      	ldr	r3, [pc, #368]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f7a:	4a5b      	ldr	r2, [pc, #364]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f7c:	f043 0301 	orr.w	r3, r3, #1
 8001f80:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f82:	e00b      	b.n	8001f9c <HAL_RCC_OscConfig+0x324>
 8001f84:	4b58      	ldr	r3, [pc, #352]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f88:	4a57      	ldr	r2, [pc, #348]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f8a:	f023 0301 	bic.w	r3, r3, #1
 8001f8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001f90:	4b55      	ldr	r3, [pc, #340]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f94:	4a54      	ldr	r2, [pc, #336]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001f96:	f023 0304 	bic.w	r3, r3, #4
 8001f9a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d015      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fa4:	f7ff f81a 	bl	8000fdc <HAL_GetTick>
 8001fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001faa:	e00a      	b.n	8001fc2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fac:	f7ff f816 	bl	8000fdc <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d901      	bls.n	8001fc2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001fbe:	2303      	movs	r3, #3
 8001fc0:	e0cb      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fc2:	4b49      	ldr	r3, [pc, #292]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d0ee      	beq.n	8001fac <HAL_RCC_OscConfig+0x334>
 8001fce:	e014      	b.n	8001ffa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fd0:	f7ff f804 	bl	8000fdc <HAL_GetTick>
 8001fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fd6:	e00a      	b.n	8001fee <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fd8:	f7ff f800 	bl	8000fdc <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d901      	bls.n	8001fee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e0b5      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fee:	4b3e      	ldr	r3, [pc, #248]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8001ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff2:	f003 0302 	and.w	r3, r3, #2
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d1ee      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ffa:	7dfb      	ldrb	r3, [r7, #23]
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d105      	bne.n	800200c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002000:	4b39      	ldr	r3, [pc, #228]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8002002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002004:	4a38      	ldr	r2, [pc, #224]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8002006:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800200a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	2b00      	cmp	r3, #0
 8002012:	f000 80a1 	beq.w	8002158 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002016:	4b34      	ldr	r3, [pc, #208]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	f003 030c 	and.w	r3, r3, #12
 800201e:	2b08      	cmp	r3, #8
 8002020:	d05c      	beq.n	80020dc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	2b02      	cmp	r3, #2
 8002028:	d141      	bne.n	80020ae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800202a:	4b31      	ldr	r3, [pc, #196]	@ (80020f0 <HAL_RCC_OscConfig+0x478>)
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002030:	f7fe ffd4 	bl	8000fdc <HAL_GetTick>
 8002034:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002036:	e008      	b.n	800204a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002038:	f7fe ffd0 	bl	8000fdc <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	2b02      	cmp	r3, #2
 8002044:	d901      	bls.n	800204a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e087      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800204a:	4b27      	ldr	r3, [pc, #156]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1f0      	bne.n	8002038 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69da      	ldr	r2, [r3, #28]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a1b      	ldr	r3, [r3, #32]
 800205e:	431a      	orrs	r2, r3
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002064:	019b      	lsls	r3, r3, #6
 8002066:	431a      	orrs	r2, r3
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800206c:	085b      	lsrs	r3, r3, #1
 800206e:	3b01      	subs	r3, #1
 8002070:	041b      	lsls	r3, r3, #16
 8002072:	431a      	orrs	r2, r3
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002078:	061b      	lsls	r3, r3, #24
 800207a:	491b      	ldr	r1, [pc, #108]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 800207c:	4313      	orrs	r3, r2
 800207e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002080:	4b1b      	ldr	r3, [pc, #108]	@ (80020f0 <HAL_RCC_OscConfig+0x478>)
 8002082:	2201      	movs	r2, #1
 8002084:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002086:	f7fe ffa9 	bl	8000fdc <HAL_GetTick>
 800208a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800208c:	e008      	b.n	80020a0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800208e:	f7fe ffa5 	bl	8000fdc <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e05c      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020a0:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f0      	beq.n	800208e <HAL_RCC_OscConfig+0x416>
 80020ac:	e054      	b.n	8002158 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020ae:	4b10      	ldr	r3, [pc, #64]	@ (80020f0 <HAL_RCC_OscConfig+0x478>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020b4:	f7fe ff92 	bl	8000fdc <HAL_GetTick>
 80020b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ba:	e008      	b.n	80020ce <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020bc:	f7fe ff8e 	bl	8000fdc <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d901      	bls.n	80020ce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80020ca:	2303      	movs	r3, #3
 80020cc:	e045      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80020ce:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <HAL_RCC_OscConfig+0x470>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d1f0      	bne.n	80020bc <HAL_RCC_OscConfig+0x444>
 80020da:	e03d      	b.n	8002158 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	699b      	ldr	r3, [r3, #24]
 80020e0:	2b01      	cmp	r3, #1
 80020e2:	d107      	bne.n	80020f4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e038      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
 80020e8:	40023800 	.word	0x40023800
 80020ec:	40007000 	.word	0x40007000
 80020f0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80020f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002164 <HAL_RCC_OscConfig+0x4ec>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	699b      	ldr	r3, [r3, #24]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d028      	beq.n	8002154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800210c:	429a      	cmp	r2, r3
 800210e:	d121      	bne.n	8002154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800211a:	429a      	cmp	r2, r3
 800211c:	d11a      	bne.n	8002154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002124:	4013      	ands	r3, r2
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800212a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800212c:	4293      	cmp	r3, r2
 800212e:	d111      	bne.n	8002154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800213a:	085b      	lsrs	r3, r3, #1
 800213c:	3b01      	subs	r3, #1
 800213e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002140:	429a      	cmp	r2, r3
 8002142:	d107      	bne.n	8002154 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800214e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002150:	429a      	cmp	r2, r3
 8002152:	d001      	beq.n	8002158 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40023800 	.word	0x40023800

08002168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0cc      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800217c:	4b68      	ldr	r3, [pc, #416]	@ (8002320 <HAL_RCC_ClockConfig+0x1b8>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f003 0307 	and.w	r3, r3, #7
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d90c      	bls.n	80021a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b65      	ldr	r3, [pc, #404]	@ (8002320 <HAL_RCC_ClockConfig+0x1b8>)
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002192:	4b63      	ldr	r3, [pc, #396]	@ (8002320 <HAL_RCC_ClockConfig+0x1b8>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0307 	and.w	r3, r3, #7
 800219a:	683a      	ldr	r2, [r7, #0]
 800219c:	429a      	cmp	r2, r3
 800219e:	d001      	beq.n	80021a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e0b8      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d020      	beq.n	80021f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 0304 	and.w	r3, r3, #4
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d005      	beq.n	80021c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021bc:	4b59      	ldr	r3, [pc, #356]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	4a58      	ldr	r2, [pc, #352]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80021c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80021c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0308 	and.w	r3, r3, #8
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80021d4:	4b53      	ldr	r3, [pc, #332]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	4a52      	ldr	r2, [pc, #328]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80021da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80021de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021e0:	4b50      	ldr	r3, [pc, #320]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80021e2:	689b      	ldr	r3, [r3, #8]
 80021e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	494d      	ldr	r1, [pc, #308]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d044      	beq.n	8002288 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d107      	bne.n	8002216 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002206:	4b47      	ldr	r3, [pc, #284]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800220e:	2b00      	cmp	r3, #0
 8002210:	d119      	bne.n	8002246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e07f      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	2b02      	cmp	r3, #2
 800221c:	d003      	beq.n	8002226 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002222:	2b03      	cmp	r3, #3
 8002224:	d107      	bne.n	8002236 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002226:	4b3f      	ldr	r3, [pc, #252]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d109      	bne.n	8002246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e06f      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002236:	4b3b      	ldr	r3, [pc, #236]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f003 0302 	and.w	r3, r3, #2
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e067      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002246:	4b37      	ldr	r3, [pc, #220]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f023 0203 	bic.w	r2, r3, #3
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	4934      	ldr	r1, [pc, #208]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 8002254:	4313      	orrs	r3, r2
 8002256:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002258:	f7fe fec0 	bl	8000fdc <HAL_GetTick>
 800225c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800225e:	e00a      	b.n	8002276 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002260:	f7fe febc 	bl	8000fdc <HAL_GetTick>
 8002264:	4602      	mov	r2, r0
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800226e:	4293      	cmp	r3, r2
 8002270:	d901      	bls.n	8002276 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e04f      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002276:	4b2b      	ldr	r3, [pc, #172]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 020c 	and.w	r2, r3, #12
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	429a      	cmp	r2, r3
 8002286:	d1eb      	bne.n	8002260 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002288:	4b25      	ldr	r3, [pc, #148]	@ (8002320 <HAL_RCC_ClockConfig+0x1b8>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f003 0307 	and.w	r3, r3, #7
 8002290:	683a      	ldr	r2, [r7, #0]
 8002292:	429a      	cmp	r2, r3
 8002294:	d20c      	bcs.n	80022b0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002296:	4b22      	ldr	r3, [pc, #136]	@ (8002320 <HAL_RCC_ClockConfig+0x1b8>)
 8002298:	683a      	ldr	r2, [r7, #0]
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800229e:	4b20      	ldr	r3, [pc, #128]	@ (8002320 <HAL_RCC_ClockConfig+0x1b8>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	683a      	ldr	r2, [r7, #0]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d001      	beq.n	80022b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e032      	b.n	8002316 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0304 	and.w	r3, r3, #4
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d008      	beq.n	80022ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80022bc:	4b19      	ldr	r3, [pc, #100]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4916      	ldr	r1, [pc, #88]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80022ca:	4313      	orrs	r3, r2
 80022cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0308 	and.w	r3, r3, #8
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d009      	beq.n	80022ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80022da:	4b12      	ldr	r3, [pc, #72]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	00db      	lsls	r3, r3, #3
 80022e8:	490e      	ldr	r1, [pc, #56]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80022ee:	f000 f821 	bl	8002334 <HAL_RCC_GetSysClockFreq>
 80022f2:	4602      	mov	r2, r0
 80022f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002324 <HAL_RCC_ClockConfig+0x1bc>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	091b      	lsrs	r3, r3, #4
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	490a      	ldr	r1, [pc, #40]	@ (8002328 <HAL_RCC_ClockConfig+0x1c0>)
 8002300:	5ccb      	ldrb	r3, [r1, r3]
 8002302:	fa22 f303 	lsr.w	r3, r2, r3
 8002306:	4a09      	ldr	r2, [pc, #36]	@ (800232c <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800230a:	4b09      	ldr	r3, [pc, #36]	@ (8002330 <HAL_RCC_ClockConfig+0x1c8>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7fe fe20 	bl	8000f54 <HAL_InitTick>

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40023c00 	.word	0x40023c00
 8002324:	40023800 	.word	0x40023800
 8002328:	08004ca8 	.word	0x08004ca8
 800232c:	20000004 	.word	0x20000004
 8002330:	20000008 	.word	0x20000008

08002334 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002334:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002338:	b090      	sub	sp, #64	@ 0x40
 800233a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002340:	2300      	movs	r3, #0
 8002342:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002344:	2300      	movs	r3, #0
 8002346:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002348:	2300      	movs	r3, #0
 800234a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800234c:	4b59      	ldr	r3, [pc, #356]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 030c 	and.w	r3, r3, #12
 8002354:	2b08      	cmp	r3, #8
 8002356:	d00d      	beq.n	8002374 <HAL_RCC_GetSysClockFreq+0x40>
 8002358:	2b08      	cmp	r3, #8
 800235a:	f200 80a1 	bhi.w	80024a0 <HAL_RCC_GetSysClockFreq+0x16c>
 800235e:	2b00      	cmp	r3, #0
 8002360:	d002      	beq.n	8002368 <HAL_RCC_GetSysClockFreq+0x34>
 8002362:	2b04      	cmp	r3, #4
 8002364:	d003      	beq.n	800236e <HAL_RCC_GetSysClockFreq+0x3a>
 8002366:	e09b      	b.n	80024a0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002368:	4b53      	ldr	r3, [pc, #332]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800236a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800236c:	e09b      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800236e:	4b53      	ldr	r3, [pc, #332]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x188>)
 8002370:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002372:	e098      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002374:	4b4f      	ldr	r3, [pc, #316]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800237c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800237e:	4b4d      	ldr	r3, [pc, #308]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002386:	2b00      	cmp	r3, #0
 8002388:	d028      	beq.n	80023dc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800238a:	4b4a      	ldr	r3, [pc, #296]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	099b      	lsrs	r3, r3, #6
 8002390:	2200      	movs	r2, #0
 8002392:	623b      	str	r3, [r7, #32]
 8002394:	627a      	str	r2, [r7, #36]	@ 0x24
 8002396:	6a3b      	ldr	r3, [r7, #32]
 8002398:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800239c:	2100      	movs	r1, #0
 800239e:	4b47      	ldr	r3, [pc, #284]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x188>)
 80023a0:	fb03 f201 	mul.w	r2, r3, r1
 80023a4:	2300      	movs	r3, #0
 80023a6:	fb00 f303 	mul.w	r3, r0, r3
 80023aa:	4413      	add	r3, r2
 80023ac:	4a43      	ldr	r2, [pc, #268]	@ (80024bc <HAL_RCC_GetSysClockFreq+0x188>)
 80023ae:	fba0 1202 	umull	r1, r2, r0, r2
 80023b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023b4:	460a      	mov	r2, r1
 80023b6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80023b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ba:	4413      	add	r3, r2
 80023bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023c0:	2200      	movs	r2, #0
 80023c2:	61bb      	str	r3, [r7, #24]
 80023c4:	61fa      	str	r2, [r7, #28]
 80023c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80023ce:	f7fd ff57 	bl	8000280 <__aeabi_uldivmod>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4613      	mov	r3, r2
 80023d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023da:	e053      	b.n	8002484 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023dc:	4b35      	ldr	r3, [pc, #212]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	099b      	lsrs	r3, r3, #6
 80023e2:	2200      	movs	r2, #0
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	617a      	str	r2, [r7, #20]
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80023ee:	f04f 0b00 	mov.w	fp, #0
 80023f2:	4652      	mov	r2, sl
 80023f4:	465b      	mov	r3, fp
 80023f6:	f04f 0000 	mov.w	r0, #0
 80023fa:	f04f 0100 	mov.w	r1, #0
 80023fe:	0159      	lsls	r1, r3, #5
 8002400:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002404:	0150      	lsls	r0, r2, #5
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	ebb2 080a 	subs.w	r8, r2, sl
 800240e:	eb63 090b 	sbc.w	r9, r3, fp
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	f04f 0300 	mov.w	r3, #0
 800241a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800241e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002422:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002426:	ebb2 0408 	subs.w	r4, r2, r8
 800242a:	eb63 0509 	sbc.w	r5, r3, r9
 800242e:	f04f 0200 	mov.w	r2, #0
 8002432:	f04f 0300 	mov.w	r3, #0
 8002436:	00eb      	lsls	r3, r5, #3
 8002438:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800243c:	00e2      	lsls	r2, r4, #3
 800243e:	4614      	mov	r4, r2
 8002440:	461d      	mov	r5, r3
 8002442:	eb14 030a 	adds.w	r3, r4, sl
 8002446:	603b      	str	r3, [r7, #0]
 8002448:	eb45 030b 	adc.w	r3, r5, fp
 800244c:	607b      	str	r3, [r7, #4]
 800244e:	f04f 0200 	mov.w	r2, #0
 8002452:	f04f 0300 	mov.w	r3, #0
 8002456:	e9d7 4500 	ldrd	r4, r5, [r7]
 800245a:	4629      	mov	r1, r5
 800245c:	028b      	lsls	r3, r1, #10
 800245e:	4621      	mov	r1, r4
 8002460:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002464:	4621      	mov	r1, r4
 8002466:	028a      	lsls	r2, r1, #10
 8002468:	4610      	mov	r0, r2
 800246a:	4619      	mov	r1, r3
 800246c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800246e:	2200      	movs	r2, #0
 8002470:	60bb      	str	r3, [r7, #8]
 8002472:	60fa      	str	r2, [r7, #12]
 8002474:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002478:	f7fd ff02 	bl	8000280 <__aeabi_uldivmod>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4613      	mov	r3, r2
 8002482:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002484:	4b0b      	ldr	r3, [pc, #44]	@ (80024b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	0c1b      	lsrs	r3, r3, #16
 800248a:	f003 0303 	and.w	r3, r3, #3
 800248e:	3301      	adds	r3, #1
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002494:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002498:	fbb2 f3f3 	udiv	r3, r2, r3
 800249c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800249e:	e002      	b.n	80024a6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80024a0:	4b05      	ldr	r3, [pc, #20]	@ (80024b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80024a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80024a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3740      	adds	r7, #64	@ 0x40
 80024ac:	46bd      	mov	sp, r7
 80024ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80024b2:	bf00      	nop
 80024b4:	40023800 	.word	0x40023800
 80024b8:	00f42400 	.word	0x00f42400
 80024bc:	017d7840 	.word	0x017d7840

080024c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024c4:	4b03      	ldr	r3, [pc, #12]	@ (80024d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80024c6:	681b      	ldr	r3, [r3, #0]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	20000004 	.word	0x20000004

080024d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80024dc:	f7ff fff0 	bl	80024c0 <HAL_RCC_GetHCLKFreq>
 80024e0:	4602      	mov	r2, r0
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	0a9b      	lsrs	r3, r3, #10
 80024e8:	f003 0307 	and.w	r3, r3, #7
 80024ec:	4903      	ldr	r1, [pc, #12]	@ (80024fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80024ee:	5ccb      	ldrb	r3, [r1, r3]
 80024f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40023800 	.word	0x40023800
 80024fc:	08004cb8 	.word	0x08004cb8

08002500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002504:	f7ff ffdc 	bl	80024c0 <HAL_RCC_GetHCLKFreq>
 8002508:	4602      	mov	r2, r0
 800250a:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_RCC_GetPCLK2Freq+0x20>)
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	0b5b      	lsrs	r3, r3, #13
 8002510:	f003 0307 	and.w	r3, r3, #7
 8002514:	4903      	ldr	r1, [pc, #12]	@ (8002524 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002516:	5ccb      	ldrb	r3, [r1, r3]
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
}
 800251c:	4618      	mov	r0, r3
 800251e:	bd80      	pop	{r7, pc}
 8002520:	40023800 	.word	0x40023800
 8002524:	08004cb8 	.word	0x08004cb8

08002528 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e07b      	b.n	8002632 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	2b00      	cmp	r3, #0
 8002540:	d108      	bne.n	8002554 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800254a:	d009      	beq.n	8002560 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2200      	movs	r2, #0
 8002550:	61da      	str	r2, [r3, #28]
 8002552:	e005      	b.n	8002560 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d106      	bne.n	8002580 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f7fe fa9c 	bl	8000ab8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002596:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80025a8:	431a      	orrs	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80025b2:	431a      	orrs	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	f003 0302 	and.w	r3, r3, #2
 80025bc:	431a      	orrs	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025d0:	431a      	orrs	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69db      	ldr	r3, [r3, #28]
 80025d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025da:	431a      	orrs	r2, r3
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025e4:	ea42 0103 	orr.w	r1, r2, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	0c1b      	lsrs	r3, r3, #16
 80025fe:	f003 0104 	and.w	r1, r3, #4
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002606:	f003 0210 	and.w	r2, r3, #16
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	430a      	orrs	r2, r1
 8002610:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	69da      	ldr	r2, [r3, #28]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002620:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2201      	movs	r2, #1
 800262c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800263a:	b580      	push	{r7, lr}
 800263c:	b088      	sub	sp, #32
 800263e:	af00      	add	r7, sp, #0
 8002640:	60f8      	str	r0, [r7, #12]
 8002642:	60b9      	str	r1, [r7, #8]
 8002644:	603b      	str	r3, [r7, #0]
 8002646:	4613      	mov	r3, r2
 8002648:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800264a:	f7fe fcc7 	bl	8000fdc <HAL_GetTick>
 800264e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002650:	88fb      	ldrh	r3, [r7, #6]
 8002652:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b01      	cmp	r3, #1
 800265e:	d001      	beq.n	8002664 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002660:	2302      	movs	r3, #2
 8002662:	e12a      	b.n	80028ba <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <HAL_SPI_Transmit+0x36>
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d101      	bne.n	8002674 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002670:	2301      	movs	r3, #1
 8002672:	e122      	b.n	80028ba <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800267a:	2b01      	cmp	r3, #1
 800267c:	d101      	bne.n	8002682 <HAL_SPI_Transmit+0x48>
 800267e:	2302      	movs	r3, #2
 8002680:	e11b      	b.n	80028ba <HAL_SPI_Transmit+0x280>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2203      	movs	r2, #3
 800268e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	88fa      	ldrh	r2, [r7, #6]
 80026a2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	88fa      	ldrh	r2, [r7, #6]
 80026a8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2200      	movs	r2, #0
 80026ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026d0:	d10f      	bne.n	80026f2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681a      	ldr	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026e0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026f0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026fc:	2b40      	cmp	r3, #64	@ 0x40
 80026fe:	d007      	beq.n	8002710 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800270e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002718:	d152      	bne.n	80027c0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d002      	beq.n	8002728 <HAL_SPI_Transmit+0xee>
 8002722:	8b7b      	ldrh	r3, [r7, #26]
 8002724:	2b01      	cmp	r3, #1
 8002726:	d145      	bne.n	80027b4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272c:	881a      	ldrh	r2, [r3, #0]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002738:	1c9a      	adds	r2, r3, #2
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002742:	b29b      	uxth	r3, r3
 8002744:	3b01      	subs	r3, #1
 8002746:	b29a      	uxth	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800274c:	e032      	b.n	80027b4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b02      	cmp	r3, #2
 800275a:	d112      	bne.n	8002782 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002760:	881a      	ldrh	r2, [r3, #0]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	1c9a      	adds	r2, r3, #2
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002776:	b29b      	uxth	r3, r3
 8002778:	3b01      	subs	r3, #1
 800277a:	b29a      	uxth	r2, r3
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002780:	e018      	b.n	80027b4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002782:	f7fe fc2b 	bl	8000fdc <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	683a      	ldr	r2, [r7, #0]
 800278e:	429a      	cmp	r2, r3
 8002790:	d803      	bhi.n	800279a <HAL_SPI_Transmit+0x160>
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002798:	d102      	bne.n	80027a0 <HAL_SPI_Transmit+0x166>
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e082      	b.n	80028ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027b8:	b29b      	uxth	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1c7      	bne.n	800274e <HAL_SPI_Transmit+0x114>
 80027be:	e053      	b.n	8002868 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d002      	beq.n	80027ce <HAL_SPI_Transmit+0x194>
 80027c8:	8b7b      	ldrh	r3, [r7, #26]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d147      	bne.n	800285e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	330c      	adds	r3, #12
 80027d8:	7812      	ldrb	r2, [r2, #0]
 80027da:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e0:	1c5a      	adds	r2, r3, #1
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	3b01      	subs	r3, #1
 80027ee:	b29a      	uxth	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80027f4:	e033      	b.n	800285e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b02      	cmp	r3, #2
 8002802:	d113      	bne.n	800282c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	330c      	adds	r3, #12
 800280e:	7812      	ldrb	r2, [r2, #0]
 8002810:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002820:	b29b      	uxth	r3, r3
 8002822:	3b01      	subs	r3, #1
 8002824:	b29a      	uxth	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	86da      	strh	r2, [r3, #54]	@ 0x36
 800282a:	e018      	b.n	800285e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800282c:	f7fe fbd6 	bl	8000fdc <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	429a      	cmp	r2, r3
 800283a:	d803      	bhi.n	8002844 <HAL_SPI_Transmit+0x20a>
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002842:	d102      	bne.n	800284a <HAL_SPI_Transmit+0x210>
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d109      	bne.n	800285e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	2201      	movs	r2, #1
 800284e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	e02d      	b.n	80028ba <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002862:	b29b      	uxth	r3, r3
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1c6      	bne.n	80027f6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002868:	69fa      	ldr	r2, [r7, #28]
 800286a:	6839      	ldr	r1, [r7, #0]
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 fdff 	bl	8003470 <SPI_EndRxTxTransaction>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d002      	beq.n	800287e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2220      	movs	r2, #32
 800287c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10a      	bne.n	800289c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002886:	2300      	movs	r3, #0
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e000      	b.n	80028ba <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80028b8:	2300      	movs	r3, #0
  }
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3720      	adds	r7, #32
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
	...

080028c4 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	60b9      	str	r1, [r7, #8]
 80028ce:	4613      	mov	r3, r2
 80028d0:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b01      	cmp	r3, #1
 80028dc:	d001      	beq.n	80028e2 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80028de:	2302      	movs	r3, #2
 80028e0:	e097      	b.n	8002a12 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d002      	beq.n	80028ee <HAL_SPI_Transmit_DMA+0x2a>
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d101      	bne.n	80028f2 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e08f      	b.n	8002a12 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d101      	bne.n	8002900 <HAL_SPI_Transmit_DMA+0x3c>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e088      	b.n	8002a12 <HAL_SPI_Transmit_DMA+0x14e>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2201      	movs	r2, #1
 8002904:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2203      	movs	r2, #3
 800290c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	88fa      	ldrh	r2, [r7, #6]
 8002920:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	88fa      	ldrh	r2, [r7, #6]
 8002926:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2200      	movs	r2, #0
 800292c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	2200      	movs	r2, #0
 8002932:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2200      	movs	r2, #0
 8002938:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2200      	movs	r2, #0
 8002944:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800294e:	d10f      	bne.n	8002970 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800295e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800296e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002974:	4a29      	ldr	r2, [pc, #164]	@ (8002a1c <HAL_SPI_Transmit_DMA+0x158>)
 8002976:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800297c:	4a28      	ldr	r2, [pc, #160]	@ (8002a20 <HAL_SPI_Transmit_DMA+0x15c>)
 800297e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002984:	4a27      	ldr	r2, [pc, #156]	@ (8002a24 <HAL_SPI_Transmit_DMA+0x160>)
 8002986:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800298c:	2200      	movs	r2, #0
 800298e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002998:	4619      	mov	r1, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	330c      	adds	r3, #12
 80029a0:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029a6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80029a8:	f7fe fce4 	bl	8001374 <HAL_DMA_Start_IT>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00b      	beq.n	80029ca <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b6:	f043 0210 	orr.w	r2, r3, #16
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e023      	b.n	8002a12 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029d4:	2b40      	cmp	r3, #64	@ 0x40
 80029d6:	d007      	beq.n	80029e8 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029e6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f042 0220 	orr.w	r2, r2, #32
 80029fe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	685a      	ldr	r2, [r3, #4]
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0202 	orr.w	r2, r2, #2
 8002a0e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002a10:	2300      	movs	r3, #0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3710      	adds	r7, #16
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	080031d9 	.word	0x080031d9
 8002a20:	08002ff9 	.word	0x08002ff9
 8002a24:	0800322d 	.word	0x0800322d

08002a28 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b084      	sub	sp, #16
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	60b9      	str	r1, [r7, #8]
 8002a32:	4613      	mov	r3, r2
 8002a34:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d001      	beq.n	8002a46 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8002a42:	2302      	movs	r3, #2
 8002a44:	e0a9      	b.n	8002b9a <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d002      	beq.n	8002a52 <HAL_SPI_Receive_DMA+0x2a>
 8002a4c:	88fb      	ldrh	r3, [r7, #6]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d101      	bne.n	8002a56 <HAL_SPI_Receive_DMA+0x2e>
  {
    return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e0a1      	b.n	8002b9a <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d110      	bne.n	8002a80 <HAL_SPI_Receive_DMA+0x58>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a66:	d10b      	bne.n	8002a80 <HAL_SPI_Receive_DMA+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2204      	movs	r2, #4
 8002a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 f89a 	bl	8002bb0 <HAL_SPI_TransmitReceive_DMA>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	e08c      	b.n	8002b9a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_SPI_Receive_DMA+0x66>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e085      	b.n	8002b9a <HAL_SPI_Receive_DMA+0x172>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2204      	movs	r2, #4
 8002a9a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	88fa      	ldrh	r2, [r7, #6]
 8002aae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	88fa      	ldrh	r2, [r7, #6]
 8002ab4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ad6:	d10f      	bne.n	8002af8 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ae6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002af6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002afc:	4a29      	ldr	r2, [pc, #164]	@ (8002ba4 <HAL_SPI_Receive_DMA+0x17c>)
 8002afe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b04:	4a28      	ldr	r2, [pc, #160]	@ (8002ba8 <HAL_SPI_Receive_DMA+0x180>)
 8002b06:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b0c:	4a27      	ldr	r2, [pc, #156]	@ (8002bac <HAL_SPI_Receive_DMA+0x184>)
 8002b0e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b14:	2200      	movs	r2, #0
 8002b16:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	330c      	adds	r3, #12
 8002b22:	4619      	mov	r1, r3
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b28:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b2e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002b30:	f7fe fc20 	bl	8001374 <HAL_DMA_Start_IT>
 8002b34:	4603      	mov	r3, r0
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00b      	beq.n	8002b52 <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3e:	f043 0210 	orr.w	r2, r3, #16
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e023      	b.n	8002b9a <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b5c:	2b40      	cmp	r3, #64	@ 0x40
 8002b5e:	d007      	beq.n	8002b70 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b6e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f042 0220 	orr.w	r2, r2, #32
 8002b86:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	685a      	ldr	r2, [r3, #4]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f042 0201 	orr.w	r2, r2, #1
 8002b96:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	080031f5 	.word	0x080031f5
 8002ba8:	080030a1 	.word	0x080030a1
 8002bac:	0800322d 	.word	0x0800322d

08002bb0 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b086      	sub	sp, #24
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
 8002bbc:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bc4:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002bcc:	7dfb      	ldrb	r3, [r7, #23]
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d00c      	beq.n	8002bec <HAL_SPI_TransmitReceive_DMA+0x3c>
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bd8:	d106      	bne.n	8002be8 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d102      	bne.n	8002be8 <HAL_SPI_TransmitReceive_DMA+0x38>
 8002be2:	7dfb      	ldrb	r3, [r7, #23]
 8002be4:	2b04      	cmp	r3, #4
 8002be6:	d001      	beq.n	8002bec <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002be8:	2302      	movs	r3, #2
 8002bea:	e0cf      	b.n	8002d8c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d005      	beq.n	8002bfe <HAL_SPI_TransmitReceive_DMA+0x4e>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d002      	beq.n	8002bfe <HAL_SPI_TransmitReceive_DMA+0x4e>
 8002bf8:	887b      	ldrh	r3, [r7, #2]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e0c4      	b.n	8002d8c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d101      	bne.n	8002c10 <HAL_SPI_TransmitReceive_DMA+0x60>
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	e0bd      	b.n	8002d8c <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2201      	movs	r2, #1
 8002c14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b04      	cmp	r3, #4
 8002c22:	d003      	beq.n	8002c2c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2205      	movs	r2, #5
 8002c28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	887a      	ldrh	r2, [r7, #2]
 8002c3c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	887a      	ldrh	r2, [r7, #2]
 8002c42:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	887a      	ldrh	r2, [r7, #2]
 8002c4e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	887a      	ldrh	r2, [r7, #2]
 8002c54:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b04      	cmp	r3, #4
 8002c6c:	d108      	bne.n	8002c80 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c72:	4a48      	ldr	r2, [pc, #288]	@ (8002d94 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8002c74:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c7a:	4a47      	ldr	r2, [pc, #284]	@ (8002d98 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8002c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c7e:	e007      	b.n	8002c90 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c84:	4a45      	ldr	r2, [pc, #276]	@ (8002d9c <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8002c86:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8c:	4a44      	ldr	r2, [pc, #272]	@ (8002da0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8002c8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c94:	4a43      	ldr	r2, [pc, #268]	@ (8002da4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8002c96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	330c      	adds	r3, #12
 8002caa:	4619      	mov	r1, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cb6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002cb8:	f7fe fb5c 	bl	8001374 <HAL_DMA_Start_IT>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00b      	beq.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc6:	f043 0210 	orr.w	r2, r3, #16
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e058      	b.n	8002d8c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	685a      	ldr	r2, [r3, #4]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f042 0201 	orr.w	r2, r2, #1
 8002ce8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cee:	2200      	movs	r2, #0
 8002cf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cfe:	2200      	movs	r2, #0
 8002d00:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d06:	2200      	movs	r2, #0
 8002d08:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	4619      	mov	r1, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	330c      	adds	r3, #12
 8002d1a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d20:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002d22:	f7fe fb27 	bl	8001374 <HAL_DMA_Start_IT>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00b      	beq.n	8002d44 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d30:	f043 0210 	orr.w	r2, r3, #16
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e023      	b.n	8002d8c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d4e:	2b40      	cmp	r3, #64	@ 0x40
 8002d50:	d007      	beq.n	8002d62 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002d60:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 0220 	orr.w	r2, r2, #32
 8002d78:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f042 0202 	orr.w	r2, r2, #2
 8002d88:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3718      	adds	r7, #24
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	080031f5 	.word	0x080031f5
 8002d98:	080030a1 	.word	0x080030a1
 8002d9c:	08003211 	.word	0x08003211
 8002da0:	08003149 	.word	0x08003149
 8002da4:	0800322d 	.word	0x0800322d

08002da8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	099b      	lsrs	r3, r3, #6
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d10f      	bne.n	8002dec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00a      	beq.n	8002dec <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	099b      	lsrs	r3, r3, #6
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d004      	beq.n	8002dec <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	4798      	blx	r3
    return;
 8002dea:	e0d7      	b.n	8002f9c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	085b      	lsrs	r3, r3, #1
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00a      	beq.n	8002e0e <HAL_SPI_IRQHandler+0x66>
 8002df8:	69fb      	ldr	r3, [r7, #28]
 8002dfa:	09db      	lsrs	r3, r3, #7
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d004      	beq.n	8002e0e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	4798      	blx	r3
    return;
 8002e0c:	e0c6      	b.n	8002f9c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d10c      	bne.n	8002e34 <HAL_SPI_IRQHandler+0x8c>
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	099b      	lsrs	r3, r3, #6
 8002e1e:	f003 0301 	and.w	r3, r3, #1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d106      	bne.n	8002e34 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002e26:	69bb      	ldr	r3, [r7, #24]
 8002e28:	0a1b      	lsrs	r3, r3, #8
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 80b4 	beq.w	8002f9c <HAL_SPI_IRQHandler+0x1f4>
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	095b      	lsrs	r3, r3, #5
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f000 80ad 	beq.w	8002f9c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	099b      	lsrs	r3, r3, #6
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d023      	beq.n	8002e96 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d011      	beq.n	8002e7e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5e:	f043 0204 	orr.w	r2, r3, #4
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e66:	2300      	movs	r3, #0
 8002e68:	617b      	str	r3, [r7, #20]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	617b      	str	r3, [r7, #20]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	617b      	str	r3, [r7, #20]
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	e00b      	b.n	8002e96 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002e7e:	2300      	movs	r3, #0
 8002e80:	613b      	str	r3, [r7, #16]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	613b      	str	r3, [r7, #16]
 8002e92:	693b      	ldr	r3, [r7, #16]
        return;
 8002e94:	e082      	b.n	8002f9c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	095b      	lsrs	r3, r3, #5
 8002e9a:	f003 0301 	and.w	r3, r3, #1
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d014      	beq.n	8002ecc <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ea6:	f043 0201 	orr.w	r2, r3, #1
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	0a1b      	lsrs	r3, r3, #8
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00c      	beq.n	8002ef2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002edc:	f043 0208 	orr.w	r2, r3, #8
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d04f      	beq.n	8002f9a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f08:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	f003 0302 	and.w	r3, r3, #2
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d104      	bne.n	8002f26 <HAL_SPI_IRQHandler+0x17e>
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d034      	beq.n	8002f90 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	685a      	ldr	r2, [r3, #4]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f022 0203 	bic.w	r2, r2, #3
 8002f34:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d011      	beq.n	8002f62 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f42:	4a18      	ldr	r2, [pc, #96]	@ (8002fa4 <HAL_SPI_IRQHandler+0x1fc>)
 8002f44:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fe fa6a 	bl	8001424 <HAL_DMA_Abort_IT>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d016      	beq.n	8002f98 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6e:	4a0d      	ldr	r2, [pc, #52]	@ (8002fa4 <HAL_SPI_IRQHandler+0x1fc>)
 8002f70:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe fa54 	bl	8001424 <HAL_DMA_Abort_IT>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00a      	beq.n	8002f98 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f86:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8002f8e:	e003      	b.n	8002f98 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f000 f827 	bl	8002fe4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8002f96:	e000      	b.n	8002f9a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8002f98:	bf00      	nop
    return;
 8002f9a:	bf00      	nop
  }
}
 8002f9c:	3720      	adds	r7, #32
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	0800326d 	.word	0x0800326d

08002fa8 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr

08002ff8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b086      	sub	sp, #24
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003004:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003006:	f7fd ffe9 	bl	8000fdc <HAL_GetTick>
 800300a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800301a:	d03b      	beq.n	8003094 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f022 0220 	bic.w	r2, r2, #32
 800302a:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f022 0202 	bic.w	r2, r2, #2
 800303a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	2164      	movs	r1, #100	@ 0x64
 8003040:	6978      	ldr	r0, [r7, #20]
 8003042:	f000 fa15 	bl	8003470 <SPI_EndRxTxTransaction>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d005      	beq.n	8003058 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003050:	f043 0220 	orr.w	r2, r3, #32
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d10a      	bne.n	8003076 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003060:	2300      	movs	r3, #0
 8003062:	60fb      	str	r3, [r7, #12]
 8003064:	697b      	ldr	r3, [r7, #20]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	60fb      	str	r3, [r7, #12]
 800306c:	697b      	ldr	r3, [r7, #20]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	60fb      	str	r3, [r7, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	2200      	movs	r2, #0
 800307a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003084:	697b      	ldr	r3, [r7, #20]
 8003086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003088:	2b00      	cmp	r3, #0
 800308a:	d003      	beq.n	8003094 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800308c:	6978      	ldr	r0, [r7, #20]
 800308e:	f7ff ffa9 	bl	8002fe4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003092:	e002      	b.n	800309a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003094:	6978      	ldr	r0, [r7, #20]
 8003096:	f7fd facf 	bl	8000638 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b084      	sub	sp, #16
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ac:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80030ae:	f7fd ff95 	bl	8000fdc <HAL_GetTick>
 80030b2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030c2:	d03b      	beq.n	800313c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	685a      	ldr	r2, [r3, #4]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f022 0220 	bic.w	r2, r2, #32
 80030d2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10d      	bne.n	80030f8 <SPI_DMAReceiveCplt+0x58>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80030e4:	d108      	bne.n	80030f8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685a      	ldr	r2, [r3, #4]
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 0203 	bic.w	r2, r2, #3
 80030f4:	605a      	str	r2, [r3, #4]
 80030f6:	e007      	b.n	8003108 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0201 	bic.w	r2, r2, #1
 8003106:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003108:	68ba      	ldr	r2, [r7, #8]
 800310a:	2164      	movs	r1, #100	@ 0x64
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 f949 	bl	80033a4 <SPI_EndRxTransaction>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d002      	beq.n	800311e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2220      	movs	r2, #32
 800311c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7ff ff55 	bl	8002fe4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800313a:	e002      	b.n	8003142 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f7fd fa47 	bl	80005d0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003142:	3710      	adds	r7, #16
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003154:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003156:	f7fd ff41 	bl	8000fdc <HAL_GetTick>
 800315a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003166:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800316a:	d02f      	beq.n	80031cc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0220 	bic.w	r2, r2, #32
 800317a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800317c:	68ba      	ldr	r2, [r7, #8]
 800317e:	2164      	movs	r1, #100	@ 0x64
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f000 f975 	bl	8003470 <SPI_EndRxTxTransaction>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003190:	f043 0220 	orr.w	r2, r3, #32
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	685a      	ldr	r2, [r3, #4]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f022 0203 	bic.w	r2, r2, #3
 80031a6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f7ff ff0d 	bl	8002fe4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80031ca:	e002      	b.n	80031d2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80031cc:	68f8      	ldr	r0, [r7, #12]
 80031ce:	f7ff feeb 	bl	8002fa8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b084      	sub	sp, #16
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e4:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7fd fa02 	bl	80005f0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003200:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003202:	68f8      	ldr	r0, [r7, #12]
 8003204:	f7ff feda 	bl	8002fbc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003208:	bf00      	nop
 800320a:	3710      	adds	r7, #16
 800320c:	46bd      	mov	sp, r7
 800320e:	bd80      	pop	{r7, pc}

08003210 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800321c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800321e:	68f8      	ldr	r0, [r7, #12]
 8003220:	f7ff fed6 	bl	8002fd0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003224:	bf00      	nop
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003238:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f022 0203 	bic.w	r2, r2, #3
 8003248:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800324e:	f043 0210 	orr.w	r2, r3, #16
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800325e:	68f8      	ldr	r0, [r7, #12]
 8003260:	f7ff fec0 	bl	8002fe4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003264:	bf00      	nop
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003278:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f7ff feac 	bl	8002fe4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800328c:	bf00      	nop
 800328e:	3710      	adds	r7, #16
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b088      	sub	sp, #32
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	603b      	str	r3, [r7, #0]
 80032a0:	4613      	mov	r3, r2
 80032a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80032a4:	f7fd fe9a 	bl	8000fdc <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ac:	1a9b      	subs	r3, r3, r2
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	4413      	add	r3, r2
 80032b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80032b4:	f7fd fe92 	bl	8000fdc <HAL_GetTick>
 80032b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80032ba:	4b39      	ldr	r3, [pc, #228]	@ (80033a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	015b      	lsls	r3, r3, #5
 80032c0:	0d1b      	lsrs	r3, r3, #20
 80032c2:	69fa      	ldr	r2, [r7, #28]
 80032c4:	fb02 f303 	mul.w	r3, r2, r3
 80032c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80032ca:	e055      	b.n	8003378 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032d2:	d051      	beq.n	8003378 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80032d4:	f7fd fe82 	bl	8000fdc <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	69bb      	ldr	r3, [r7, #24]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	69fa      	ldr	r2, [r7, #28]
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d902      	bls.n	80032ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d13d      	bne.n	8003366 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80032f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003302:	d111      	bne.n	8003328 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800330c:	d004      	beq.n	8003318 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003316:	d107      	bne.n	8003328 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003326:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003330:	d10f      	bne.n	8003352 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003340:	601a      	str	r2, [r3, #0]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003350:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003362:	2303      	movs	r3, #3
 8003364:	e018      	b.n	8003398 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d102      	bne.n	8003372 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800336c:	2300      	movs	r3, #0
 800336e:	61fb      	str	r3, [r7, #28]
 8003370:	e002      	b.n	8003378 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	3b01      	subs	r3, #1
 8003376:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689a      	ldr	r2, [r3, #8]
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	4013      	ands	r3, r2
 8003382:	68ba      	ldr	r2, [r7, #8]
 8003384:	429a      	cmp	r2, r3
 8003386:	bf0c      	ite	eq
 8003388:	2301      	moveq	r3, #1
 800338a:	2300      	movne	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	461a      	mov	r2, r3
 8003390:	79fb      	ldrb	r3, [r7, #7]
 8003392:	429a      	cmp	r2, r3
 8003394:	d19a      	bne.n	80032cc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003396:	2300      	movs	r3, #0
}
 8003398:	4618      	mov	r0, r3
 800339a:	3720      	adds	r7, #32
 800339c:	46bd      	mov	sp, r7
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	20000004 	.word	0x20000004

080033a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b086      	sub	sp, #24
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033b8:	d111      	bne.n	80033de <SPI_EndRxTransaction+0x3a>
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80033c2:	d004      	beq.n	80033ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033cc:	d107      	bne.n	80033de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80033dc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033e6:	d12a      	bne.n	800343e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033f0:	d012      	beq.n	8003418 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	2200      	movs	r2, #0
 80033fa:	2180      	movs	r1, #128	@ 0x80
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f7ff ff49 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d02d      	beq.n	8003464 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800340c:	f043 0220 	orr.w	r2, r3, #32
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e026      	b.n	8003466 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	9300      	str	r3, [sp, #0]
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	2200      	movs	r2, #0
 8003420:	2101      	movs	r1, #1
 8003422:	68f8      	ldr	r0, [r7, #12]
 8003424:	f7ff ff36 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 8003428:	4603      	mov	r3, r0
 800342a:	2b00      	cmp	r3, #0
 800342c:	d01a      	beq.n	8003464 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003432:	f043 0220 	orr.w	r2, r3, #32
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e013      	b.n	8003466 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	2200      	movs	r2, #0
 8003446:	2101      	movs	r1, #1
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f7ff ff23 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d007      	beq.n	8003464 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003458:	f043 0220 	orr.w	r2, r3, #32
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e000      	b.n	8003466 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
	...

08003470 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b088      	sub	sp, #32
 8003474:	af02      	add	r7, sp, #8
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2201      	movs	r2, #1
 8003484:	2102      	movs	r1, #2
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f7ff ff04 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003496:	f043 0220 	orr.w	r2, r3, #32
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e032      	b.n	8003508 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80034a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003510 <SPI_EndRxTxTransaction+0xa0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a1b      	ldr	r2, [pc, #108]	@ (8003514 <SPI_EndRxTxTransaction+0xa4>)
 80034a8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ac:	0d5b      	lsrs	r3, r3, #21
 80034ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80034b2:	fb02 f303 	mul.w	r3, r2, r3
 80034b6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80034c0:	d112      	bne.n	80034e8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	9300      	str	r3, [sp, #0]
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2200      	movs	r2, #0
 80034ca:	2180      	movs	r1, #128	@ 0x80
 80034cc:	68f8      	ldr	r0, [r7, #12]
 80034ce:	f7ff fee1 	bl	8003294 <SPI_WaitFlagStateUntilTimeout>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d016      	beq.n	8003506 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034dc:	f043 0220 	orr.w	r2, r3, #32
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e00f      	b.n	8003508 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00a      	beq.n	8003504 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	3b01      	subs	r3, #1
 80034f2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034fe:	2b80      	cmp	r3, #128	@ 0x80
 8003500:	d0f2      	beq.n	80034e8 <SPI_EndRxTxTransaction+0x78>
 8003502:	e000      	b.n	8003506 <SPI_EndRxTxTransaction+0x96>
        break;
 8003504:	bf00      	nop
  }

  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3718      	adds	r7, #24
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	20000004 	.word	0x20000004
 8003514:	165e9f81 	.word	0x165e9f81

08003518 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d101      	bne.n	800352a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e042      	b.n	80035b0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d106      	bne.n	8003544 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f7fd fb70 	bl	8000c24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2224      	movs	r2, #36	@ 0x24
 8003548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68da      	ldr	r2, [r3, #12]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800355a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	f000 f973 	bl	8003848 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	691a      	ldr	r2, [r3, #16]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003570:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003580:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003590:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2200      	movs	r2, #0
 8003596:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2220      	movs	r2, #32
 800359c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2220      	movs	r2, #32
 80035a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3708      	adds	r7, #8
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b08a      	sub	sp, #40	@ 0x28
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	4613      	mov	r3, r2
 80035c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	2b20      	cmp	r3, #32
 80035d6:	d175      	bne.n	80036c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d002      	beq.n	80035e4 <HAL_UART_Transmit+0x2c>
 80035de:	88fb      	ldrh	r3, [r7, #6]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e06e      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2221      	movs	r2, #33	@ 0x21
 80035f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035f6:	f7fd fcf1 	bl	8000fdc <HAL_GetTick>
 80035fa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	88fa      	ldrh	r2, [r7, #6]
 8003600:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	88fa      	ldrh	r2, [r7, #6]
 8003606:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003610:	d108      	bne.n	8003624 <HAL_UART_Transmit+0x6c>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d104      	bne.n	8003624 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800361a:	2300      	movs	r3, #0
 800361c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800361e:	68bb      	ldr	r3, [r7, #8]
 8003620:	61bb      	str	r3, [r7, #24]
 8003622:	e003      	b.n	800362c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003628:	2300      	movs	r3, #0
 800362a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800362c:	e02e      	b.n	800368c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	9300      	str	r3, [sp, #0]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	2200      	movs	r2, #0
 8003636:	2180      	movs	r1, #128	@ 0x80
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 f848 	bl	80036ce <UART_WaitOnFlagUntilTimeout>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2220      	movs	r2, #32
 8003648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e03a      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003650:	69fb      	ldr	r3, [r7, #28]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10b      	bne.n	800366e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003664:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	3302      	adds	r3, #2
 800366a:	61bb      	str	r3, [r7, #24]
 800366c:	e007      	b.n	800367e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	781a      	ldrb	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	3301      	adds	r3, #1
 800367c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003682:	b29b      	uxth	r3, r3
 8003684:	3b01      	subs	r3, #1
 8003686:	b29a      	uxth	r2, r3
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003690:	b29b      	uxth	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1cb      	bne.n	800362e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	2200      	movs	r2, #0
 800369e:	2140      	movs	r1, #64	@ 0x40
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f814 	bl	80036ce <UART_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d005      	beq.n	80036b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e006      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2220      	movs	r2, #32
 80036bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036c0:	2300      	movs	r3, #0
 80036c2:	e000      	b.n	80036c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036c4:	2302      	movs	r3, #2
  }
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3720      	adds	r7, #32
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}

080036ce <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80036ce:	b580      	push	{r7, lr}
 80036d0:	b086      	sub	sp, #24
 80036d2:	af00      	add	r7, sp, #0
 80036d4:	60f8      	str	r0, [r7, #12]
 80036d6:	60b9      	str	r1, [r7, #8]
 80036d8:	603b      	str	r3, [r7, #0]
 80036da:	4613      	mov	r3, r2
 80036dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036de:	e03b      	b.n	8003758 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036e6:	d037      	beq.n	8003758 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e8:	f7fd fc78 	bl	8000fdc <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	6a3a      	ldr	r2, [r7, #32]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d302      	bcc.n	80036fe <UART_WaitOnFlagUntilTimeout+0x30>
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e03a      	b.n	8003778 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f003 0304 	and.w	r3, r3, #4
 800370c:	2b00      	cmp	r3, #0
 800370e:	d023      	beq.n	8003758 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b80      	cmp	r3, #128	@ 0x80
 8003714:	d020      	beq.n	8003758 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	2b40      	cmp	r3, #64	@ 0x40
 800371a:	d01d      	beq.n	8003758 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b08      	cmp	r3, #8
 8003728:	d116      	bne.n	8003758 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800372a:	2300      	movs	r3, #0
 800372c:	617b      	str	r3, [r7, #20]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	617b      	str	r3, [r7, #20]
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	617b      	str	r3, [r7, #20]
 800373e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f81d 	bl	8003780 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2208      	movs	r2, #8
 800374a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e00f      	b.n	8003778 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	4013      	ands	r3, r2
 8003762:	68ba      	ldr	r2, [r7, #8]
 8003764:	429a      	cmp	r2, r3
 8003766:	bf0c      	ite	eq
 8003768:	2301      	moveq	r3, #1
 800376a:	2300      	movne	r3, #0
 800376c:	b2db      	uxtb	r3, r3
 800376e:	461a      	mov	r2, r3
 8003770:	79fb      	ldrb	r3, [r7, #7]
 8003772:	429a      	cmp	r2, r3
 8003774:	d0b4      	beq.n	80036e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003780:	b480      	push	{r7}
 8003782:	b095      	sub	sp, #84	@ 0x54
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	330c      	adds	r3, #12
 800378e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003790:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003792:	e853 3f00 	ldrex	r3, [r3]
 8003796:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800379a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800379e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	330c      	adds	r3, #12
 80037a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037a8:	643a      	str	r2, [r7, #64]	@ 0x40
 80037aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80037b0:	e841 2300 	strex	r3, r2, [r1]
 80037b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80037b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d1e5      	bne.n	8003788 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	3314      	adds	r3, #20
 80037c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	6a3b      	ldr	r3, [r7, #32]
 80037c6:	e853 3f00 	ldrex	r3, [r3]
 80037ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	f023 0301 	bic.w	r3, r3, #1
 80037d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	3314      	adds	r3, #20
 80037da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80037dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037e4:	e841 2300 	strex	r3, r2, [r1]
 80037e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80037ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d1e5      	bne.n	80037bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d119      	bne.n	800382c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	330c      	adds	r3, #12
 80037fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	e853 3f00 	ldrex	r3, [r3]
 8003806:	60bb      	str	r3, [r7, #8]
   return(result);
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f023 0310 	bic.w	r3, r3, #16
 800380e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	330c      	adds	r3, #12
 8003816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003818:	61ba      	str	r2, [r7, #24]
 800381a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381c:	6979      	ldr	r1, [r7, #20]
 800381e:	69ba      	ldr	r2, [r7, #24]
 8003820:	e841 2300 	strex	r3, r2, [r1]
 8003824:	613b      	str	r3, [r7, #16]
   return(result);
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d1e5      	bne.n	80037f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2220      	movs	r2, #32
 8003830:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2200      	movs	r2, #0
 8003838:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800383a:	bf00      	nop
 800383c:	3754      	adds	r7, #84	@ 0x54
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800384c:	b0c0      	sub	sp, #256	@ 0x100
 800384e:	af00      	add	r7, sp, #0
 8003850:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	691b      	ldr	r3, [r3, #16]
 800385c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003864:	68d9      	ldr	r1, [r3, #12]
 8003866:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	ea40 0301 	orr.w	r3, r0, r1
 8003870:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003872:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003876:	689a      	ldr	r2, [r3, #8]
 8003878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	431a      	orrs	r2, r3
 8003880:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	431a      	orrs	r2, r3
 8003888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800388c:	69db      	ldr	r3, [r3, #28]
 800388e:	4313      	orrs	r3, r2
 8003890:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80038a0:	f021 010c 	bic.w	r1, r1, #12
 80038a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80038ae:	430b      	orrs	r3, r1
 80038b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80038b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80038be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c2:	6999      	ldr	r1, [r3, #24]
 80038c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	ea40 0301 	orr.w	r3, r0, r1
 80038ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80038d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	4b8f      	ldr	r3, [pc, #572]	@ (8003b14 <UART_SetConfig+0x2cc>)
 80038d8:	429a      	cmp	r2, r3
 80038da:	d005      	beq.n	80038e8 <UART_SetConfig+0xa0>
 80038dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	4b8d      	ldr	r3, [pc, #564]	@ (8003b18 <UART_SetConfig+0x2d0>)
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d104      	bne.n	80038f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80038e8:	f7fe fe0a 	bl	8002500 <HAL_RCC_GetPCLK2Freq>
 80038ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80038f0:	e003      	b.n	80038fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80038f2:	f7fe fdf1 	bl	80024d8 <HAL_RCC_GetPCLK1Freq>
 80038f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003904:	f040 810c 	bne.w	8003b20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003908:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800390c:	2200      	movs	r2, #0
 800390e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003912:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003916:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800391a:	4622      	mov	r2, r4
 800391c:	462b      	mov	r3, r5
 800391e:	1891      	adds	r1, r2, r2
 8003920:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003922:	415b      	adcs	r3, r3
 8003924:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003926:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800392a:	4621      	mov	r1, r4
 800392c:	eb12 0801 	adds.w	r8, r2, r1
 8003930:	4629      	mov	r1, r5
 8003932:	eb43 0901 	adc.w	r9, r3, r1
 8003936:	f04f 0200 	mov.w	r2, #0
 800393a:	f04f 0300 	mov.w	r3, #0
 800393e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003942:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003946:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800394a:	4690      	mov	r8, r2
 800394c:	4699      	mov	r9, r3
 800394e:	4623      	mov	r3, r4
 8003950:	eb18 0303 	adds.w	r3, r8, r3
 8003954:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003958:	462b      	mov	r3, r5
 800395a:	eb49 0303 	adc.w	r3, r9, r3
 800395e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800396e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003972:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003976:	460b      	mov	r3, r1
 8003978:	18db      	adds	r3, r3, r3
 800397a:	653b      	str	r3, [r7, #80]	@ 0x50
 800397c:	4613      	mov	r3, r2
 800397e:	eb42 0303 	adc.w	r3, r2, r3
 8003982:	657b      	str	r3, [r7, #84]	@ 0x54
 8003984:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003988:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800398c:	f7fc fc78 	bl	8000280 <__aeabi_uldivmod>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	4b61      	ldr	r3, [pc, #388]	@ (8003b1c <UART_SetConfig+0x2d4>)
 8003996:	fba3 2302 	umull	r2, r3, r3, r2
 800399a:	095b      	lsrs	r3, r3, #5
 800399c:	011c      	lsls	r4, r3, #4
 800399e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039a2:	2200      	movs	r2, #0
 80039a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80039ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80039b0:	4642      	mov	r2, r8
 80039b2:	464b      	mov	r3, r9
 80039b4:	1891      	adds	r1, r2, r2
 80039b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80039b8:	415b      	adcs	r3, r3
 80039ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80039c0:	4641      	mov	r1, r8
 80039c2:	eb12 0a01 	adds.w	sl, r2, r1
 80039c6:	4649      	mov	r1, r9
 80039c8:	eb43 0b01 	adc.w	fp, r3, r1
 80039cc:	f04f 0200 	mov.w	r2, #0
 80039d0:	f04f 0300 	mov.w	r3, #0
 80039d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039e0:	4692      	mov	sl, r2
 80039e2:	469b      	mov	fp, r3
 80039e4:	4643      	mov	r3, r8
 80039e6:	eb1a 0303 	adds.w	r3, sl, r3
 80039ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80039ee:	464b      	mov	r3, r9
 80039f0:	eb4b 0303 	adc.w	r3, fp, r3
 80039f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80039f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003a0c:	460b      	mov	r3, r1
 8003a0e:	18db      	adds	r3, r3, r3
 8003a10:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a12:	4613      	mov	r3, r2
 8003a14:	eb42 0303 	adc.w	r3, r2, r3
 8003a18:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a22:	f7fc fc2d 	bl	8000280 <__aeabi_uldivmod>
 8003a26:	4602      	mov	r2, r0
 8003a28:	460b      	mov	r3, r1
 8003a2a:	4611      	mov	r1, r2
 8003a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b1c <UART_SetConfig+0x2d4>)
 8003a2e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a32:	095b      	lsrs	r3, r3, #5
 8003a34:	2264      	movs	r2, #100	@ 0x64
 8003a36:	fb02 f303 	mul.w	r3, r2, r3
 8003a3a:	1acb      	subs	r3, r1, r3
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a42:	4b36      	ldr	r3, [pc, #216]	@ (8003b1c <UART_SetConfig+0x2d4>)
 8003a44:	fba3 2302 	umull	r2, r3, r3, r2
 8003a48:	095b      	lsrs	r3, r3, #5
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003a50:	441c      	add	r4, r3
 8003a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a56:	2200      	movs	r2, #0
 8003a58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003a60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003a64:	4642      	mov	r2, r8
 8003a66:	464b      	mov	r3, r9
 8003a68:	1891      	adds	r1, r2, r2
 8003a6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003a6c:	415b      	adcs	r3, r3
 8003a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003a74:	4641      	mov	r1, r8
 8003a76:	1851      	adds	r1, r2, r1
 8003a78:	6339      	str	r1, [r7, #48]	@ 0x30
 8003a7a:	4649      	mov	r1, r9
 8003a7c:	414b      	adcs	r3, r1
 8003a7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003a8c:	4659      	mov	r1, fp
 8003a8e:	00cb      	lsls	r3, r1, #3
 8003a90:	4651      	mov	r1, sl
 8003a92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a96:	4651      	mov	r1, sl
 8003a98:	00ca      	lsls	r2, r1, #3
 8003a9a:	4610      	mov	r0, r2
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	4642      	mov	r2, r8
 8003aa2:	189b      	adds	r3, r3, r2
 8003aa4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003aa8:	464b      	mov	r3, r9
 8003aaa:	460a      	mov	r2, r1
 8003aac:	eb42 0303 	adc.w	r3, r2, r3
 8003ab0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ac0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003ac4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ac8:	460b      	mov	r3, r1
 8003aca:	18db      	adds	r3, r3, r3
 8003acc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ace:	4613      	mov	r3, r2
 8003ad0:	eb42 0303 	adc.w	r3, r2, r3
 8003ad4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ad6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ada:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003ade:	f7fc fbcf 	bl	8000280 <__aeabi_uldivmod>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8003b1c <UART_SetConfig+0x2d4>)
 8003ae8:	fba3 1302 	umull	r1, r3, r3, r2
 8003aec:	095b      	lsrs	r3, r3, #5
 8003aee:	2164      	movs	r1, #100	@ 0x64
 8003af0:	fb01 f303 	mul.w	r3, r1, r3
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	3332      	adds	r3, #50	@ 0x32
 8003afa:	4a08      	ldr	r2, [pc, #32]	@ (8003b1c <UART_SetConfig+0x2d4>)
 8003afc:	fba2 2303 	umull	r2, r3, r2, r3
 8003b00:	095b      	lsrs	r3, r3, #5
 8003b02:	f003 0207 	and.w	r2, r3, #7
 8003b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4422      	add	r2, r4
 8003b0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b10:	e106      	b.n	8003d20 <UART_SetConfig+0x4d8>
 8003b12:	bf00      	nop
 8003b14:	40011000 	.word	0x40011000
 8003b18:	40011400 	.word	0x40011400
 8003b1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b24:	2200      	movs	r2, #0
 8003b26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b32:	4642      	mov	r2, r8
 8003b34:	464b      	mov	r3, r9
 8003b36:	1891      	adds	r1, r2, r2
 8003b38:	6239      	str	r1, [r7, #32]
 8003b3a:	415b      	adcs	r3, r3
 8003b3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b42:	4641      	mov	r1, r8
 8003b44:	1854      	adds	r4, r2, r1
 8003b46:	4649      	mov	r1, r9
 8003b48:	eb43 0501 	adc.w	r5, r3, r1
 8003b4c:	f04f 0200 	mov.w	r2, #0
 8003b50:	f04f 0300 	mov.w	r3, #0
 8003b54:	00eb      	lsls	r3, r5, #3
 8003b56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b5a:	00e2      	lsls	r2, r4, #3
 8003b5c:	4614      	mov	r4, r2
 8003b5e:	461d      	mov	r5, r3
 8003b60:	4643      	mov	r3, r8
 8003b62:	18e3      	adds	r3, r4, r3
 8003b64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003b68:	464b      	mov	r3, r9
 8003b6a:	eb45 0303 	adc.w	r3, r5, r3
 8003b6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	f04f 0300 	mov.w	r3, #0
 8003b8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003b8e:	4629      	mov	r1, r5
 8003b90:	008b      	lsls	r3, r1, #2
 8003b92:	4621      	mov	r1, r4
 8003b94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b98:	4621      	mov	r1, r4
 8003b9a:	008a      	lsls	r2, r1, #2
 8003b9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ba0:	f7fc fb6e 	bl	8000280 <__aeabi_uldivmod>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4b60      	ldr	r3, [pc, #384]	@ (8003d2c <UART_SetConfig+0x4e4>)
 8003baa:	fba3 2302 	umull	r2, r3, r3, r2
 8003bae:	095b      	lsrs	r3, r3, #5
 8003bb0:	011c      	lsls	r4, r3, #4
 8003bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003bbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003bc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003bc4:	4642      	mov	r2, r8
 8003bc6:	464b      	mov	r3, r9
 8003bc8:	1891      	adds	r1, r2, r2
 8003bca:	61b9      	str	r1, [r7, #24]
 8003bcc:	415b      	adcs	r3, r3
 8003bce:	61fb      	str	r3, [r7, #28]
 8003bd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003bd4:	4641      	mov	r1, r8
 8003bd6:	1851      	adds	r1, r2, r1
 8003bd8:	6139      	str	r1, [r7, #16]
 8003bda:	4649      	mov	r1, r9
 8003bdc:	414b      	adcs	r3, r1
 8003bde:	617b      	str	r3, [r7, #20]
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003bec:	4659      	mov	r1, fp
 8003bee:	00cb      	lsls	r3, r1, #3
 8003bf0:	4651      	mov	r1, sl
 8003bf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bf6:	4651      	mov	r1, sl
 8003bf8:	00ca      	lsls	r2, r1, #3
 8003bfa:	4610      	mov	r0, r2
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4603      	mov	r3, r0
 8003c00:	4642      	mov	r2, r8
 8003c02:	189b      	adds	r3, r3, r2
 8003c04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c08:	464b      	mov	r3, r9
 8003c0a:	460a      	mov	r2, r1
 8003c0c:	eb42 0303 	adc.w	r3, r2, r3
 8003c10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c20:	f04f 0200 	mov.w	r2, #0
 8003c24:	f04f 0300 	mov.w	r3, #0
 8003c28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c2c:	4649      	mov	r1, r9
 8003c2e:	008b      	lsls	r3, r1, #2
 8003c30:	4641      	mov	r1, r8
 8003c32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c36:	4641      	mov	r1, r8
 8003c38:	008a      	lsls	r2, r1, #2
 8003c3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c3e:	f7fc fb1f 	bl	8000280 <__aeabi_uldivmod>
 8003c42:	4602      	mov	r2, r0
 8003c44:	460b      	mov	r3, r1
 8003c46:	4611      	mov	r1, r2
 8003c48:	4b38      	ldr	r3, [pc, #224]	@ (8003d2c <UART_SetConfig+0x4e4>)
 8003c4a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c4e:	095b      	lsrs	r3, r3, #5
 8003c50:	2264      	movs	r2, #100	@ 0x64
 8003c52:	fb02 f303 	mul.w	r3, r2, r3
 8003c56:	1acb      	subs	r3, r1, r3
 8003c58:	011b      	lsls	r3, r3, #4
 8003c5a:	3332      	adds	r3, #50	@ 0x32
 8003c5c:	4a33      	ldr	r2, [pc, #204]	@ (8003d2c <UART_SetConfig+0x4e4>)
 8003c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c62:	095b      	lsrs	r3, r3, #5
 8003c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c68:	441c      	add	r4, r3
 8003c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c6e:	2200      	movs	r2, #0
 8003c70:	673b      	str	r3, [r7, #112]	@ 0x70
 8003c72:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003c78:	4642      	mov	r2, r8
 8003c7a:	464b      	mov	r3, r9
 8003c7c:	1891      	adds	r1, r2, r2
 8003c7e:	60b9      	str	r1, [r7, #8]
 8003c80:	415b      	adcs	r3, r3
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003c88:	4641      	mov	r1, r8
 8003c8a:	1851      	adds	r1, r2, r1
 8003c8c:	6039      	str	r1, [r7, #0]
 8003c8e:	4649      	mov	r1, r9
 8003c90:	414b      	adcs	r3, r1
 8003c92:	607b      	str	r3, [r7, #4]
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003ca0:	4659      	mov	r1, fp
 8003ca2:	00cb      	lsls	r3, r1, #3
 8003ca4:	4651      	mov	r1, sl
 8003ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003caa:	4651      	mov	r1, sl
 8003cac:	00ca      	lsls	r2, r1, #3
 8003cae:	4610      	mov	r0, r2
 8003cb0:	4619      	mov	r1, r3
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	4642      	mov	r2, r8
 8003cb6:	189b      	adds	r3, r3, r2
 8003cb8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003cba:	464b      	mov	r3, r9
 8003cbc:	460a      	mov	r2, r1
 8003cbe:	eb42 0303 	adc.w	r3, r2, r3
 8003cc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003cce:	667a      	str	r2, [r7, #100]	@ 0x64
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003cdc:	4649      	mov	r1, r9
 8003cde:	008b      	lsls	r3, r1, #2
 8003ce0:	4641      	mov	r1, r8
 8003ce2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ce6:	4641      	mov	r1, r8
 8003ce8:	008a      	lsls	r2, r1, #2
 8003cea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003cee:	f7fc fac7 	bl	8000280 <__aeabi_uldivmod>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	460b      	mov	r3, r1
 8003cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d2c <UART_SetConfig+0x4e4>)
 8003cf8:	fba3 1302 	umull	r1, r3, r3, r2
 8003cfc:	095b      	lsrs	r3, r3, #5
 8003cfe:	2164      	movs	r1, #100	@ 0x64
 8003d00:	fb01 f303 	mul.w	r3, r1, r3
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	011b      	lsls	r3, r3, #4
 8003d08:	3332      	adds	r3, #50	@ 0x32
 8003d0a:	4a08      	ldr	r2, [pc, #32]	@ (8003d2c <UART_SetConfig+0x4e4>)
 8003d0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d10:	095b      	lsrs	r3, r3, #5
 8003d12:	f003 020f 	and.w	r2, r3, #15
 8003d16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4422      	add	r2, r4
 8003d1e:	609a      	str	r2, [r3, #8]
}
 8003d20:	bf00      	nop
 8003d22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d26:	46bd      	mov	sp, r7
 8003d28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d2c:	51eb851f 	.word	0x51eb851f

08003d30 <std>:
 8003d30:	2300      	movs	r3, #0
 8003d32:	b510      	push	{r4, lr}
 8003d34:	4604      	mov	r4, r0
 8003d36:	e9c0 3300 	strd	r3, r3, [r0]
 8003d3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003d3e:	6083      	str	r3, [r0, #8]
 8003d40:	8181      	strh	r1, [r0, #12]
 8003d42:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d44:	81c2      	strh	r2, [r0, #14]
 8003d46:	6183      	str	r3, [r0, #24]
 8003d48:	4619      	mov	r1, r3
 8003d4a:	2208      	movs	r2, #8
 8003d4c:	305c      	adds	r0, #92	@ 0x5c
 8003d4e:	f000 f921 	bl	8003f94 <memset>
 8003d52:	4b0d      	ldr	r3, [pc, #52]	@ (8003d88 <std+0x58>)
 8003d54:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d56:	4b0d      	ldr	r3, [pc, #52]	@ (8003d8c <std+0x5c>)
 8003d58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8003d90 <std+0x60>)
 8003d5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003d94 <std+0x64>)
 8003d60:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <std+0x68>)
 8003d64:	6224      	str	r4, [r4, #32]
 8003d66:	429c      	cmp	r4, r3
 8003d68:	d006      	beq.n	8003d78 <std+0x48>
 8003d6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003d6e:	4294      	cmp	r4, r2
 8003d70:	d002      	beq.n	8003d78 <std+0x48>
 8003d72:	33d0      	adds	r3, #208	@ 0xd0
 8003d74:	429c      	cmp	r4, r3
 8003d76:	d105      	bne.n	8003d84 <std+0x54>
 8003d78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d80:	f000 b93a 	b.w	8003ff8 <__retarget_lock_init_recursive>
 8003d84:	bd10      	pop	{r4, pc}
 8003d86:	bf00      	nop
 8003d88:	0800484d 	.word	0x0800484d
 8003d8c:	0800486f 	.word	0x0800486f
 8003d90:	080048a7 	.word	0x080048a7
 8003d94:	080048cb 	.word	0x080048cb
 8003d98:	20008204 	.word	0x20008204

08003d9c <stdio_exit_handler>:
 8003d9c:	4a02      	ldr	r2, [pc, #8]	@ (8003da8 <stdio_exit_handler+0xc>)
 8003d9e:	4903      	ldr	r1, [pc, #12]	@ (8003dac <stdio_exit_handler+0x10>)
 8003da0:	4803      	ldr	r0, [pc, #12]	@ (8003db0 <stdio_exit_handler+0x14>)
 8003da2:	f000 b869 	b.w	8003e78 <_fwalk_sglue>
 8003da6:	bf00      	nop
 8003da8:	20000010 	.word	0x20000010
 8003dac:	080047e5 	.word	0x080047e5
 8003db0:	20000020 	.word	0x20000020

08003db4 <cleanup_stdio>:
 8003db4:	6841      	ldr	r1, [r0, #4]
 8003db6:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <cleanup_stdio+0x34>)
 8003db8:	4299      	cmp	r1, r3
 8003dba:	b510      	push	{r4, lr}
 8003dbc:	4604      	mov	r4, r0
 8003dbe:	d001      	beq.n	8003dc4 <cleanup_stdio+0x10>
 8003dc0:	f000 fd10 	bl	80047e4 <_fflush_r>
 8003dc4:	68a1      	ldr	r1, [r4, #8]
 8003dc6:	4b09      	ldr	r3, [pc, #36]	@ (8003dec <cleanup_stdio+0x38>)
 8003dc8:	4299      	cmp	r1, r3
 8003dca:	d002      	beq.n	8003dd2 <cleanup_stdio+0x1e>
 8003dcc:	4620      	mov	r0, r4
 8003dce:	f000 fd09 	bl	80047e4 <_fflush_r>
 8003dd2:	68e1      	ldr	r1, [r4, #12]
 8003dd4:	4b06      	ldr	r3, [pc, #24]	@ (8003df0 <cleanup_stdio+0x3c>)
 8003dd6:	4299      	cmp	r1, r3
 8003dd8:	d004      	beq.n	8003de4 <cleanup_stdio+0x30>
 8003dda:	4620      	mov	r0, r4
 8003ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003de0:	f000 bd00 	b.w	80047e4 <_fflush_r>
 8003de4:	bd10      	pop	{r4, pc}
 8003de6:	bf00      	nop
 8003de8:	20008204 	.word	0x20008204
 8003dec:	2000826c 	.word	0x2000826c
 8003df0:	200082d4 	.word	0x200082d4

08003df4 <global_stdio_init.part.0>:
 8003df4:	b510      	push	{r4, lr}
 8003df6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e24 <global_stdio_init.part.0+0x30>)
 8003df8:	4c0b      	ldr	r4, [pc, #44]	@ (8003e28 <global_stdio_init.part.0+0x34>)
 8003dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8003e2c <global_stdio_init.part.0+0x38>)
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	4620      	mov	r0, r4
 8003e00:	2200      	movs	r2, #0
 8003e02:	2104      	movs	r1, #4
 8003e04:	f7ff ff94 	bl	8003d30 <std>
 8003e08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	2109      	movs	r1, #9
 8003e10:	f7ff ff8e 	bl	8003d30 <std>
 8003e14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003e18:	2202      	movs	r2, #2
 8003e1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e1e:	2112      	movs	r1, #18
 8003e20:	f7ff bf86 	b.w	8003d30 <std>
 8003e24:	2000833c 	.word	0x2000833c
 8003e28:	20008204 	.word	0x20008204
 8003e2c:	08003d9d 	.word	0x08003d9d

08003e30 <__sfp_lock_acquire>:
 8003e30:	4801      	ldr	r0, [pc, #4]	@ (8003e38 <__sfp_lock_acquire+0x8>)
 8003e32:	f000 b8e2 	b.w	8003ffa <__retarget_lock_acquire_recursive>
 8003e36:	bf00      	nop
 8003e38:	20008341 	.word	0x20008341

08003e3c <__sfp_lock_release>:
 8003e3c:	4801      	ldr	r0, [pc, #4]	@ (8003e44 <__sfp_lock_release+0x8>)
 8003e3e:	f000 b8dd 	b.w	8003ffc <__retarget_lock_release_recursive>
 8003e42:	bf00      	nop
 8003e44:	20008341 	.word	0x20008341

08003e48 <__sinit>:
 8003e48:	b510      	push	{r4, lr}
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	f7ff fff0 	bl	8003e30 <__sfp_lock_acquire>
 8003e50:	6a23      	ldr	r3, [r4, #32]
 8003e52:	b11b      	cbz	r3, 8003e5c <__sinit+0x14>
 8003e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e58:	f7ff bff0 	b.w	8003e3c <__sfp_lock_release>
 8003e5c:	4b04      	ldr	r3, [pc, #16]	@ (8003e70 <__sinit+0x28>)
 8003e5e:	6223      	str	r3, [r4, #32]
 8003e60:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <__sinit+0x2c>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1f5      	bne.n	8003e54 <__sinit+0xc>
 8003e68:	f7ff ffc4 	bl	8003df4 <global_stdio_init.part.0>
 8003e6c:	e7f2      	b.n	8003e54 <__sinit+0xc>
 8003e6e:	bf00      	nop
 8003e70:	08003db5 	.word	0x08003db5
 8003e74:	2000833c 	.word	0x2000833c

08003e78 <_fwalk_sglue>:
 8003e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003e7c:	4607      	mov	r7, r0
 8003e7e:	4688      	mov	r8, r1
 8003e80:	4614      	mov	r4, r2
 8003e82:	2600      	movs	r6, #0
 8003e84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003e88:	f1b9 0901 	subs.w	r9, r9, #1
 8003e8c:	d505      	bpl.n	8003e9a <_fwalk_sglue+0x22>
 8003e8e:	6824      	ldr	r4, [r4, #0]
 8003e90:	2c00      	cmp	r4, #0
 8003e92:	d1f7      	bne.n	8003e84 <_fwalk_sglue+0xc>
 8003e94:	4630      	mov	r0, r6
 8003e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003e9a:	89ab      	ldrh	r3, [r5, #12]
 8003e9c:	2b01      	cmp	r3, #1
 8003e9e:	d907      	bls.n	8003eb0 <_fwalk_sglue+0x38>
 8003ea0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	d003      	beq.n	8003eb0 <_fwalk_sglue+0x38>
 8003ea8:	4629      	mov	r1, r5
 8003eaa:	4638      	mov	r0, r7
 8003eac:	47c0      	blx	r8
 8003eae:	4306      	orrs	r6, r0
 8003eb0:	3568      	adds	r5, #104	@ 0x68
 8003eb2:	e7e9      	b.n	8003e88 <_fwalk_sglue+0x10>

08003eb4 <iprintf>:
 8003eb4:	b40f      	push	{r0, r1, r2, r3}
 8003eb6:	b507      	push	{r0, r1, r2, lr}
 8003eb8:	4906      	ldr	r1, [pc, #24]	@ (8003ed4 <iprintf+0x20>)
 8003eba:	ab04      	add	r3, sp, #16
 8003ebc:	6808      	ldr	r0, [r1, #0]
 8003ebe:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ec2:	6881      	ldr	r1, [r0, #8]
 8003ec4:	9301      	str	r3, [sp, #4]
 8003ec6:	f000 f8c3 	bl	8004050 <_vfiprintf_r>
 8003eca:	b003      	add	sp, #12
 8003ecc:	f85d eb04 	ldr.w	lr, [sp], #4
 8003ed0:	b004      	add	sp, #16
 8003ed2:	4770      	bx	lr
 8003ed4:	2000001c 	.word	0x2000001c

08003ed8 <_puts_r>:
 8003ed8:	6a03      	ldr	r3, [r0, #32]
 8003eda:	b570      	push	{r4, r5, r6, lr}
 8003edc:	6884      	ldr	r4, [r0, #8]
 8003ede:	4605      	mov	r5, r0
 8003ee0:	460e      	mov	r6, r1
 8003ee2:	b90b      	cbnz	r3, 8003ee8 <_puts_r+0x10>
 8003ee4:	f7ff ffb0 	bl	8003e48 <__sinit>
 8003ee8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003eea:	07db      	lsls	r3, r3, #31
 8003eec:	d405      	bmi.n	8003efa <_puts_r+0x22>
 8003eee:	89a3      	ldrh	r3, [r4, #12]
 8003ef0:	0598      	lsls	r0, r3, #22
 8003ef2:	d402      	bmi.n	8003efa <_puts_r+0x22>
 8003ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ef6:	f000 f880 	bl	8003ffa <__retarget_lock_acquire_recursive>
 8003efa:	89a3      	ldrh	r3, [r4, #12]
 8003efc:	0719      	lsls	r1, r3, #28
 8003efe:	d502      	bpl.n	8003f06 <_puts_r+0x2e>
 8003f00:	6923      	ldr	r3, [r4, #16]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d135      	bne.n	8003f72 <_puts_r+0x9a>
 8003f06:	4621      	mov	r1, r4
 8003f08:	4628      	mov	r0, r5
 8003f0a:	f000 fd21 	bl	8004950 <__swsetup_r>
 8003f0e:	b380      	cbz	r0, 8003f72 <_puts_r+0x9a>
 8003f10:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8003f14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f16:	07da      	lsls	r2, r3, #31
 8003f18:	d405      	bmi.n	8003f26 <_puts_r+0x4e>
 8003f1a:	89a3      	ldrh	r3, [r4, #12]
 8003f1c:	059b      	lsls	r3, r3, #22
 8003f1e:	d402      	bmi.n	8003f26 <_puts_r+0x4e>
 8003f20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f22:	f000 f86b 	bl	8003ffc <__retarget_lock_release_recursive>
 8003f26:	4628      	mov	r0, r5
 8003f28:	bd70      	pop	{r4, r5, r6, pc}
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	da04      	bge.n	8003f38 <_puts_r+0x60>
 8003f2e:	69a2      	ldr	r2, [r4, #24]
 8003f30:	429a      	cmp	r2, r3
 8003f32:	dc17      	bgt.n	8003f64 <_puts_r+0x8c>
 8003f34:	290a      	cmp	r1, #10
 8003f36:	d015      	beq.n	8003f64 <_puts_r+0x8c>
 8003f38:	6823      	ldr	r3, [r4, #0]
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	6022      	str	r2, [r4, #0]
 8003f3e:	7019      	strb	r1, [r3, #0]
 8003f40:	68a3      	ldr	r3, [r4, #8]
 8003f42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f46:	3b01      	subs	r3, #1
 8003f48:	60a3      	str	r3, [r4, #8]
 8003f4a:	2900      	cmp	r1, #0
 8003f4c:	d1ed      	bne.n	8003f2a <_puts_r+0x52>
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	da11      	bge.n	8003f76 <_puts_r+0x9e>
 8003f52:	4622      	mov	r2, r4
 8003f54:	210a      	movs	r1, #10
 8003f56:	4628      	mov	r0, r5
 8003f58:	f000 fcbb 	bl	80048d2 <__swbuf_r>
 8003f5c:	3001      	adds	r0, #1
 8003f5e:	d0d7      	beq.n	8003f10 <_puts_r+0x38>
 8003f60:	250a      	movs	r5, #10
 8003f62:	e7d7      	b.n	8003f14 <_puts_r+0x3c>
 8003f64:	4622      	mov	r2, r4
 8003f66:	4628      	mov	r0, r5
 8003f68:	f000 fcb3 	bl	80048d2 <__swbuf_r>
 8003f6c:	3001      	adds	r0, #1
 8003f6e:	d1e7      	bne.n	8003f40 <_puts_r+0x68>
 8003f70:	e7ce      	b.n	8003f10 <_puts_r+0x38>
 8003f72:	3e01      	subs	r6, #1
 8003f74:	e7e4      	b.n	8003f40 <_puts_r+0x68>
 8003f76:	6823      	ldr	r3, [r4, #0]
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	6022      	str	r2, [r4, #0]
 8003f7c:	220a      	movs	r2, #10
 8003f7e:	701a      	strb	r2, [r3, #0]
 8003f80:	e7ee      	b.n	8003f60 <_puts_r+0x88>
	...

08003f84 <puts>:
 8003f84:	4b02      	ldr	r3, [pc, #8]	@ (8003f90 <puts+0xc>)
 8003f86:	4601      	mov	r1, r0
 8003f88:	6818      	ldr	r0, [r3, #0]
 8003f8a:	f7ff bfa5 	b.w	8003ed8 <_puts_r>
 8003f8e:	bf00      	nop
 8003f90:	2000001c 	.word	0x2000001c

08003f94 <memset>:
 8003f94:	4402      	add	r2, r0
 8003f96:	4603      	mov	r3, r0
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d100      	bne.n	8003f9e <memset+0xa>
 8003f9c:	4770      	bx	lr
 8003f9e:	f803 1b01 	strb.w	r1, [r3], #1
 8003fa2:	e7f9      	b.n	8003f98 <memset+0x4>

08003fa4 <__errno>:
 8003fa4:	4b01      	ldr	r3, [pc, #4]	@ (8003fac <__errno+0x8>)
 8003fa6:	6818      	ldr	r0, [r3, #0]
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	2000001c 	.word	0x2000001c

08003fb0 <__libc_init_array>:
 8003fb0:	b570      	push	{r4, r5, r6, lr}
 8003fb2:	4d0d      	ldr	r5, [pc, #52]	@ (8003fe8 <__libc_init_array+0x38>)
 8003fb4:	4c0d      	ldr	r4, [pc, #52]	@ (8003fec <__libc_init_array+0x3c>)
 8003fb6:	1b64      	subs	r4, r4, r5
 8003fb8:	10a4      	asrs	r4, r4, #2
 8003fba:	2600      	movs	r6, #0
 8003fbc:	42a6      	cmp	r6, r4
 8003fbe:	d109      	bne.n	8003fd4 <__libc_init_array+0x24>
 8003fc0:	4d0b      	ldr	r5, [pc, #44]	@ (8003ff0 <__libc_init_array+0x40>)
 8003fc2:	4c0c      	ldr	r4, [pc, #48]	@ (8003ff4 <__libc_init_array+0x44>)
 8003fc4:	f000 fe3e 	bl	8004c44 <_init>
 8003fc8:	1b64      	subs	r4, r4, r5
 8003fca:	10a4      	asrs	r4, r4, #2
 8003fcc:	2600      	movs	r6, #0
 8003fce:	42a6      	cmp	r6, r4
 8003fd0:	d105      	bne.n	8003fde <__libc_init_array+0x2e>
 8003fd2:	bd70      	pop	{r4, r5, r6, pc}
 8003fd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fd8:	4798      	blx	r3
 8003fda:	3601      	adds	r6, #1
 8003fdc:	e7ee      	b.n	8003fbc <__libc_init_array+0xc>
 8003fde:	f855 3b04 	ldr.w	r3, [r5], #4
 8003fe2:	4798      	blx	r3
 8003fe4:	3601      	adds	r6, #1
 8003fe6:	e7f2      	b.n	8003fce <__libc_init_array+0x1e>
 8003fe8:	08004d04 	.word	0x08004d04
 8003fec:	08004d04 	.word	0x08004d04
 8003ff0:	08004d04 	.word	0x08004d04
 8003ff4:	08004d08 	.word	0x08004d08

08003ff8 <__retarget_lock_init_recursive>:
 8003ff8:	4770      	bx	lr

08003ffa <__retarget_lock_acquire_recursive>:
 8003ffa:	4770      	bx	lr

08003ffc <__retarget_lock_release_recursive>:
 8003ffc:	4770      	bx	lr

08003ffe <__sfputc_r>:
 8003ffe:	6893      	ldr	r3, [r2, #8]
 8004000:	3b01      	subs	r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	b410      	push	{r4}
 8004006:	6093      	str	r3, [r2, #8]
 8004008:	da08      	bge.n	800401c <__sfputc_r+0x1e>
 800400a:	6994      	ldr	r4, [r2, #24]
 800400c:	42a3      	cmp	r3, r4
 800400e:	db01      	blt.n	8004014 <__sfputc_r+0x16>
 8004010:	290a      	cmp	r1, #10
 8004012:	d103      	bne.n	800401c <__sfputc_r+0x1e>
 8004014:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004018:	f000 bc5b 	b.w	80048d2 <__swbuf_r>
 800401c:	6813      	ldr	r3, [r2, #0]
 800401e:	1c58      	adds	r0, r3, #1
 8004020:	6010      	str	r0, [r2, #0]
 8004022:	7019      	strb	r1, [r3, #0]
 8004024:	4608      	mov	r0, r1
 8004026:	f85d 4b04 	ldr.w	r4, [sp], #4
 800402a:	4770      	bx	lr

0800402c <__sfputs_r>:
 800402c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402e:	4606      	mov	r6, r0
 8004030:	460f      	mov	r7, r1
 8004032:	4614      	mov	r4, r2
 8004034:	18d5      	adds	r5, r2, r3
 8004036:	42ac      	cmp	r4, r5
 8004038:	d101      	bne.n	800403e <__sfputs_r+0x12>
 800403a:	2000      	movs	r0, #0
 800403c:	e007      	b.n	800404e <__sfputs_r+0x22>
 800403e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004042:	463a      	mov	r2, r7
 8004044:	4630      	mov	r0, r6
 8004046:	f7ff ffda 	bl	8003ffe <__sfputc_r>
 800404a:	1c43      	adds	r3, r0, #1
 800404c:	d1f3      	bne.n	8004036 <__sfputs_r+0xa>
 800404e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004050 <_vfiprintf_r>:
 8004050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004054:	460d      	mov	r5, r1
 8004056:	b09d      	sub	sp, #116	@ 0x74
 8004058:	4614      	mov	r4, r2
 800405a:	4698      	mov	r8, r3
 800405c:	4606      	mov	r6, r0
 800405e:	b118      	cbz	r0, 8004068 <_vfiprintf_r+0x18>
 8004060:	6a03      	ldr	r3, [r0, #32]
 8004062:	b90b      	cbnz	r3, 8004068 <_vfiprintf_r+0x18>
 8004064:	f7ff fef0 	bl	8003e48 <__sinit>
 8004068:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800406a:	07d9      	lsls	r1, r3, #31
 800406c:	d405      	bmi.n	800407a <_vfiprintf_r+0x2a>
 800406e:	89ab      	ldrh	r3, [r5, #12]
 8004070:	059a      	lsls	r2, r3, #22
 8004072:	d402      	bmi.n	800407a <_vfiprintf_r+0x2a>
 8004074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004076:	f7ff ffc0 	bl	8003ffa <__retarget_lock_acquire_recursive>
 800407a:	89ab      	ldrh	r3, [r5, #12]
 800407c:	071b      	lsls	r3, r3, #28
 800407e:	d501      	bpl.n	8004084 <_vfiprintf_r+0x34>
 8004080:	692b      	ldr	r3, [r5, #16]
 8004082:	b99b      	cbnz	r3, 80040ac <_vfiprintf_r+0x5c>
 8004084:	4629      	mov	r1, r5
 8004086:	4630      	mov	r0, r6
 8004088:	f000 fc62 	bl	8004950 <__swsetup_r>
 800408c:	b170      	cbz	r0, 80040ac <_vfiprintf_r+0x5c>
 800408e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004090:	07dc      	lsls	r4, r3, #31
 8004092:	d504      	bpl.n	800409e <_vfiprintf_r+0x4e>
 8004094:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004098:	b01d      	add	sp, #116	@ 0x74
 800409a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800409e:	89ab      	ldrh	r3, [r5, #12]
 80040a0:	0598      	lsls	r0, r3, #22
 80040a2:	d4f7      	bmi.n	8004094 <_vfiprintf_r+0x44>
 80040a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80040a6:	f7ff ffa9 	bl	8003ffc <__retarget_lock_release_recursive>
 80040aa:	e7f3      	b.n	8004094 <_vfiprintf_r+0x44>
 80040ac:	2300      	movs	r3, #0
 80040ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80040b0:	2320      	movs	r3, #32
 80040b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80040b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80040ba:	2330      	movs	r3, #48	@ 0x30
 80040bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800426c <_vfiprintf_r+0x21c>
 80040c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80040c4:	f04f 0901 	mov.w	r9, #1
 80040c8:	4623      	mov	r3, r4
 80040ca:	469a      	mov	sl, r3
 80040cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80040d0:	b10a      	cbz	r2, 80040d6 <_vfiprintf_r+0x86>
 80040d2:	2a25      	cmp	r2, #37	@ 0x25
 80040d4:	d1f9      	bne.n	80040ca <_vfiprintf_r+0x7a>
 80040d6:	ebba 0b04 	subs.w	fp, sl, r4
 80040da:	d00b      	beq.n	80040f4 <_vfiprintf_r+0xa4>
 80040dc:	465b      	mov	r3, fp
 80040de:	4622      	mov	r2, r4
 80040e0:	4629      	mov	r1, r5
 80040e2:	4630      	mov	r0, r6
 80040e4:	f7ff ffa2 	bl	800402c <__sfputs_r>
 80040e8:	3001      	adds	r0, #1
 80040ea:	f000 80a7 	beq.w	800423c <_vfiprintf_r+0x1ec>
 80040ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80040f0:	445a      	add	r2, fp
 80040f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80040f4:	f89a 3000 	ldrb.w	r3, [sl]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	f000 809f 	beq.w	800423c <_vfiprintf_r+0x1ec>
 80040fe:	2300      	movs	r3, #0
 8004100:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004104:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004108:	f10a 0a01 	add.w	sl, sl, #1
 800410c:	9304      	str	r3, [sp, #16]
 800410e:	9307      	str	r3, [sp, #28]
 8004110:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004114:	931a      	str	r3, [sp, #104]	@ 0x68
 8004116:	4654      	mov	r4, sl
 8004118:	2205      	movs	r2, #5
 800411a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800411e:	4853      	ldr	r0, [pc, #332]	@ (800426c <_vfiprintf_r+0x21c>)
 8004120:	f7fc f85e 	bl	80001e0 <memchr>
 8004124:	9a04      	ldr	r2, [sp, #16]
 8004126:	b9d8      	cbnz	r0, 8004160 <_vfiprintf_r+0x110>
 8004128:	06d1      	lsls	r1, r2, #27
 800412a:	bf44      	itt	mi
 800412c:	2320      	movmi	r3, #32
 800412e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004132:	0713      	lsls	r3, r2, #28
 8004134:	bf44      	itt	mi
 8004136:	232b      	movmi	r3, #43	@ 0x2b
 8004138:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800413c:	f89a 3000 	ldrb.w	r3, [sl]
 8004140:	2b2a      	cmp	r3, #42	@ 0x2a
 8004142:	d015      	beq.n	8004170 <_vfiprintf_r+0x120>
 8004144:	9a07      	ldr	r2, [sp, #28]
 8004146:	4654      	mov	r4, sl
 8004148:	2000      	movs	r0, #0
 800414a:	f04f 0c0a 	mov.w	ip, #10
 800414e:	4621      	mov	r1, r4
 8004150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004154:	3b30      	subs	r3, #48	@ 0x30
 8004156:	2b09      	cmp	r3, #9
 8004158:	d94b      	bls.n	80041f2 <_vfiprintf_r+0x1a2>
 800415a:	b1b0      	cbz	r0, 800418a <_vfiprintf_r+0x13a>
 800415c:	9207      	str	r2, [sp, #28]
 800415e:	e014      	b.n	800418a <_vfiprintf_r+0x13a>
 8004160:	eba0 0308 	sub.w	r3, r0, r8
 8004164:	fa09 f303 	lsl.w	r3, r9, r3
 8004168:	4313      	orrs	r3, r2
 800416a:	9304      	str	r3, [sp, #16]
 800416c:	46a2      	mov	sl, r4
 800416e:	e7d2      	b.n	8004116 <_vfiprintf_r+0xc6>
 8004170:	9b03      	ldr	r3, [sp, #12]
 8004172:	1d19      	adds	r1, r3, #4
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	9103      	str	r1, [sp, #12]
 8004178:	2b00      	cmp	r3, #0
 800417a:	bfbb      	ittet	lt
 800417c:	425b      	neglt	r3, r3
 800417e:	f042 0202 	orrlt.w	r2, r2, #2
 8004182:	9307      	strge	r3, [sp, #28]
 8004184:	9307      	strlt	r3, [sp, #28]
 8004186:	bfb8      	it	lt
 8004188:	9204      	strlt	r2, [sp, #16]
 800418a:	7823      	ldrb	r3, [r4, #0]
 800418c:	2b2e      	cmp	r3, #46	@ 0x2e
 800418e:	d10a      	bne.n	80041a6 <_vfiprintf_r+0x156>
 8004190:	7863      	ldrb	r3, [r4, #1]
 8004192:	2b2a      	cmp	r3, #42	@ 0x2a
 8004194:	d132      	bne.n	80041fc <_vfiprintf_r+0x1ac>
 8004196:	9b03      	ldr	r3, [sp, #12]
 8004198:	1d1a      	adds	r2, r3, #4
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	9203      	str	r2, [sp, #12]
 800419e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80041a2:	3402      	adds	r4, #2
 80041a4:	9305      	str	r3, [sp, #20]
 80041a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800427c <_vfiprintf_r+0x22c>
 80041aa:	7821      	ldrb	r1, [r4, #0]
 80041ac:	2203      	movs	r2, #3
 80041ae:	4650      	mov	r0, sl
 80041b0:	f7fc f816 	bl	80001e0 <memchr>
 80041b4:	b138      	cbz	r0, 80041c6 <_vfiprintf_r+0x176>
 80041b6:	9b04      	ldr	r3, [sp, #16]
 80041b8:	eba0 000a 	sub.w	r0, r0, sl
 80041bc:	2240      	movs	r2, #64	@ 0x40
 80041be:	4082      	lsls	r2, r0
 80041c0:	4313      	orrs	r3, r2
 80041c2:	3401      	adds	r4, #1
 80041c4:	9304      	str	r3, [sp, #16]
 80041c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041ca:	4829      	ldr	r0, [pc, #164]	@ (8004270 <_vfiprintf_r+0x220>)
 80041cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80041d0:	2206      	movs	r2, #6
 80041d2:	f7fc f805 	bl	80001e0 <memchr>
 80041d6:	2800      	cmp	r0, #0
 80041d8:	d03f      	beq.n	800425a <_vfiprintf_r+0x20a>
 80041da:	4b26      	ldr	r3, [pc, #152]	@ (8004274 <_vfiprintf_r+0x224>)
 80041dc:	bb1b      	cbnz	r3, 8004226 <_vfiprintf_r+0x1d6>
 80041de:	9b03      	ldr	r3, [sp, #12]
 80041e0:	3307      	adds	r3, #7
 80041e2:	f023 0307 	bic.w	r3, r3, #7
 80041e6:	3308      	adds	r3, #8
 80041e8:	9303      	str	r3, [sp, #12]
 80041ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ec:	443b      	add	r3, r7
 80041ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80041f0:	e76a      	b.n	80040c8 <_vfiprintf_r+0x78>
 80041f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80041f6:	460c      	mov	r4, r1
 80041f8:	2001      	movs	r0, #1
 80041fa:	e7a8      	b.n	800414e <_vfiprintf_r+0xfe>
 80041fc:	2300      	movs	r3, #0
 80041fe:	3401      	adds	r4, #1
 8004200:	9305      	str	r3, [sp, #20]
 8004202:	4619      	mov	r1, r3
 8004204:	f04f 0c0a 	mov.w	ip, #10
 8004208:	4620      	mov	r0, r4
 800420a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800420e:	3a30      	subs	r2, #48	@ 0x30
 8004210:	2a09      	cmp	r2, #9
 8004212:	d903      	bls.n	800421c <_vfiprintf_r+0x1cc>
 8004214:	2b00      	cmp	r3, #0
 8004216:	d0c6      	beq.n	80041a6 <_vfiprintf_r+0x156>
 8004218:	9105      	str	r1, [sp, #20]
 800421a:	e7c4      	b.n	80041a6 <_vfiprintf_r+0x156>
 800421c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004220:	4604      	mov	r4, r0
 8004222:	2301      	movs	r3, #1
 8004224:	e7f0      	b.n	8004208 <_vfiprintf_r+0x1b8>
 8004226:	ab03      	add	r3, sp, #12
 8004228:	9300      	str	r3, [sp, #0]
 800422a:	462a      	mov	r2, r5
 800422c:	4b12      	ldr	r3, [pc, #72]	@ (8004278 <_vfiprintf_r+0x228>)
 800422e:	a904      	add	r1, sp, #16
 8004230:	4630      	mov	r0, r6
 8004232:	f3af 8000 	nop.w
 8004236:	4607      	mov	r7, r0
 8004238:	1c78      	adds	r0, r7, #1
 800423a:	d1d6      	bne.n	80041ea <_vfiprintf_r+0x19a>
 800423c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800423e:	07d9      	lsls	r1, r3, #31
 8004240:	d405      	bmi.n	800424e <_vfiprintf_r+0x1fe>
 8004242:	89ab      	ldrh	r3, [r5, #12]
 8004244:	059a      	lsls	r2, r3, #22
 8004246:	d402      	bmi.n	800424e <_vfiprintf_r+0x1fe>
 8004248:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800424a:	f7ff fed7 	bl	8003ffc <__retarget_lock_release_recursive>
 800424e:	89ab      	ldrh	r3, [r5, #12]
 8004250:	065b      	lsls	r3, r3, #25
 8004252:	f53f af1f 	bmi.w	8004094 <_vfiprintf_r+0x44>
 8004256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004258:	e71e      	b.n	8004098 <_vfiprintf_r+0x48>
 800425a:	ab03      	add	r3, sp, #12
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	462a      	mov	r2, r5
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <_vfiprintf_r+0x228>)
 8004262:	a904      	add	r1, sp, #16
 8004264:	4630      	mov	r0, r6
 8004266:	f000 f91b 	bl	80044a0 <_printf_i>
 800426a:	e7e4      	b.n	8004236 <_vfiprintf_r+0x1e6>
 800426c:	08004cc8 	.word	0x08004cc8
 8004270:	08004cd2 	.word	0x08004cd2
 8004274:	00000000 	.word	0x00000000
 8004278:	0800402d 	.word	0x0800402d
 800427c:	08004cce 	.word	0x08004cce

08004280 <sbrk_aligned>:
 8004280:	b570      	push	{r4, r5, r6, lr}
 8004282:	4e0f      	ldr	r6, [pc, #60]	@ (80042c0 <sbrk_aligned+0x40>)
 8004284:	460c      	mov	r4, r1
 8004286:	6831      	ldr	r1, [r6, #0]
 8004288:	4605      	mov	r5, r0
 800428a:	b911      	cbnz	r1, 8004292 <sbrk_aligned+0x12>
 800428c:	f000 fc4c 	bl	8004b28 <_sbrk_r>
 8004290:	6030      	str	r0, [r6, #0]
 8004292:	4621      	mov	r1, r4
 8004294:	4628      	mov	r0, r5
 8004296:	f000 fc47 	bl	8004b28 <_sbrk_r>
 800429a:	1c43      	adds	r3, r0, #1
 800429c:	d103      	bne.n	80042a6 <sbrk_aligned+0x26>
 800429e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80042a2:	4620      	mov	r0, r4
 80042a4:	bd70      	pop	{r4, r5, r6, pc}
 80042a6:	1cc4      	adds	r4, r0, #3
 80042a8:	f024 0403 	bic.w	r4, r4, #3
 80042ac:	42a0      	cmp	r0, r4
 80042ae:	d0f8      	beq.n	80042a2 <sbrk_aligned+0x22>
 80042b0:	1a21      	subs	r1, r4, r0
 80042b2:	4628      	mov	r0, r5
 80042b4:	f000 fc38 	bl	8004b28 <_sbrk_r>
 80042b8:	3001      	adds	r0, #1
 80042ba:	d1f2      	bne.n	80042a2 <sbrk_aligned+0x22>
 80042bc:	e7ef      	b.n	800429e <sbrk_aligned+0x1e>
 80042be:	bf00      	nop
 80042c0:	20008344 	.word	0x20008344

080042c4 <_malloc_r>:
 80042c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042c8:	1ccd      	adds	r5, r1, #3
 80042ca:	f025 0503 	bic.w	r5, r5, #3
 80042ce:	3508      	adds	r5, #8
 80042d0:	2d0c      	cmp	r5, #12
 80042d2:	bf38      	it	cc
 80042d4:	250c      	movcc	r5, #12
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	4606      	mov	r6, r0
 80042da:	db01      	blt.n	80042e0 <_malloc_r+0x1c>
 80042dc:	42a9      	cmp	r1, r5
 80042de:	d904      	bls.n	80042ea <_malloc_r+0x26>
 80042e0:	230c      	movs	r3, #12
 80042e2:	6033      	str	r3, [r6, #0]
 80042e4:	2000      	movs	r0, #0
 80042e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043c0 <_malloc_r+0xfc>
 80042ee:	f000 faa1 	bl	8004834 <__malloc_lock>
 80042f2:	f8d8 3000 	ldr.w	r3, [r8]
 80042f6:	461c      	mov	r4, r3
 80042f8:	bb44      	cbnz	r4, 800434c <_malloc_r+0x88>
 80042fa:	4629      	mov	r1, r5
 80042fc:	4630      	mov	r0, r6
 80042fe:	f7ff ffbf 	bl	8004280 <sbrk_aligned>
 8004302:	1c43      	adds	r3, r0, #1
 8004304:	4604      	mov	r4, r0
 8004306:	d158      	bne.n	80043ba <_malloc_r+0xf6>
 8004308:	f8d8 4000 	ldr.w	r4, [r8]
 800430c:	4627      	mov	r7, r4
 800430e:	2f00      	cmp	r7, #0
 8004310:	d143      	bne.n	800439a <_malloc_r+0xd6>
 8004312:	2c00      	cmp	r4, #0
 8004314:	d04b      	beq.n	80043ae <_malloc_r+0xea>
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	4639      	mov	r1, r7
 800431a:	4630      	mov	r0, r6
 800431c:	eb04 0903 	add.w	r9, r4, r3
 8004320:	f000 fc02 	bl	8004b28 <_sbrk_r>
 8004324:	4581      	cmp	r9, r0
 8004326:	d142      	bne.n	80043ae <_malloc_r+0xea>
 8004328:	6821      	ldr	r1, [r4, #0]
 800432a:	1a6d      	subs	r5, r5, r1
 800432c:	4629      	mov	r1, r5
 800432e:	4630      	mov	r0, r6
 8004330:	f7ff ffa6 	bl	8004280 <sbrk_aligned>
 8004334:	3001      	adds	r0, #1
 8004336:	d03a      	beq.n	80043ae <_malloc_r+0xea>
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	442b      	add	r3, r5
 800433c:	6023      	str	r3, [r4, #0]
 800433e:	f8d8 3000 	ldr.w	r3, [r8]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	bb62      	cbnz	r2, 80043a0 <_malloc_r+0xdc>
 8004346:	f8c8 7000 	str.w	r7, [r8]
 800434a:	e00f      	b.n	800436c <_malloc_r+0xa8>
 800434c:	6822      	ldr	r2, [r4, #0]
 800434e:	1b52      	subs	r2, r2, r5
 8004350:	d420      	bmi.n	8004394 <_malloc_r+0xd0>
 8004352:	2a0b      	cmp	r2, #11
 8004354:	d917      	bls.n	8004386 <_malloc_r+0xc2>
 8004356:	1961      	adds	r1, r4, r5
 8004358:	42a3      	cmp	r3, r4
 800435a:	6025      	str	r5, [r4, #0]
 800435c:	bf18      	it	ne
 800435e:	6059      	strne	r1, [r3, #4]
 8004360:	6863      	ldr	r3, [r4, #4]
 8004362:	bf08      	it	eq
 8004364:	f8c8 1000 	streq.w	r1, [r8]
 8004368:	5162      	str	r2, [r4, r5]
 800436a:	604b      	str	r3, [r1, #4]
 800436c:	4630      	mov	r0, r6
 800436e:	f000 fa67 	bl	8004840 <__malloc_unlock>
 8004372:	f104 000b 	add.w	r0, r4, #11
 8004376:	1d23      	adds	r3, r4, #4
 8004378:	f020 0007 	bic.w	r0, r0, #7
 800437c:	1ac2      	subs	r2, r0, r3
 800437e:	bf1c      	itt	ne
 8004380:	1a1b      	subne	r3, r3, r0
 8004382:	50a3      	strne	r3, [r4, r2]
 8004384:	e7af      	b.n	80042e6 <_malloc_r+0x22>
 8004386:	6862      	ldr	r2, [r4, #4]
 8004388:	42a3      	cmp	r3, r4
 800438a:	bf0c      	ite	eq
 800438c:	f8c8 2000 	streq.w	r2, [r8]
 8004390:	605a      	strne	r2, [r3, #4]
 8004392:	e7eb      	b.n	800436c <_malloc_r+0xa8>
 8004394:	4623      	mov	r3, r4
 8004396:	6864      	ldr	r4, [r4, #4]
 8004398:	e7ae      	b.n	80042f8 <_malloc_r+0x34>
 800439a:	463c      	mov	r4, r7
 800439c:	687f      	ldr	r7, [r7, #4]
 800439e:	e7b6      	b.n	800430e <_malloc_r+0x4a>
 80043a0:	461a      	mov	r2, r3
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	42a3      	cmp	r3, r4
 80043a6:	d1fb      	bne.n	80043a0 <_malloc_r+0xdc>
 80043a8:	2300      	movs	r3, #0
 80043aa:	6053      	str	r3, [r2, #4]
 80043ac:	e7de      	b.n	800436c <_malloc_r+0xa8>
 80043ae:	230c      	movs	r3, #12
 80043b0:	6033      	str	r3, [r6, #0]
 80043b2:	4630      	mov	r0, r6
 80043b4:	f000 fa44 	bl	8004840 <__malloc_unlock>
 80043b8:	e794      	b.n	80042e4 <_malloc_r+0x20>
 80043ba:	6005      	str	r5, [r0, #0]
 80043bc:	e7d6      	b.n	800436c <_malloc_r+0xa8>
 80043be:	bf00      	nop
 80043c0:	20008348 	.word	0x20008348

080043c4 <_printf_common>:
 80043c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043c8:	4616      	mov	r6, r2
 80043ca:	4698      	mov	r8, r3
 80043cc:	688a      	ldr	r2, [r1, #8]
 80043ce:	690b      	ldr	r3, [r1, #16]
 80043d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043d4:	4293      	cmp	r3, r2
 80043d6:	bfb8      	it	lt
 80043d8:	4613      	movlt	r3, r2
 80043da:	6033      	str	r3, [r6, #0]
 80043dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043e0:	4607      	mov	r7, r0
 80043e2:	460c      	mov	r4, r1
 80043e4:	b10a      	cbz	r2, 80043ea <_printf_common+0x26>
 80043e6:	3301      	adds	r3, #1
 80043e8:	6033      	str	r3, [r6, #0]
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	0699      	lsls	r1, r3, #26
 80043ee:	bf42      	ittt	mi
 80043f0:	6833      	ldrmi	r3, [r6, #0]
 80043f2:	3302      	addmi	r3, #2
 80043f4:	6033      	strmi	r3, [r6, #0]
 80043f6:	6825      	ldr	r5, [r4, #0]
 80043f8:	f015 0506 	ands.w	r5, r5, #6
 80043fc:	d106      	bne.n	800440c <_printf_common+0x48>
 80043fe:	f104 0a19 	add.w	sl, r4, #25
 8004402:	68e3      	ldr	r3, [r4, #12]
 8004404:	6832      	ldr	r2, [r6, #0]
 8004406:	1a9b      	subs	r3, r3, r2
 8004408:	42ab      	cmp	r3, r5
 800440a:	dc26      	bgt.n	800445a <_printf_common+0x96>
 800440c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004410:	6822      	ldr	r2, [r4, #0]
 8004412:	3b00      	subs	r3, #0
 8004414:	bf18      	it	ne
 8004416:	2301      	movne	r3, #1
 8004418:	0692      	lsls	r2, r2, #26
 800441a:	d42b      	bmi.n	8004474 <_printf_common+0xb0>
 800441c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004420:	4641      	mov	r1, r8
 8004422:	4638      	mov	r0, r7
 8004424:	47c8      	blx	r9
 8004426:	3001      	adds	r0, #1
 8004428:	d01e      	beq.n	8004468 <_printf_common+0xa4>
 800442a:	6823      	ldr	r3, [r4, #0]
 800442c:	6922      	ldr	r2, [r4, #16]
 800442e:	f003 0306 	and.w	r3, r3, #6
 8004432:	2b04      	cmp	r3, #4
 8004434:	bf02      	ittt	eq
 8004436:	68e5      	ldreq	r5, [r4, #12]
 8004438:	6833      	ldreq	r3, [r6, #0]
 800443a:	1aed      	subeq	r5, r5, r3
 800443c:	68a3      	ldr	r3, [r4, #8]
 800443e:	bf0c      	ite	eq
 8004440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004444:	2500      	movne	r5, #0
 8004446:	4293      	cmp	r3, r2
 8004448:	bfc4      	itt	gt
 800444a:	1a9b      	subgt	r3, r3, r2
 800444c:	18ed      	addgt	r5, r5, r3
 800444e:	2600      	movs	r6, #0
 8004450:	341a      	adds	r4, #26
 8004452:	42b5      	cmp	r5, r6
 8004454:	d11a      	bne.n	800448c <_printf_common+0xc8>
 8004456:	2000      	movs	r0, #0
 8004458:	e008      	b.n	800446c <_printf_common+0xa8>
 800445a:	2301      	movs	r3, #1
 800445c:	4652      	mov	r2, sl
 800445e:	4641      	mov	r1, r8
 8004460:	4638      	mov	r0, r7
 8004462:	47c8      	blx	r9
 8004464:	3001      	adds	r0, #1
 8004466:	d103      	bne.n	8004470 <_printf_common+0xac>
 8004468:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800446c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004470:	3501      	adds	r5, #1
 8004472:	e7c6      	b.n	8004402 <_printf_common+0x3e>
 8004474:	18e1      	adds	r1, r4, r3
 8004476:	1c5a      	adds	r2, r3, #1
 8004478:	2030      	movs	r0, #48	@ 0x30
 800447a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800447e:	4422      	add	r2, r4
 8004480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004488:	3302      	adds	r3, #2
 800448a:	e7c7      	b.n	800441c <_printf_common+0x58>
 800448c:	2301      	movs	r3, #1
 800448e:	4622      	mov	r2, r4
 8004490:	4641      	mov	r1, r8
 8004492:	4638      	mov	r0, r7
 8004494:	47c8      	blx	r9
 8004496:	3001      	adds	r0, #1
 8004498:	d0e6      	beq.n	8004468 <_printf_common+0xa4>
 800449a:	3601      	adds	r6, #1
 800449c:	e7d9      	b.n	8004452 <_printf_common+0x8e>
	...

080044a0 <_printf_i>:
 80044a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044a4:	7e0f      	ldrb	r7, [r1, #24]
 80044a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044a8:	2f78      	cmp	r7, #120	@ 0x78
 80044aa:	4691      	mov	r9, r2
 80044ac:	4680      	mov	r8, r0
 80044ae:	460c      	mov	r4, r1
 80044b0:	469a      	mov	sl, r3
 80044b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044b6:	d807      	bhi.n	80044c8 <_printf_i+0x28>
 80044b8:	2f62      	cmp	r7, #98	@ 0x62
 80044ba:	d80a      	bhi.n	80044d2 <_printf_i+0x32>
 80044bc:	2f00      	cmp	r7, #0
 80044be:	f000 80d1 	beq.w	8004664 <_printf_i+0x1c4>
 80044c2:	2f58      	cmp	r7, #88	@ 0x58
 80044c4:	f000 80b8 	beq.w	8004638 <_printf_i+0x198>
 80044c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044d0:	e03a      	b.n	8004548 <_printf_i+0xa8>
 80044d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044d6:	2b15      	cmp	r3, #21
 80044d8:	d8f6      	bhi.n	80044c8 <_printf_i+0x28>
 80044da:	a101      	add	r1, pc, #4	@ (adr r1, 80044e0 <_printf_i+0x40>)
 80044dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044e0:	08004539 	.word	0x08004539
 80044e4:	0800454d 	.word	0x0800454d
 80044e8:	080044c9 	.word	0x080044c9
 80044ec:	080044c9 	.word	0x080044c9
 80044f0:	080044c9 	.word	0x080044c9
 80044f4:	080044c9 	.word	0x080044c9
 80044f8:	0800454d 	.word	0x0800454d
 80044fc:	080044c9 	.word	0x080044c9
 8004500:	080044c9 	.word	0x080044c9
 8004504:	080044c9 	.word	0x080044c9
 8004508:	080044c9 	.word	0x080044c9
 800450c:	0800464b 	.word	0x0800464b
 8004510:	08004577 	.word	0x08004577
 8004514:	08004605 	.word	0x08004605
 8004518:	080044c9 	.word	0x080044c9
 800451c:	080044c9 	.word	0x080044c9
 8004520:	0800466d 	.word	0x0800466d
 8004524:	080044c9 	.word	0x080044c9
 8004528:	08004577 	.word	0x08004577
 800452c:	080044c9 	.word	0x080044c9
 8004530:	080044c9 	.word	0x080044c9
 8004534:	0800460d 	.word	0x0800460d
 8004538:	6833      	ldr	r3, [r6, #0]
 800453a:	1d1a      	adds	r2, r3, #4
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6032      	str	r2, [r6, #0]
 8004540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004548:	2301      	movs	r3, #1
 800454a:	e09c      	b.n	8004686 <_printf_i+0x1e6>
 800454c:	6833      	ldr	r3, [r6, #0]
 800454e:	6820      	ldr	r0, [r4, #0]
 8004550:	1d19      	adds	r1, r3, #4
 8004552:	6031      	str	r1, [r6, #0]
 8004554:	0606      	lsls	r6, r0, #24
 8004556:	d501      	bpl.n	800455c <_printf_i+0xbc>
 8004558:	681d      	ldr	r5, [r3, #0]
 800455a:	e003      	b.n	8004564 <_printf_i+0xc4>
 800455c:	0645      	lsls	r5, r0, #25
 800455e:	d5fb      	bpl.n	8004558 <_printf_i+0xb8>
 8004560:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004564:	2d00      	cmp	r5, #0
 8004566:	da03      	bge.n	8004570 <_printf_i+0xd0>
 8004568:	232d      	movs	r3, #45	@ 0x2d
 800456a:	426d      	negs	r5, r5
 800456c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004570:	4858      	ldr	r0, [pc, #352]	@ (80046d4 <_printf_i+0x234>)
 8004572:	230a      	movs	r3, #10
 8004574:	e011      	b.n	800459a <_printf_i+0xfa>
 8004576:	6821      	ldr	r1, [r4, #0]
 8004578:	6833      	ldr	r3, [r6, #0]
 800457a:	0608      	lsls	r0, r1, #24
 800457c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004580:	d402      	bmi.n	8004588 <_printf_i+0xe8>
 8004582:	0649      	lsls	r1, r1, #25
 8004584:	bf48      	it	mi
 8004586:	b2ad      	uxthmi	r5, r5
 8004588:	2f6f      	cmp	r7, #111	@ 0x6f
 800458a:	4852      	ldr	r0, [pc, #328]	@ (80046d4 <_printf_i+0x234>)
 800458c:	6033      	str	r3, [r6, #0]
 800458e:	bf14      	ite	ne
 8004590:	230a      	movne	r3, #10
 8004592:	2308      	moveq	r3, #8
 8004594:	2100      	movs	r1, #0
 8004596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800459a:	6866      	ldr	r6, [r4, #4]
 800459c:	60a6      	str	r6, [r4, #8]
 800459e:	2e00      	cmp	r6, #0
 80045a0:	db05      	blt.n	80045ae <_printf_i+0x10e>
 80045a2:	6821      	ldr	r1, [r4, #0]
 80045a4:	432e      	orrs	r6, r5
 80045a6:	f021 0104 	bic.w	r1, r1, #4
 80045aa:	6021      	str	r1, [r4, #0]
 80045ac:	d04b      	beq.n	8004646 <_printf_i+0x1a6>
 80045ae:	4616      	mov	r6, r2
 80045b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80045b4:	fb03 5711 	mls	r7, r3, r1, r5
 80045b8:	5dc7      	ldrb	r7, [r0, r7]
 80045ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045be:	462f      	mov	r7, r5
 80045c0:	42bb      	cmp	r3, r7
 80045c2:	460d      	mov	r5, r1
 80045c4:	d9f4      	bls.n	80045b0 <_printf_i+0x110>
 80045c6:	2b08      	cmp	r3, #8
 80045c8:	d10b      	bne.n	80045e2 <_printf_i+0x142>
 80045ca:	6823      	ldr	r3, [r4, #0]
 80045cc:	07df      	lsls	r7, r3, #31
 80045ce:	d508      	bpl.n	80045e2 <_printf_i+0x142>
 80045d0:	6923      	ldr	r3, [r4, #16]
 80045d2:	6861      	ldr	r1, [r4, #4]
 80045d4:	4299      	cmp	r1, r3
 80045d6:	bfde      	ittt	le
 80045d8:	2330      	movle	r3, #48	@ 0x30
 80045da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045de:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80045e2:	1b92      	subs	r2, r2, r6
 80045e4:	6122      	str	r2, [r4, #16]
 80045e6:	f8cd a000 	str.w	sl, [sp]
 80045ea:	464b      	mov	r3, r9
 80045ec:	aa03      	add	r2, sp, #12
 80045ee:	4621      	mov	r1, r4
 80045f0:	4640      	mov	r0, r8
 80045f2:	f7ff fee7 	bl	80043c4 <_printf_common>
 80045f6:	3001      	adds	r0, #1
 80045f8:	d14a      	bne.n	8004690 <_printf_i+0x1f0>
 80045fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80045fe:	b004      	add	sp, #16
 8004600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004604:	6823      	ldr	r3, [r4, #0]
 8004606:	f043 0320 	orr.w	r3, r3, #32
 800460a:	6023      	str	r3, [r4, #0]
 800460c:	4832      	ldr	r0, [pc, #200]	@ (80046d8 <_printf_i+0x238>)
 800460e:	2778      	movs	r7, #120	@ 0x78
 8004610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	6831      	ldr	r1, [r6, #0]
 8004618:	061f      	lsls	r7, r3, #24
 800461a:	f851 5b04 	ldr.w	r5, [r1], #4
 800461e:	d402      	bmi.n	8004626 <_printf_i+0x186>
 8004620:	065f      	lsls	r7, r3, #25
 8004622:	bf48      	it	mi
 8004624:	b2ad      	uxthmi	r5, r5
 8004626:	6031      	str	r1, [r6, #0]
 8004628:	07d9      	lsls	r1, r3, #31
 800462a:	bf44      	itt	mi
 800462c:	f043 0320 	orrmi.w	r3, r3, #32
 8004630:	6023      	strmi	r3, [r4, #0]
 8004632:	b11d      	cbz	r5, 800463c <_printf_i+0x19c>
 8004634:	2310      	movs	r3, #16
 8004636:	e7ad      	b.n	8004594 <_printf_i+0xf4>
 8004638:	4826      	ldr	r0, [pc, #152]	@ (80046d4 <_printf_i+0x234>)
 800463a:	e7e9      	b.n	8004610 <_printf_i+0x170>
 800463c:	6823      	ldr	r3, [r4, #0]
 800463e:	f023 0320 	bic.w	r3, r3, #32
 8004642:	6023      	str	r3, [r4, #0]
 8004644:	e7f6      	b.n	8004634 <_printf_i+0x194>
 8004646:	4616      	mov	r6, r2
 8004648:	e7bd      	b.n	80045c6 <_printf_i+0x126>
 800464a:	6833      	ldr	r3, [r6, #0]
 800464c:	6825      	ldr	r5, [r4, #0]
 800464e:	6961      	ldr	r1, [r4, #20]
 8004650:	1d18      	adds	r0, r3, #4
 8004652:	6030      	str	r0, [r6, #0]
 8004654:	062e      	lsls	r6, r5, #24
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	d501      	bpl.n	800465e <_printf_i+0x1be>
 800465a:	6019      	str	r1, [r3, #0]
 800465c:	e002      	b.n	8004664 <_printf_i+0x1c4>
 800465e:	0668      	lsls	r0, r5, #25
 8004660:	d5fb      	bpl.n	800465a <_printf_i+0x1ba>
 8004662:	8019      	strh	r1, [r3, #0]
 8004664:	2300      	movs	r3, #0
 8004666:	6123      	str	r3, [r4, #16]
 8004668:	4616      	mov	r6, r2
 800466a:	e7bc      	b.n	80045e6 <_printf_i+0x146>
 800466c:	6833      	ldr	r3, [r6, #0]
 800466e:	1d1a      	adds	r2, r3, #4
 8004670:	6032      	str	r2, [r6, #0]
 8004672:	681e      	ldr	r6, [r3, #0]
 8004674:	6862      	ldr	r2, [r4, #4]
 8004676:	2100      	movs	r1, #0
 8004678:	4630      	mov	r0, r6
 800467a:	f7fb fdb1 	bl	80001e0 <memchr>
 800467e:	b108      	cbz	r0, 8004684 <_printf_i+0x1e4>
 8004680:	1b80      	subs	r0, r0, r6
 8004682:	6060      	str	r0, [r4, #4]
 8004684:	6863      	ldr	r3, [r4, #4]
 8004686:	6123      	str	r3, [r4, #16]
 8004688:	2300      	movs	r3, #0
 800468a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800468e:	e7aa      	b.n	80045e6 <_printf_i+0x146>
 8004690:	6923      	ldr	r3, [r4, #16]
 8004692:	4632      	mov	r2, r6
 8004694:	4649      	mov	r1, r9
 8004696:	4640      	mov	r0, r8
 8004698:	47d0      	blx	sl
 800469a:	3001      	adds	r0, #1
 800469c:	d0ad      	beq.n	80045fa <_printf_i+0x15a>
 800469e:	6823      	ldr	r3, [r4, #0]
 80046a0:	079b      	lsls	r3, r3, #30
 80046a2:	d413      	bmi.n	80046cc <_printf_i+0x22c>
 80046a4:	68e0      	ldr	r0, [r4, #12]
 80046a6:	9b03      	ldr	r3, [sp, #12]
 80046a8:	4298      	cmp	r0, r3
 80046aa:	bfb8      	it	lt
 80046ac:	4618      	movlt	r0, r3
 80046ae:	e7a6      	b.n	80045fe <_printf_i+0x15e>
 80046b0:	2301      	movs	r3, #1
 80046b2:	4632      	mov	r2, r6
 80046b4:	4649      	mov	r1, r9
 80046b6:	4640      	mov	r0, r8
 80046b8:	47d0      	blx	sl
 80046ba:	3001      	adds	r0, #1
 80046bc:	d09d      	beq.n	80045fa <_printf_i+0x15a>
 80046be:	3501      	adds	r5, #1
 80046c0:	68e3      	ldr	r3, [r4, #12]
 80046c2:	9903      	ldr	r1, [sp, #12]
 80046c4:	1a5b      	subs	r3, r3, r1
 80046c6:	42ab      	cmp	r3, r5
 80046c8:	dcf2      	bgt.n	80046b0 <_printf_i+0x210>
 80046ca:	e7eb      	b.n	80046a4 <_printf_i+0x204>
 80046cc:	2500      	movs	r5, #0
 80046ce:	f104 0619 	add.w	r6, r4, #25
 80046d2:	e7f5      	b.n	80046c0 <_printf_i+0x220>
 80046d4:	08004cd9 	.word	0x08004cd9
 80046d8:	08004cea 	.word	0x08004cea

080046dc <__sflush_r>:
 80046dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046e4:	0716      	lsls	r6, r2, #28
 80046e6:	4605      	mov	r5, r0
 80046e8:	460c      	mov	r4, r1
 80046ea:	d454      	bmi.n	8004796 <__sflush_r+0xba>
 80046ec:	684b      	ldr	r3, [r1, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	dc02      	bgt.n	80046f8 <__sflush_r+0x1c>
 80046f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	dd48      	ble.n	800478a <__sflush_r+0xae>
 80046f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046fa:	2e00      	cmp	r6, #0
 80046fc:	d045      	beq.n	800478a <__sflush_r+0xae>
 80046fe:	2300      	movs	r3, #0
 8004700:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004704:	682f      	ldr	r7, [r5, #0]
 8004706:	6a21      	ldr	r1, [r4, #32]
 8004708:	602b      	str	r3, [r5, #0]
 800470a:	d030      	beq.n	800476e <__sflush_r+0x92>
 800470c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800470e:	89a3      	ldrh	r3, [r4, #12]
 8004710:	0759      	lsls	r1, r3, #29
 8004712:	d505      	bpl.n	8004720 <__sflush_r+0x44>
 8004714:	6863      	ldr	r3, [r4, #4]
 8004716:	1ad2      	subs	r2, r2, r3
 8004718:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800471a:	b10b      	cbz	r3, 8004720 <__sflush_r+0x44>
 800471c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800471e:	1ad2      	subs	r2, r2, r3
 8004720:	2300      	movs	r3, #0
 8004722:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004724:	6a21      	ldr	r1, [r4, #32]
 8004726:	4628      	mov	r0, r5
 8004728:	47b0      	blx	r6
 800472a:	1c43      	adds	r3, r0, #1
 800472c:	89a3      	ldrh	r3, [r4, #12]
 800472e:	d106      	bne.n	800473e <__sflush_r+0x62>
 8004730:	6829      	ldr	r1, [r5, #0]
 8004732:	291d      	cmp	r1, #29
 8004734:	d82b      	bhi.n	800478e <__sflush_r+0xb2>
 8004736:	4a2a      	ldr	r2, [pc, #168]	@ (80047e0 <__sflush_r+0x104>)
 8004738:	40ca      	lsrs	r2, r1
 800473a:	07d6      	lsls	r6, r2, #31
 800473c:	d527      	bpl.n	800478e <__sflush_r+0xb2>
 800473e:	2200      	movs	r2, #0
 8004740:	6062      	str	r2, [r4, #4]
 8004742:	04d9      	lsls	r1, r3, #19
 8004744:	6922      	ldr	r2, [r4, #16]
 8004746:	6022      	str	r2, [r4, #0]
 8004748:	d504      	bpl.n	8004754 <__sflush_r+0x78>
 800474a:	1c42      	adds	r2, r0, #1
 800474c:	d101      	bne.n	8004752 <__sflush_r+0x76>
 800474e:	682b      	ldr	r3, [r5, #0]
 8004750:	b903      	cbnz	r3, 8004754 <__sflush_r+0x78>
 8004752:	6560      	str	r0, [r4, #84]	@ 0x54
 8004754:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004756:	602f      	str	r7, [r5, #0]
 8004758:	b1b9      	cbz	r1, 800478a <__sflush_r+0xae>
 800475a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800475e:	4299      	cmp	r1, r3
 8004760:	d002      	beq.n	8004768 <__sflush_r+0x8c>
 8004762:	4628      	mov	r0, r5
 8004764:	f000 fa24 	bl	8004bb0 <_free_r>
 8004768:	2300      	movs	r3, #0
 800476a:	6363      	str	r3, [r4, #52]	@ 0x34
 800476c:	e00d      	b.n	800478a <__sflush_r+0xae>
 800476e:	2301      	movs	r3, #1
 8004770:	4628      	mov	r0, r5
 8004772:	47b0      	blx	r6
 8004774:	4602      	mov	r2, r0
 8004776:	1c50      	adds	r0, r2, #1
 8004778:	d1c9      	bne.n	800470e <__sflush_r+0x32>
 800477a:	682b      	ldr	r3, [r5, #0]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d0c6      	beq.n	800470e <__sflush_r+0x32>
 8004780:	2b1d      	cmp	r3, #29
 8004782:	d001      	beq.n	8004788 <__sflush_r+0xac>
 8004784:	2b16      	cmp	r3, #22
 8004786:	d11e      	bne.n	80047c6 <__sflush_r+0xea>
 8004788:	602f      	str	r7, [r5, #0]
 800478a:	2000      	movs	r0, #0
 800478c:	e022      	b.n	80047d4 <__sflush_r+0xf8>
 800478e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004792:	b21b      	sxth	r3, r3
 8004794:	e01b      	b.n	80047ce <__sflush_r+0xf2>
 8004796:	690f      	ldr	r7, [r1, #16]
 8004798:	2f00      	cmp	r7, #0
 800479a:	d0f6      	beq.n	800478a <__sflush_r+0xae>
 800479c:	0793      	lsls	r3, r2, #30
 800479e:	680e      	ldr	r6, [r1, #0]
 80047a0:	bf08      	it	eq
 80047a2:	694b      	ldreq	r3, [r1, #20]
 80047a4:	600f      	str	r7, [r1, #0]
 80047a6:	bf18      	it	ne
 80047a8:	2300      	movne	r3, #0
 80047aa:	eba6 0807 	sub.w	r8, r6, r7
 80047ae:	608b      	str	r3, [r1, #8]
 80047b0:	f1b8 0f00 	cmp.w	r8, #0
 80047b4:	dde9      	ble.n	800478a <__sflush_r+0xae>
 80047b6:	6a21      	ldr	r1, [r4, #32]
 80047b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80047ba:	4643      	mov	r3, r8
 80047bc:	463a      	mov	r2, r7
 80047be:	4628      	mov	r0, r5
 80047c0:	47b0      	blx	r6
 80047c2:	2800      	cmp	r0, #0
 80047c4:	dc08      	bgt.n	80047d8 <__sflush_r+0xfc>
 80047c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047ce:	81a3      	strh	r3, [r4, #12]
 80047d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047d8:	4407      	add	r7, r0
 80047da:	eba8 0800 	sub.w	r8, r8, r0
 80047de:	e7e7      	b.n	80047b0 <__sflush_r+0xd4>
 80047e0:	20400001 	.word	0x20400001

080047e4 <_fflush_r>:
 80047e4:	b538      	push	{r3, r4, r5, lr}
 80047e6:	690b      	ldr	r3, [r1, #16]
 80047e8:	4605      	mov	r5, r0
 80047ea:	460c      	mov	r4, r1
 80047ec:	b913      	cbnz	r3, 80047f4 <_fflush_r+0x10>
 80047ee:	2500      	movs	r5, #0
 80047f0:	4628      	mov	r0, r5
 80047f2:	bd38      	pop	{r3, r4, r5, pc}
 80047f4:	b118      	cbz	r0, 80047fe <_fflush_r+0x1a>
 80047f6:	6a03      	ldr	r3, [r0, #32]
 80047f8:	b90b      	cbnz	r3, 80047fe <_fflush_r+0x1a>
 80047fa:	f7ff fb25 	bl	8003e48 <__sinit>
 80047fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d0f3      	beq.n	80047ee <_fflush_r+0xa>
 8004806:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004808:	07d0      	lsls	r0, r2, #31
 800480a:	d404      	bmi.n	8004816 <_fflush_r+0x32>
 800480c:	0599      	lsls	r1, r3, #22
 800480e:	d402      	bmi.n	8004816 <_fflush_r+0x32>
 8004810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004812:	f7ff fbf2 	bl	8003ffa <__retarget_lock_acquire_recursive>
 8004816:	4628      	mov	r0, r5
 8004818:	4621      	mov	r1, r4
 800481a:	f7ff ff5f 	bl	80046dc <__sflush_r>
 800481e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004820:	07da      	lsls	r2, r3, #31
 8004822:	4605      	mov	r5, r0
 8004824:	d4e4      	bmi.n	80047f0 <_fflush_r+0xc>
 8004826:	89a3      	ldrh	r3, [r4, #12]
 8004828:	059b      	lsls	r3, r3, #22
 800482a:	d4e1      	bmi.n	80047f0 <_fflush_r+0xc>
 800482c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800482e:	f7ff fbe5 	bl	8003ffc <__retarget_lock_release_recursive>
 8004832:	e7dd      	b.n	80047f0 <_fflush_r+0xc>

08004834 <__malloc_lock>:
 8004834:	4801      	ldr	r0, [pc, #4]	@ (800483c <__malloc_lock+0x8>)
 8004836:	f7ff bbe0 	b.w	8003ffa <__retarget_lock_acquire_recursive>
 800483a:	bf00      	nop
 800483c:	20008340 	.word	0x20008340

08004840 <__malloc_unlock>:
 8004840:	4801      	ldr	r0, [pc, #4]	@ (8004848 <__malloc_unlock+0x8>)
 8004842:	f7ff bbdb 	b.w	8003ffc <__retarget_lock_release_recursive>
 8004846:	bf00      	nop
 8004848:	20008340 	.word	0x20008340

0800484c <__sread>:
 800484c:	b510      	push	{r4, lr}
 800484e:	460c      	mov	r4, r1
 8004850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004854:	f000 f956 	bl	8004b04 <_read_r>
 8004858:	2800      	cmp	r0, #0
 800485a:	bfab      	itete	ge
 800485c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800485e:	89a3      	ldrhlt	r3, [r4, #12]
 8004860:	181b      	addge	r3, r3, r0
 8004862:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004866:	bfac      	ite	ge
 8004868:	6563      	strge	r3, [r4, #84]	@ 0x54
 800486a:	81a3      	strhlt	r3, [r4, #12]
 800486c:	bd10      	pop	{r4, pc}

0800486e <__swrite>:
 800486e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004872:	461f      	mov	r7, r3
 8004874:	898b      	ldrh	r3, [r1, #12]
 8004876:	05db      	lsls	r3, r3, #23
 8004878:	4605      	mov	r5, r0
 800487a:	460c      	mov	r4, r1
 800487c:	4616      	mov	r6, r2
 800487e:	d505      	bpl.n	800488c <__swrite+0x1e>
 8004880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004884:	2302      	movs	r3, #2
 8004886:	2200      	movs	r2, #0
 8004888:	f000 f92a 	bl	8004ae0 <_lseek_r>
 800488c:	89a3      	ldrh	r3, [r4, #12]
 800488e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004892:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004896:	81a3      	strh	r3, [r4, #12]
 8004898:	4632      	mov	r2, r6
 800489a:	463b      	mov	r3, r7
 800489c:	4628      	mov	r0, r5
 800489e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048a2:	f000 b951 	b.w	8004b48 <_write_r>

080048a6 <__sseek>:
 80048a6:	b510      	push	{r4, lr}
 80048a8:	460c      	mov	r4, r1
 80048aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ae:	f000 f917 	bl	8004ae0 <_lseek_r>
 80048b2:	1c43      	adds	r3, r0, #1
 80048b4:	89a3      	ldrh	r3, [r4, #12]
 80048b6:	bf15      	itete	ne
 80048b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80048be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80048c2:	81a3      	strheq	r3, [r4, #12]
 80048c4:	bf18      	it	ne
 80048c6:	81a3      	strhne	r3, [r4, #12]
 80048c8:	bd10      	pop	{r4, pc}

080048ca <__sclose>:
 80048ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048ce:	f000 b94d 	b.w	8004b6c <_close_r>

080048d2 <__swbuf_r>:
 80048d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048d4:	460e      	mov	r6, r1
 80048d6:	4614      	mov	r4, r2
 80048d8:	4605      	mov	r5, r0
 80048da:	b118      	cbz	r0, 80048e4 <__swbuf_r+0x12>
 80048dc:	6a03      	ldr	r3, [r0, #32]
 80048de:	b90b      	cbnz	r3, 80048e4 <__swbuf_r+0x12>
 80048e0:	f7ff fab2 	bl	8003e48 <__sinit>
 80048e4:	69a3      	ldr	r3, [r4, #24]
 80048e6:	60a3      	str	r3, [r4, #8]
 80048e8:	89a3      	ldrh	r3, [r4, #12]
 80048ea:	071a      	lsls	r2, r3, #28
 80048ec:	d501      	bpl.n	80048f2 <__swbuf_r+0x20>
 80048ee:	6923      	ldr	r3, [r4, #16]
 80048f0:	b943      	cbnz	r3, 8004904 <__swbuf_r+0x32>
 80048f2:	4621      	mov	r1, r4
 80048f4:	4628      	mov	r0, r5
 80048f6:	f000 f82b 	bl	8004950 <__swsetup_r>
 80048fa:	b118      	cbz	r0, 8004904 <__swbuf_r+0x32>
 80048fc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8004900:	4638      	mov	r0, r7
 8004902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	6922      	ldr	r2, [r4, #16]
 8004908:	1a98      	subs	r0, r3, r2
 800490a:	6963      	ldr	r3, [r4, #20]
 800490c:	b2f6      	uxtb	r6, r6
 800490e:	4283      	cmp	r3, r0
 8004910:	4637      	mov	r7, r6
 8004912:	dc05      	bgt.n	8004920 <__swbuf_r+0x4e>
 8004914:	4621      	mov	r1, r4
 8004916:	4628      	mov	r0, r5
 8004918:	f7ff ff64 	bl	80047e4 <_fflush_r>
 800491c:	2800      	cmp	r0, #0
 800491e:	d1ed      	bne.n	80048fc <__swbuf_r+0x2a>
 8004920:	68a3      	ldr	r3, [r4, #8]
 8004922:	3b01      	subs	r3, #1
 8004924:	60a3      	str	r3, [r4, #8]
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	6022      	str	r2, [r4, #0]
 800492c:	701e      	strb	r6, [r3, #0]
 800492e:	6962      	ldr	r2, [r4, #20]
 8004930:	1c43      	adds	r3, r0, #1
 8004932:	429a      	cmp	r2, r3
 8004934:	d004      	beq.n	8004940 <__swbuf_r+0x6e>
 8004936:	89a3      	ldrh	r3, [r4, #12]
 8004938:	07db      	lsls	r3, r3, #31
 800493a:	d5e1      	bpl.n	8004900 <__swbuf_r+0x2e>
 800493c:	2e0a      	cmp	r6, #10
 800493e:	d1df      	bne.n	8004900 <__swbuf_r+0x2e>
 8004940:	4621      	mov	r1, r4
 8004942:	4628      	mov	r0, r5
 8004944:	f7ff ff4e 	bl	80047e4 <_fflush_r>
 8004948:	2800      	cmp	r0, #0
 800494a:	d0d9      	beq.n	8004900 <__swbuf_r+0x2e>
 800494c:	e7d6      	b.n	80048fc <__swbuf_r+0x2a>
	...

08004950 <__swsetup_r>:
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	4b29      	ldr	r3, [pc, #164]	@ (80049f8 <__swsetup_r+0xa8>)
 8004954:	4605      	mov	r5, r0
 8004956:	6818      	ldr	r0, [r3, #0]
 8004958:	460c      	mov	r4, r1
 800495a:	b118      	cbz	r0, 8004964 <__swsetup_r+0x14>
 800495c:	6a03      	ldr	r3, [r0, #32]
 800495e:	b90b      	cbnz	r3, 8004964 <__swsetup_r+0x14>
 8004960:	f7ff fa72 	bl	8003e48 <__sinit>
 8004964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004968:	0719      	lsls	r1, r3, #28
 800496a:	d422      	bmi.n	80049b2 <__swsetup_r+0x62>
 800496c:	06da      	lsls	r2, r3, #27
 800496e:	d407      	bmi.n	8004980 <__swsetup_r+0x30>
 8004970:	2209      	movs	r2, #9
 8004972:	602a      	str	r2, [r5, #0]
 8004974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004978:	81a3      	strh	r3, [r4, #12]
 800497a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800497e:	e033      	b.n	80049e8 <__swsetup_r+0x98>
 8004980:	0758      	lsls	r0, r3, #29
 8004982:	d512      	bpl.n	80049aa <__swsetup_r+0x5a>
 8004984:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004986:	b141      	cbz	r1, 800499a <__swsetup_r+0x4a>
 8004988:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800498c:	4299      	cmp	r1, r3
 800498e:	d002      	beq.n	8004996 <__swsetup_r+0x46>
 8004990:	4628      	mov	r0, r5
 8004992:	f000 f90d 	bl	8004bb0 <_free_r>
 8004996:	2300      	movs	r3, #0
 8004998:	6363      	str	r3, [r4, #52]	@ 0x34
 800499a:	89a3      	ldrh	r3, [r4, #12]
 800499c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80049a0:	81a3      	strh	r3, [r4, #12]
 80049a2:	2300      	movs	r3, #0
 80049a4:	6063      	str	r3, [r4, #4]
 80049a6:	6923      	ldr	r3, [r4, #16]
 80049a8:	6023      	str	r3, [r4, #0]
 80049aa:	89a3      	ldrh	r3, [r4, #12]
 80049ac:	f043 0308 	orr.w	r3, r3, #8
 80049b0:	81a3      	strh	r3, [r4, #12]
 80049b2:	6923      	ldr	r3, [r4, #16]
 80049b4:	b94b      	cbnz	r3, 80049ca <__swsetup_r+0x7a>
 80049b6:	89a3      	ldrh	r3, [r4, #12]
 80049b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80049bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80049c0:	d003      	beq.n	80049ca <__swsetup_r+0x7a>
 80049c2:	4621      	mov	r1, r4
 80049c4:	4628      	mov	r0, r5
 80049c6:	f000 f83f 	bl	8004a48 <__smakebuf_r>
 80049ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049ce:	f013 0201 	ands.w	r2, r3, #1
 80049d2:	d00a      	beq.n	80049ea <__swsetup_r+0x9a>
 80049d4:	2200      	movs	r2, #0
 80049d6:	60a2      	str	r2, [r4, #8]
 80049d8:	6962      	ldr	r2, [r4, #20]
 80049da:	4252      	negs	r2, r2
 80049dc:	61a2      	str	r2, [r4, #24]
 80049de:	6922      	ldr	r2, [r4, #16]
 80049e0:	b942      	cbnz	r2, 80049f4 <__swsetup_r+0xa4>
 80049e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80049e6:	d1c5      	bne.n	8004974 <__swsetup_r+0x24>
 80049e8:	bd38      	pop	{r3, r4, r5, pc}
 80049ea:	0799      	lsls	r1, r3, #30
 80049ec:	bf58      	it	pl
 80049ee:	6962      	ldrpl	r2, [r4, #20]
 80049f0:	60a2      	str	r2, [r4, #8]
 80049f2:	e7f4      	b.n	80049de <__swsetup_r+0x8e>
 80049f4:	2000      	movs	r0, #0
 80049f6:	e7f7      	b.n	80049e8 <__swsetup_r+0x98>
 80049f8:	2000001c 	.word	0x2000001c

080049fc <__swhatbuf_r>:
 80049fc:	b570      	push	{r4, r5, r6, lr}
 80049fe:	460c      	mov	r4, r1
 8004a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a04:	2900      	cmp	r1, #0
 8004a06:	b096      	sub	sp, #88	@ 0x58
 8004a08:	4615      	mov	r5, r2
 8004a0a:	461e      	mov	r6, r3
 8004a0c:	da0d      	bge.n	8004a2a <__swhatbuf_r+0x2e>
 8004a0e:	89a3      	ldrh	r3, [r4, #12]
 8004a10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004a14:	f04f 0100 	mov.w	r1, #0
 8004a18:	bf14      	ite	ne
 8004a1a:	2340      	movne	r3, #64	@ 0x40
 8004a1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004a20:	2000      	movs	r0, #0
 8004a22:	6031      	str	r1, [r6, #0]
 8004a24:	602b      	str	r3, [r5, #0]
 8004a26:	b016      	add	sp, #88	@ 0x58
 8004a28:	bd70      	pop	{r4, r5, r6, pc}
 8004a2a:	466a      	mov	r2, sp
 8004a2c:	f000 f8ae 	bl	8004b8c <_fstat_r>
 8004a30:	2800      	cmp	r0, #0
 8004a32:	dbec      	blt.n	8004a0e <__swhatbuf_r+0x12>
 8004a34:	9901      	ldr	r1, [sp, #4]
 8004a36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a3e:	4259      	negs	r1, r3
 8004a40:	4159      	adcs	r1, r3
 8004a42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a46:	e7eb      	b.n	8004a20 <__swhatbuf_r+0x24>

08004a48 <__smakebuf_r>:
 8004a48:	898b      	ldrh	r3, [r1, #12]
 8004a4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a4c:	079d      	lsls	r5, r3, #30
 8004a4e:	4606      	mov	r6, r0
 8004a50:	460c      	mov	r4, r1
 8004a52:	d507      	bpl.n	8004a64 <__smakebuf_r+0x1c>
 8004a54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a58:	6023      	str	r3, [r4, #0]
 8004a5a:	6123      	str	r3, [r4, #16]
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	6163      	str	r3, [r4, #20]
 8004a60:	b003      	add	sp, #12
 8004a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a64:	ab01      	add	r3, sp, #4
 8004a66:	466a      	mov	r2, sp
 8004a68:	f7ff ffc8 	bl	80049fc <__swhatbuf_r>
 8004a6c:	9f00      	ldr	r7, [sp, #0]
 8004a6e:	4605      	mov	r5, r0
 8004a70:	4639      	mov	r1, r7
 8004a72:	4630      	mov	r0, r6
 8004a74:	f7ff fc26 	bl	80042c4 <_malloc_r>
 8004a78:	b948      	cbnz	r0, 8004a8e <__smakebuf_r+0x46>
 8004a7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a7e:	059a      	lsls	r2, r3, #22
 8004a80:	d4ee      	bmi.n	8004a60 <__smakebuf_r+0x18>
 8004a82:	f023 0303 	bic.w	r3, r3, #3
 8004a86:	f043 0302 	orr.w	r3, r3, #2
 8004a8a:	81a3      	strh	r3, [r4, #12]
 8004a8c:	e7e2      	b.n	8004a54 <__smakebuf_r+0xc>
 8004a8e:	89a3      	ldrh	r3, [r4, #12]
 8004a90:	6020      	str	r0, [r4, #0]
 8004a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a96:	81a3      	strh	r3, [r4, #12]
 8004a98:	9b01      	ldr	r3, [sp, #4]
 8004a9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a9e:	b15b      	cbz	r3, 8004ab8 <__smakebuf_r+0x70>
 8004aa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004aa4:	4630      	mov	r0, r6
 8004aa6:	f000 f80b 	bl	8004ac0 <_isatty_r>
 8004aaa:	b128      	cbz	r0, 8004ab8 <__smakebuf_r+0x70>
 8004aac:	89a3      	ldrh	r3, [r4, #12]
 8004aae:	f023 0303 	bic.w	r3, r3, #3
 8004ab2:	f043 0301 	orr.w	r3, r3, #1
 8004ab6:	81a3      	strh	r3, [r4, #12]
 8004ab8:	89a3      	ldrh	r3, [r4, #12]
 8004aba:	431d      	orrs	r5, r3
 8004abc:	81a5      	strh	r5, [r4, #12]
 8004abe:	e7cf      	b.n	8004a60 <__smakebuf_r+0x18>

08004ac0 <_isatty_r>:
 8004ac0:	b538      	push	{r3, r4, r5, lr}
 8004ac2:	4d06      	ldr	r5, [pc, #24]	@ (8004adc <_isatty_r+0x1c>)
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	4604      	mov	r4, r0
 8004ac8:	4608      	mov	r0, r1
 8004aca:	602b      	str	r3, [r5, #0]
 8004acc:	f7fc f995 	bl	8000dfa <_isatty>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	d102      	bne.n	8004ada <_isatty_r+0x1a>
 8004ad4:	682b      	ldr	r3, [r5, #0]
 8004ad6:	b103      	cbz	r3, 8004ada <_isatty_r+0x1a>
 8004ad8:	6023      	str	r3, [r4, #0]
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	2000834c 	.word	0x2000834c

08004ae0 <_lseek_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4d07      	ldr	r5, [pc, #28]	@ (8004b00 <_lseek_r+0x20>)
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	4608      	mov	r0, r1
 8004ae8:	4611      	mov	r1, r2
 8004aea:	2200      	movs	r2, #0
 8004aec:	602a      	str	r2, [r5, #0]
 8004aee:	461a      	mov	r2, r3
 8004af0:	f7fc f98e 	bl	8000e10 <_lseek>
 8004af4:	1c43      	adds	r3, r0, #1
 8004af6:	d102      	bne.n	8004afe <_lseek_r+0x1e>
 8004af8:	682b      	ldr	r3, [r5, #0]
 8004afa:	b103      	cbz	r3, 8004afe <_lseek_r+0x1e>
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	bd38      	pop	{r3, r4, r5, pc}
 8004b00:	2000834c 	.word	0x2000834c

08004b04 <_read_r>:
 8004b04:	b538      	push	{r3, r4, r5, lr}
 8004b06:	4d07      	ldr	r5, [pc, #28]	@ (8004b24 <_read_r+0x20>)
 8004b08:	4604      	mov	r4, r0
 8004b0a:	4608      	mov	r0, r1
 8004b0c:	4611      	mov	r1, r2
 8004b0e:	2200      	movs	r2, #0
 8004b10:	602a      	str	r2, [r5, #0]
 8004b12:	461a      	mov	r2, r3
 8004b14:	f7fc f91c 	bl	8000d50 <_read>
 8004b18:	1c43      	adds	r3, r0, #1
 8004b1a:	d102      	bne.n	8004b22 <_read_r+0x1e>
 8004b1c:	682b      	ldr	r3, [r5, #0]
 8004b1e:	b103      	cbz	r3, 8004b22 <_read_r+0x1e>
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	bd38      	pop	{r3, r4, r5, pc}
 8004b24:	2000834c 	.word	0x2000834c

08004b28 <_sbrk_r>:
 8004b28:	b538      	push	{r3, r4, r5, lr}
 8004b2a:	4d06      	ldr	r5, [pc, #24]	@ (8004b44 <_sbrk_r+0x1c>)
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	4604      	mov	r4, r0
 8004b30:	4608      	mov	r0, r1
 8004b32:	602b      	str	r3, [r5, #0]
 8004b34:	f7fc f97a 	bl	8000e2c <_sbrk>
 8004b38:	1c43      	adds	r3, r0, #1
 8004b3a:	d102      	bne.n	8004b42 <_sbrk_r+0x1a>
 8004b3c:	682b      	ldr	r3, [r5, #0]
 8004b3e:	b103      	cbz	r3, 8004b42 <_sbrk_r+0x1a>
 8004b40:	6023      	str	r3, [r4, #0]
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
 8004b44:	2000834c 	.word	0x2000834c

08004b48 <_write_r>:
 8004b48:	b538      	push	{r3, r4, r5, lr}
 8004b4a:	4d07      	ldr	r5, [pc, #28]	@ (8004b68 <_write_r+0x20>)
 8004b4c:	4604      	mov	r4, r0
 8004b4e:	4608      	mov	r0, r1
 8004b50:	4611      	mov	r1, r2
 8004b52:	2200      	movs	r2, #0
 8004b54:	602a      	str	r2, [r5, #0]
 8004b56:	461a      	mov	r2, r3
 8004b58:	f7fc f917 	bl	8000d8a <_write>
 8004b5c:	1c43      	adds	r3, r0, #1
 8004b5e:	d102      	bne.n	8004b66 <_write_r+0x1e>
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	b103      	cbz	r3, 8004b66 <_write_r+0x1e>
 8004b64:	6023      	str	r3, [r4, #0]
 8004b66:	bd38      	pop	{r3, r4, r5, pc}
 8004b68:	2000834c 	.word	0x2000834c

08004b6c <_close_r>:
 8004b6c:	b538      	push	{r3, r4, r5, lr}
 8004b6e:	4d06      	ldr	r5, [pc, #24]	@ (8004b88 <_close_r+0x1c>)
 8004b70:	2300      	movs	r3, #0
 8004b72:	4604      	mov	r4, r0
 8004b74:	4608      	mov	r0, r1
 8004b76:	602b      	str	r3, [r5, #0]
 8004b78:	f7fc f923 	bl	8000dc2 <_close>
 8004b7c:	1c43      	adds	r3, r0, #1
 8004b7e:	d102      	bne.n	8004b86 <_close_r+0x1a>
 8004b80:	682b      	ldr	r3, [r5, #0]
 8004b82:	b103      	cbz	r3, 8004b86 <_close_r+0x1a>
 8004b84:	6023      	str	r3, [r4, #0]
 8004b86:	bd38      	pop	{r3, r4, r5, pc}
 8004b88:	2000834c 	.word	0x2000834c

08004b8c <_fstat_r>:
 8004b8c:	b538      	push	{r3, r4, r5, lr}
 8004b8e:	4d07      	ldr	r5, [pc, #28]	@ (8004bac <_fstat_r+0x20>)
 8004b90:	2300      	movs	r3, #0
 8004b92:	4604      	mov	r4, r0
 8004b94:	4608      	mov	r0, r1
 8004b96:	4611      	mov	r1, r2
 8004b98:	602b      	str	r3, [r5, #0]
 8004b9a:	f7fc f91e 	bl	8000dda <_fstat>
 8004b9e:	1c43      	adds	r3, r0, #1
 8004ba0:	d102      	bne.n	8004ba8 <_fstat_r+0x1c>
 8004ba2:	682b      	ldr	r3, [r5, #0]
 8004ba4:	b103      	cbz	r3, 8004ba8 <_fstat_r+0x1c>
 8004ba6:	6023      	str	r3, [r4, #0]
 8004ba8:	bd38      	pop	{r3, r4, r5, pc}
 8004baa:	bf00      	nop
 8004bac:	2000834c 	.word	0x2000834c

08004bb0 <_free_r>:
 8004bb0:	b538      	push	{r3, r4, r5, lr}
 8004bb2:	4605      	mov	r5, r0
 8004bb4:	2900      	cmp	r1, #0
 8004bb6:	d041      	beq.n	8004c3c <_free_r+0x8c>
 8004bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bbc:	1f0c      	subs	r4, r1, #4
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	bfb8      	it	lt
 8004bc2:	18e4      	addlt	r4, r4, r3
 8004bc4:	f7ff fe36 	bl	8004834 <__malloc_lock>
 8004bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8004c40 <_free_r+0x90>)
 8004bca:	6813      	ldr	r3, [r2, #0]
 8004bcc:	b933      	cbnz	r3, 8004bdc <_free_r+0x2c>
 8004bce:	6063      	str	r3, [r4, #4]
 8004bd0:	6014      	str	r4, [r2, #0]
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004bd8:	f7ff be32 	b.w	8004840 <__malloc_unlock>
 8004bdc:	42a3      	cmp	r3, r4
 8004bde:	d908      	bls.n	8004bf2 <_free_r+0x42>
 8004be0:	6820      	ldr	r0, [r4, #0]
 8004be2:	1821      	adds	r1, r4, r0
 8004be4:	428b      	cmp	r3, r1
 8004be6:	bf01      	itttt	eq
 8004be8:	6819      	ldreq	r1, [r3, #0]
 8004bea:	685b      	ldreq	r3, [r3, #4]
 8004bec:	1809      	addeq	r1, r1, r0
 8004bee:	6021      	streq	r1, [r4, #0]
 8004bf0:	e7ed      	b.n	8004bce <_free_r+0x1e>
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	b10b      	cbz	r3, 8004bfc <_free_r+0x4c>
 8004bf8:	42a3      	cmp	r3, r4
 8004bfa:	d9fa      	bls.n	8004bf2 <_free_r+0x42>
 8004bfc:	6811      	ldr	r1, [r2, #0]
 8004bfe:	1850      	adds	r0, r2, r1
 8004c00:	42a0      	cmp	r0, r4
 8004c02:	d10b      	bne.n	8004c1c <_free_r+0x6c>
 8004c04:	6820      	ldr	r0, [r4, #0]
 8004c06:	4401      	add	r1, r0
 8004c08:	1850      	adds	r0, r2, r1
 8004c0a:	4283      	cmp	r3, r0
 8004c0c:	6011      	str	r1, [r2, #0]
 8004c0e:	d1e0      	bne.n	8004bd2 <_free_r+0x22>
 8004c10:	6818      	ldr	r0, [r3, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	6053      	str	r3, [r2, #4]
 8004c16:	4408      	add	r0, r1
 8004c18:	6010      	str	r0, [r2, #0]
 8004c1a:	e7da      	b.n	8004bd2 <_free_r+0x22>
 8004c1c:	d902      	bls.n	8004c24 <_free_r+0x74>
 8004c1e:	230c      	movs	r3, #12
 8004c20:	602b      	str	r3, [r5, #0]
 8004c22:	e7d6      	b.n	8004bd2 <_free_r+0x22>
 8004c24:	6820      	ldr	r0, [r4, #0]
 8004c26:	1821      	adds	r1, r4, r0
 8004c28:	428b      	cmp	r3, r1
 8004c2a:	bf04      	itt	eq
 8004c2c:	6819      	ldreq	r1, [r3, #0]
 8004c2e:	685b      	ldreq	r3, [r3, #4]
 8004c30:	6063      	str	r3, [r4, #4]
 8004c32:	bf04      	itt	eq
 8004c34:	1809      	addeq	r1, r1, r0
 8004c36:	6021      	streq	r1, [r4, #0]
 8004c38:	6054      	str	r4, [r2, #4]
 8004c3a:	e7ca      	b.n	8004bd2 <_free_r+0x22>
 8004c3c:	bd38      	pop	{r3, r4, r5, pc}
 8004c3e:	bf00      	nop
 8004c40:	20008348 	.word	0x20008348

08004c44 <_init>:
 8004c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c46:	bf00      	nop
 8004c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c4a:	bc08      	pop	{r3}
 8004c4c:	469e      	mov	lr, r3
 8004c4e:	4770      	bx	lr

08004c50 <_fini>:
 8004c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c52:	bf00      	nop
 8004c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004c56:	bc08      	pop	{r3}
 8004c58:	469e      	mov	lr, r3
 8004c5a:	4770      	bx	lr
