**************************************************
Report         : passing_points

Reference      : Ref:/WORK/SYS_TOP
Implementation : Imp:/WORK/SYS_TOP
Version        : L-2016.03-SP1
Date           : Tue Sep 30 21:13:28 2025
**************************************************

330 Passing compare points:

  Ref  LAT        Ref:/WORK/SYS_TOP/clk_gating_inst/U0_TLATNCAX12M
  Impl LAT        Imp:/WORK/SYS_TOP/clk_gating_inst/U0_TLATNCAX12M

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[10]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[11]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[12]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[13]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[14]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[15]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[8]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/ALU_OUT_reg[9]

  Ref  DFF        Ref:/WORK/SYS_TOP/alu_inst/OUT_VALID_reg
  Impl DFF        Imp:/WORK/SYS_TOP/alu_inst/OUT_VALID_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/rq_ptr_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/df_sync_inst/wq_ptr_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_mem_inst/mem_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_Binary_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_empty_reg
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_empty_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_rd_inst/r_ptr_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_Binary_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_full_reg
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_full_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/async_fifo_inst/fifo_wr_inst/w_ptr_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/counter_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/counter_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/div_clk_internal_reg
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/div_clk_internal_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div2_inst/flag_reg
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div2_inst/flag_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/counter_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/counter_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/div_clk_internal_reg
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/div_clk_internal_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/clk_div_inst/flag_reg
  Impl DFF        Imp:/WORK/SYS_TOP/clk_div_inst/flag_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/enable_prev_reg
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/enable_prev_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/enable_pulse_reg
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/enable_pulse_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_bus_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/data_sync_inst/sync_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/data_sync_inst/sync_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/pulse_gen_inst/pls_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP/pulse_gen_inst/pls_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/pulse_gen_inst/rcv_flop_reg
  Impl DFF        Imp:/WORK/SYS_TOP/pulse_gen_inst/rcv_flop_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/RdData_valid_reg
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/RdData_valid_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[0][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[1][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[2][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[3][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[4][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[5][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[6][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][0]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][0]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][1]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][1]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][2]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][2]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][3]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][3]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][4]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][4]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][5]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][5]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][6]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][6]

  Ref  DFF        Ref:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][7]
  Impl DFF        Imp:/WORK/SYS_TOP/regfile_inst/regArr_reg[7][7]

  Ref  DFF        Ref:/WORK/SYS_TOP/rst_sync2_inst/sync_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/rst_sync2_inst/sync_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/rst_sync2_inst/sync_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/rst_sync2_inst/sync_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/rst_sync_inst/sync_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/rst_sync_inst/sync_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/rst_sync_inst/sync_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/rst_sync_inst/sync_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_function_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[10]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[10]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[11]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[11]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[12]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[12]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[13]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[13]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[14]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[14]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[15]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[15]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[8]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[8]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[9]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/alu_result_reg_reg[9]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/current_state_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/is_alu_op_reg
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/is_alu_op_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_A_reg_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/oper_B_reg_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/sys_ctrl_inst/rf_addr_reg_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_cnt_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_done_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/bit_done_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/edge_cnt_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/prev_enable_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/counter_inst/prev_enable_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/deser_inst/P_DATA_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/fsm_inst/current_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/fsm_inst/current_state_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/fsm_inst/current_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/fsm_inst/current_state_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/fsm_inst/current_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/fsm_inst/current_state_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/par_chk/par_error_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/par_chk/par_error_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sample_reg1_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sample_reg1_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sample_reg2_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sample_reg2_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sample_reg3_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sample_reg3_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sampled_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/sampling_inst/sampled_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/stp_chk/stp_error_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/stp_chk/stp_error_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_RX_inst/strt_chk/strt_glitch_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_RX_inst/strt_chk/strt_glitch_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/DATA_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/par_bit_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/Parity_Gen/par_bit_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/fsm_inst/current_state_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/fsm_inst/current_state_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/fsm_inst/current_state_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/fsm_inst/current_state_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/fsm_inst/current_state_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/fsm_inst/current_state_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[3]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[3]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[4]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[4]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[5]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[5]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[6]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[6]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[7]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/DATA_V_reg[7]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/counter_reg[0]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/counter_reg[0]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/counter_reg[1]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/counter_reg[1]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/counter_reg[2]
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/counter_reg[2]

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/ser_data_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/ser_data_reg

  Ref  DFF        Ref:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/ser_done_reg
  Impl DFF        Imp:/WORK/SYS_TOP/uart_inst/UART_TX_inst/u_Serializer/ser_done_reg

  Ref  Port       Ref:/WORK/SYS_TOP/UART_TX_O
  Impl Port       Imp:/WORK/SYS_TOP/UART_TX_O

  Ref  Port       Ref:/WORK/SYS_TOP/framing_error
  Impl Port       Imp:/WORK/SYS_TOP/framing_error

  Ref  Port       Ref:/WORK/SYS_TOP/parity_error
  Impl Port       Imp:/WORK/SYS_TOP/parity_error

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
