V3 21
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd 2007/08/16.15:33:28 K.39
EN plbv46_slave_single_v1_00_a/plbv46_slave_single 1239049076 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd \
      PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH ieee/NUMERIC_STD 1217055545 PB ieee/std_logic_misc 1217055546 \
      LB proc_common_v2_00_a PB proc_common_v2_00_a/proc_common_pkg 1239049041 \
      PB proc_common_v2_00_a/family_support 1239049039 \
      PB proc_common_v2_00_a/ipif_pkg 1239049063 \
      EN proc_common_v2_00_a/or_gate128 1239049060 LB unisim PH unisim/VCOMPONENTS 1217055545 \
      LB plbv46_slave_single_v1_00_a
AR plbv46_slave_single_v1_00_a/plbv46_slave_single/implementation 1239049077 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd \
      EN plbv46_slave_single_v1_00_a/plbv46_slave_single 1239049076 \
      CP std_logic_vector CP plbv46_slave_single_v1_00_a/plb_slave_attachment
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd 2007/07/24.11:17:34 K.39
EN plbv46_slave_single_v1_00_a/plb_address_decoder 1239049064 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd \
      PB ieee/std_logic_1164 1217055545 PH ieee/NUMERIC_STD 1217055545 \
      LB proc_common_v2_00_a PB proc_common_v2_00_a/proc_common_pkg 1239049041 \
      EN proc_common_v2_00_a/pselect_f 1239049058 \
      EN proc_common_v2_00_a/or_gate128 1239049060 \
      PB proc_common_v2_00_a/ipif_pkg 1239049063 \
      PB proc_common_v2_00_a/family_support 1239049039 LB unisim \
      PH unisim/VCOMPONENTS 1217055545
AR plbv46_slave_single_v1_00_a/plb_address_decoder/IMP 1239049065 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd \
      EN plbv46_slave_single_v1_00_a/plb_address_decoder 1239049064 CP integer \
      CP std_logic_vector CP proc_common_v2_00_a/pselect_f \
      CP proc_common_v2_00_a/or_gate128
FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd 2007/08/16.15:33:28 K.39
EN plbv46_slave_single_v1_00_a/plb_slave_attachment 1239049074 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd \
      PB ieee/std_logic_1164 1217055545 PH ieee/NUMERIC_STD 1217055545 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 PB ieee/std_logic_misc 1217055546 \
      LB proc_common_v2_00_a PB proc_common_v2_00_a/proc_common_pkg 1239049041 \
      PB proc_common_v2_00_a/ipif_pkg 1239049063 \
      PB proc_common_v2_00_a/family_support 1239049039 \
      EN proc_common_v2_00_a/counter_f 1239049054 LB unisim PH unisim/VCOMPONENTS 1217055545 \
      LB plbv46_slave_single_v1_00_a
AR plbv46_slave_single_v1_00_a/plb_slave_attachment/implementation 1239049075 \
      FL /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd \
      EN plbv46_slave_single_v1_00_a/plb_slave_attachment 1239049074 CP std_logic \
      CP std_logic_vector CP plbv46_slave_single_v1_00_a/plb_address_decoder \
      CP PLB_ADDR_CNTRL_STATES CP integer CP proc_common_v2_00_a/counter_f
