Riviera-PRO 2023.04.112.8911(Linux64) 2024-08-03 18:07:43

Elaboration top modules:
Verilog Module                tb_trailingzeros


-------------------------------------------------------------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
-------------------------------------------------------------------------------------------------------------------------------------------------
tb_trailingzeros        | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns +incdir+/usr/share/Riviera-PRO/vlib/uvm-1.2/src -l uvm_1_2
trailing_zeros          | work    |      | 2023.04.112 (Linux64) | -timescale 1ns/1ns +incdir+/usr/share/Riviera-PRO/vlib/uvm-1.2/src -l uvm_1_2
-------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------------------------------------------------------------
work                    | None
-------------------------------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
