============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jul  5 10:43:15 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/cal_gain.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/calculator.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/successive.v
RUN-1001 : Project manager successfully analyzed 47 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.601689s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (47.8%)

RUN-1004 : used memory is 310 MB, reserved memory is 288 MB, peak memory is 316 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 130850473639936"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 120156005072896"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net u_logic/IRQ[31] will be merged to another kept net IRQ[31]
SYN-5055 WARNING: The kept net IRQ[31] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net u_logic/IRQ[30] will be merged to another kept net IRQ[30]
SYN-5055 WARNING: The kept net IRQ[30] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net u_logic/IRQ[29] will be merged to another kept net IRQ[29]
SYN-5055 WARNING: The kept net IRQ[29] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net u_logic/IRQ[28] will be merged to another kept net IRQ[28]
SYN-5055 WARNING: The kept net IRQ[28] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net u_logic/IRQ[27] will be merged to another kept net IRQ[27]
SYN-5055 WARNING: The kept net IRQ[27] will be merged to another kept net IRQ[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 14675/67 useful/useless nets, 12498/47 useful/useless insts
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 12498 instances
RUN-0007 : 7386 luts, 3548 seqs, 934 mslices, 496 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 14675 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 9400 nets have 2 pins
RUN-1001 : 3654 nets have [3 - 5] pins
RUN-1001 : 849 nets have [6 - 10] pins
RUN-1001 : 505 nets have [11 - 20] pins
RUN-1001 : 249 nets have [21 - 99] pins
RUN-1001 : 17 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     352     
RUN-1001 :   No   |  No   |  Yes  |    1347     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     919     
RUN-1001 :   Yes  |  No   |  Yes  |     898     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  76   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 96
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12496 instances, 7386 luts, 3548 seqs, 1430 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60925, tnet num: 14673, tinst num: 12496, tnode num: 72881, tedge num: 102784.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14673 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.227831s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (53.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.50499e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12496.
PHY-3001 : Level 1 #clusters 1869.
PHY-3001 : End clustering;  0.099234s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (31.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.12136e+06, overlap = 480.375
PHY-3002 : Step(2): len = 974262, overlap = 575.594
PHY-3002 : Step(3): len = 689262, overlap = 702.25
PHY-3002 : Step(4): len = 606605, overlap = 747.438
PHY-3002 : Step(5): len = 481700, overlap = 842.25
PHY-3002 : Step(6): len = 426569, overlap = 920.625
PHY-3002 : Step(7): len = 339786, overlap = 989.406
PHY-3002 : Step(8): len = 308733, overlap = 1048.03
PHY-3002 : Step(9): len = 258361, overlap = 1121.94
PHY-3002 : Step(10): len = 238702, overlap = 1151.69
PHY-3002 : Step(11): len = 207027, overlap = 1197.75
PHY-3002 : Step(12): len = 186938, overlap = 1214.88
PHY-3002 : Step(13): len = 170312, overlap = 1231.47
PHY-3002 : Step(14): len = 156189, overlap = 1269.66
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.6452e-06
PHY-3002 : Step(15): len = 168752, overlap = 1224
PHY-3002 : Step(16): len = 217725, overlap = 1089.31
PHY-3002 : Step(17): len = 234395, overlap = 1002.81
PHY-3002 : Step(18): len = 243526, overlap = 948.688
PHY-3002 : Step(19): len = 238113, overlap = 945.625
PHY-3002 : Step(20): len = 235806, overlap = 915.469
PHY-3002 : Step(21): len = 229591, overlap = 889.094
PHY-3002 : Step(22): len = 228234, overlap = 885.594
PHY-3002 : Step(23): len = 221816, overlap = 909.562
PHY-3002 : Step(24): len = 222273, overlap = 919.469
PHY-3002 : Step(25): len = 219692, overlap = 884.375
PHY-3002 : Step(26): len = 218081, overlap = 884.969
PHY-3002 : Step(27): len = 214050, overlap = 908.281
PHY-3002 : Step(28): len = 212611, overlap = 952.312
PHY-3002 : Step(29): len = 209175, overlap = 950.938
PHY-3002 : Step(30): len = 207533, overlap = 926.062
PHY-3002 : Step(31): len = 204203, overlap = 930.969
PHY-3002 : Step(32): len = 203746, overlap = 927.281
PHY-3002 : Step(33): len = 201756, overlap = 925.125
PHY-3002 : Step(34): len = 200265, overlap = 944.094
PHY-3002 : Step(35): len = 198747, overlap = 943.312
PHY-3002 : Step(36): len = 199359, overlap = 942.656
PHY-3002 : Step(37): len = 196906, overlap = 961.062
PHY-3002 : Step(38): len = 197058, overlap = 971.625
PHY-3002 : Step(39): len = 195662, overlap = 994.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.2904e-06
PHY-3002 : Step(40): len = 205968, overlap = 969.812
PHY-3002 : Step(41): len = 221667, overlap = 941.438
PHY-3002 : Step(42): len = 228088, overlap = 934.438
PHY-3002 : Step(43): len = 230706, overlap = 927.312
PHY-3002 : Step(44): len = 230368, overlap = 913.719
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.58081e-06
PHY-3002 : Step(45): len = 243130, overlap = 869.625
PHY-3002 : Step(46): len = 262285, overlap = 759.75
PHY-3002 : Step(47): len = 270960, overlap = 741.469
PHY-3002 : Step(48): len = 273177, overlap = 709.219
PHY-3002 : Step(49): len = 272261, overlap = 694.594
PHY-3002 : Step(50): len = 271515, overlap = 699.219
PHY-3002 : Step(51): len = 272217, overlap = 694.375
PHY-3002 : Step(52): len = 273298, overlap = 698.188
PHY-3002 : Step(53): len = 273031, overlap = 732.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.31616e-05
PHY-3002 : Step(54): len = 292470, overlap = 695.156
PHY-3002 : Step(55): len = 310657, overlap = 680.156
PHY-3002 : Step(56): len = 318446, overlap = 625.094
PHY-3002 : Step(57): len = 322560, overlap = 598.625
PHY-3002 : Step(58): len = 326170, overlap = 585.156
PHY-3002 : Step(59): len = 328757, overlap = 574.5
PHY-3002 : Step(60): len = 328073, overlap = 577.156
PHY-3002 : Step(61): len = 327535, overlap = 572.844
PHY-3002 : Step(62): len = 326831, overlap = 593.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.63232e-05
PHY-3002 : Step(63): len = 350152, overlap = 549.219
PHY-3002 : Step(64): len = 372504, overlap = 491.531
PHY-3002 : Step(65): len = 379117, overlap = 460.25
PHY-3002 : Step(66): len = 380572, overlap = 429.125
PHY-3002 : Step(67): len = 379184, overlap = 416.062
PHY-3002 : Step(68): len = 379366, overlap = 411.875
PHY-3002 : Step(69): len = 378580, overlap = 408.938
PHY-3002 : Step(70): len = 379307, overlap = 402.094
PHY-3002 : Step(71): len = 380398, overlap = 397.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.26465e-05
PHY-3002 : Step(72): len = 402705, overlap = 394.938
PHY-3002 : Step(73): len = 419845, overlap = 377.344
PHY-3002 : Step(74): len = 422469, overlap = 360.562
PHY-3002 : Step(75): len = 422383, overlap = 349.438
PHY-3002 : Step(76): len = 424317, overlap = 343.688
PHY-3002 : Step(77): len = 427356, overlap = 334.312
PHY-3002 : Step(78): len = 426533, overlap = 345.875
PHY-3002 : Step(79): len = 427822, overlap = 346.688
PHY-3002 : Step(80): len = 429158, overlap = 355.844
PHY-3002 : Step(81): len = 431504, overlap = 351.812
PHY-3002 : Step(82): len = 431963, overlap = 360.281
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000105293
PHY-3002 : Step(83): len = 450998, overlap = 338.156
PHY-3002 : Step(84): len = 462053, overlap = 315.25
PHY-3002 : Step(85): len = 463868, overlap = 299.688
PHY-3002 : Step(86): len = 467276, overlap = 284.062
PHY-3002 : Step(87): len = 471083, overlap = 273.656
PHY-3002 : Step(88): len = 473733, overlap = 272.25
PHY-3002 : Step(89): len = 470898, overlap = 289.438
PHY-3002 : Step(90): len = 469523, overlap = 282.531
PHY-3002 : Step(91): len = 470664, overlap = 268.719
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000210586
PHY-3002 : Step(92): len = 486832, overlap = 252.906
PHY-3002 : Step(93): len = 495762, overlap = 244.281
PHY-3002 : Step(94): len = 496235, overlap = 227.375
PHY-3002 : Step(95): len = 498180, overlap = 213.219
PHY-3002 : Step(96): len = 504232, overlap = 217.938
PHY-3002 : Step(97): len = 507538, overlap = 207.75
PHY-3002 : Step(98): len = 505996, overlap = 198.562
PHY-3002 : Step(99): len = 506194, overlap = 196.281
PHY-3002 : Step(100): len = 508072, overlap = 197.719
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000421172
PHY-3002 : Step(101): len = 518939, overlap = 197.25
PHY-3002 : Step(102): len = 527449, overlap = 177.906
PHY-3002 : Step(103): len = 528324, overlap = 174.625
PHY-3002 : Step(104): len = 529933, overlap = 176.125
PHY-3002 : Step(105): len = 534517, overlap = 170.688
PHY-3002 : Step(106): len = 537570, overlap = 173.375
PHY-3002 : Step(107): len = 537201, overlap = 179
PHY-3002 : Step(108): len = 536861, overlap = 167.625
PHY-3002 : Step(109): len = 537546, overlap = 169.031
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000842343
PHY-3002 : Step(110): len = 544624, overlap = 160.094
PHY-3002 : Step(111): len = 548728, overlap = 159.438
PHY-3002 : Step(112): len = 548306, overlap = 159.875
PHY-3002 : Step(113): len = 548219, overlap = 151.625
PHY-3002 : Step(114): len = 550428, overlap = 153.312
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00146286
PHY-3002 : Step(115): len = 553797, overlap = 152.781
PHY-3002 : Step(116): len = 557654, overlap = 146
PHY-3002 : Step(117): len = 558497, overlap = 135.125
PHY-3002 : Step(118): len = 560114, overlap = 129.906
PHY-3002 : Step(119): len = 561878, overlap = 131.281
PHY-3002 : Step(120): len = 563136, overlap = 136.375
PHY-3002 : Step(121): len = 562929, overlap = 120.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.015430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14675.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 733656, over cnt = 1800(5%), over = 10291, worst = 35
PHY-1001 : End global iterations;  0.404166s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (19.3%)

PHY-1001 : Congestion index: top1 = 102.76, top5 = 77.04, top10 = 64.10, top15 = 56.05.
PHY-3001 : End congestion estimation;  0.548575s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (31.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14673 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.525807s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (59.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000176892
PHY-3002 : Step(122): len = 606125, overlap = 57.6875
PHY-3002 : Step(123): len = 606023, overlap = 51.8125
PHY-3002 : Step(124): len = 602281, overlap = 49.3438
PHY-3002 : Step(125): len = 601109, overlap = 49.875
PHY-3002 : Step(126): len = 603334, overlap = 54.2188
PHY-3002 : Step(127): len = 602348, overlap = 52.4375
PHY-3002 : Step(128): len = 602201, overlap = 56.0312
PHY-3002 : Step(129): len = 601782, overlap = 47.7188
PHY-3002 : Step(130): len = 599874, overlap = 46.375
PHY-3002 : Step(131): len = 597473, overlap = 44.4688
PHY-3002 : Step(132): len = 596145, overlap = 46.8125
PHY-3002 : Step(133): len = 593336, overlap = 46.5312
PHY-3002 : Step(134): len = 589695, overlap = 47.4688
PHY-3002 : Step(135): len = 587652, overlap = 46.3438
PHY-3002 : Step(136): len = 584860, overlap = 48.4688
PHY-3002 : Step(137): len = 583111, overlap = 51.1875
PHY-3002 : Step(138): len = 580841, overlap = 52.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000353784
PHY-3002 : Step(139): len = 585865, overlap = 51.2812
PHY-3002 : Step(140): len = 594804, overlap = 47.5625
PHY-3002 : Step(141): len = 594644, overlap = 47
PHY-3002 : Step(142): len = 595019, overlap = 47
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000707567
PHY-3002 : Step(143): len = 598953, overlap = 45.625
PHY-3002 : Step(144): len = 618943, overlap = 43.3438
PHY-3002 : Step(145): len = 620079, overlap = 43.625
PHY-3002 : Step(146): len = 619132, overlap = 40.1875
PHY-3002 : Step(147): len = 619352, overlap = 42.7812
PHY-3002 : Step(148): len = 621260, overlap = 39.625
PHY-3002 : Step(149): len = 621598, overlap = 45.4375
PHY-3002 : Step(150): len = 620477, overlap = 48.5
PHY-3002 : Step(151): len = 619851, overlap = 49.9688
PHY-3002 : Step(152): len = 620155, overlap = 50.9375
PHY-3002 : Step(153): len = 617833, overlap = 49.3438
PHY-3002 : Step(154): len = 614987, overlap = 48.5938
PHY-3002 : Step(155): len = 613564, overlap = 45.6562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00139448
PHY-3002 : Step(156): len = 616160, overlap = 44.625
PHY-3002 : Step(157): len = 618762, overlap = 45.3438
PHY-3002 : Step(158): len = 623103, overlap = 44.5625
PHY-3002 : Step(159): len = 627325, overlap = 40.0625
PHY-3002 : Step(160): len = 629011, overlap = 39.1875
PHY-3002 : Step(161): len = 628608, overlap = 35
PHY-3002 : Step(162): len = 627081, overlap = 35.7812
PHY-3002 : Step(163): len = 625312, overlap = 37.3438
PHY-3002 : Step(164): len = 624133, overlap = 36.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00242396
PHY-3002 : Step(165): len = 625196, overlap = 35.7812
PHY-3002 : Step(166): len = 626501, overlap = 37.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 56/14675.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 763176, over cnt = 2500(7%), over = 10927, worst = 44
PHY-1001 : End global iterations;  0.493018s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (41.2%)

PHY-1001 : Congestion index: top1 = 93.81, top5 = 69.91, top10 = 59.68, top15 = 53.98.
PHY-3001 : End congestion estimation;  0.676851s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (50.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14673 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707374s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (72.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179703
PHY-3002 : Step(167): len = 622821, overlap = 152.406
PHY-3002 : Step(168): len = 615228, overlap = 135.781
PHY-3002 : Step(169): len = 605706, overlap = 108.969
PHY-3002 : Step(170): len = 598112, overlap = 109.375
PHY-3002 : Step(171): len = 590763, overlap = 110.719
PHY-3002 : Step(172): len = 585025, overlap = 100
PHY-3002 : Step(173): len = 579217, overlap = 110.062
PHY-3002 : Step(174): len = 575933, overlap = 104.531
PHY-3002 : Step(175): len = 571984, overlap = 105.656
PHY-3002 : Step(176): len = 567009, overlap = 102.594
PHY-3002 : Step(177): len = 563543, overlap = 106.375
PHY-3002 : Step(178): len = 559696, overlap = 105.938
PHY-3002 : Step(179): len = 556415, overlap = 104.125
PHY-3002 : Step(180): len = 553402, overlap = 109.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000359406
PHY-3002 : Step(181): len = 556704, overlap = 109.406
PHY-3002 : Step(182): len = 562772, overlap = 102.312
PHY-3002 : Step(183): len = 562917, overlap = 99.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000702909
PHY-3002 : Step(184): len = 574274, overlap = 89.6875
PHY-3002 : Step(185): len = 586452, overlap = 73.9688
PHY-3002 : Step(186): len = 588956, overlap = 68.7188
PHY-3002 : Step(187): len = 589078, overlap = 71.3125
PHY-3002 : Step(188): len = 589425, overlap = 77.8125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 60925, tnet num: 14673, tinst num: 12496, tnode num: 72881, tedge num: 102784.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 355.72 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 330/14675.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 743320, over cnt = 2792(7%), over = 10510, worst = 32
PHY-1001 : End global iterations;  0.533863s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (67.3%)

PHY-1001 : Congestion index: top1 = 75.56, top5 = 62.82, top10 = 55.47, top15 = 51.10.
PHY-1001 : End incremental global routing;  0.700140s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (64.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14673 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.524039s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (68.6%)

OPT-1001 : 11 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12381 has valid locations, 97 needs to be replaced
PHY-3001 : design contains 12582 instances, 7435 luts, 3585 seqs, 1430 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 596192
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12272/14761.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 749768, over cnt = 2797(7%), over = 10561, worst = 32
PHY-1001 : End global iterations;  0.108717s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (71.9%)

PHY-1001 : Congestion index: top1 = 75.69, top5 = 62.91, top10 = 55.63, top15 = 51.23.
PHY-3001 : End congestion estimation;  0.286955s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (70.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 61231, tnet num: 14759, tinst num: 12582, tnode num: 73298, tedge num: 103224.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14759 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.468913s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (68.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(189): len = 595944, overlap = 0.4375
PHY-3002 : Step(190): len = 595724, overlap = 0.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12302/14761.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 748688, over cnt = 2801(7%), over = 10547, worst = 32
PHY-1001 : End global iterations;  0.093944s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (66.5%)

PHY-1001 : Congestion index: top1 = 75.67, top5 = 63.02, top10 = 55.67, top15 = 51.28.
PHY-3001 : End congestion estimation;  0.275842s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (79.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14759 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.548886s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (59.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000888563
PHY-3002 : Step(191): len = 595773, overlap = 78.8125
PHY-3002 : Step(192): len = 595945, overlap = 78.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00177713
PHY-3002 : Step(193): len = 596158, overlap = 78.6562
PHY-3002 : Step(194): len = 596430, overlap = 78.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00355425
PHY-3002 : Step(195): len = 596416, overlap = 78.5
PHY-3002 : Step(196): len = 596457, overlap = 78.125
PHY-3001 : Final: Len = 596457, Over = 78.125
PHY-3001 : End incremental placement;  3.068202s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (60.6%)

OPT-1001 : Total overflow 357.72 peak overflow 2.88
OPT-1001 : End high-fanout net optimization;  4.600242s wall, 2.718750s user + 0.078125s system = 2.796875s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 604, reserve = 596, peak = 617.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12285/14761.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 749448, over cnt = 2796(7%), over = 10326, worst = 32
PHY-1002 : len = 795624, over cnt = 1989(5%), over = 5686, worst = 22
PHY-1002 : len = 841216, over cnt = 681(1%), over = 1783, worst = 21
PHY-1002 : len = 860704, over cnt = 217(0%), over = 487, worst = 15
PHY-1002 : len = 866096, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End global iterations;  1.033259s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (89.2%)

PHY-1001 : Congestion index: top1 = 59.01, top5 = 52.76, top10 = 49.21, top15 = 46.83.
OPT-1001 : End congestion update;  1.219159s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (82.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14759 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.451476s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.5%)

OPT-0007 : Start: WNS -2968 TNS -488253 NUM_FEPS 410
OPT-0007 : Iter 1: improved WNS -2561 TNS -251711 NUM_FEPS 410 with 58 cells processed and 4592 slack improved
OPT-0007 : Iter 2: improved WNS -2561 TNS -251711 NUM_FEPS 410 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.693785s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (70.1%)

OPT-1001 : Current memory(MB): used = 601, reserve = 593, peak = 617.
OPT-1001 : End physical optimization;  7.536289s wall, 4.671875s user + 0.093750s system = 4.765625s CPU (63.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7435 LUT to BLE ...
SYN-4008 : Packed 7435 LUT and 1481 SEQ to BLE.
SYN-4003 : Packing 2104 remaining SEQ's ...
SYN-4005 : Packed 1599 SEQ with LUT/SLICE
SYN-4006 : 4494 single LUT's are left
SYN-4006 : 505 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7940/9880 primitive instances ...
PHY-3001 : End packing;  0.580293s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (67.3%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5887 instances
RUN-1001 : 2877 mslices, 2876 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13520 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7896 nets have 2 pins
RUN-1001 : 3828 nets have [3 - 5] pins
RUN-1001 : 921 nets have [6 - 10] pins
RUN-1001 : 569 nets have [11 - 20] pins
RUN-1001 : 298 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 5885 instances, 5753 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 609678, Over = 171.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7166/13520.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 828240, over cnt = 1771(5%), over = 2794, worst = 7
PHY-1002 : len = 834200, over cnt = 1077(3%), over = 1512, worst = 7
PHY-1002 : len = 845344, over cnt = 355(1%), over = 494, worst = 6
PHY-1002 : len = 852968, over cnt = 83(0%), over = 98, worst = 3
PHY-1002 : len = 854944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.014259s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (47.8%)

PHY-1001 : Congestion index: top1 = 59.61, top5 = 53.08, top10 = 49.19, top15 = 46.66.
PHY-3001 : End congestion estimation;  1.252909s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (49.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57538, tnet num: 13518, tinst num: 5885, tnode num: 66994, tedge num: 100164.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.110189s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (49.3%)

RUN-1004 : used memory is 551 MB, reserved memory is 549 MB, peak memory is 617 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13518 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.658319s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (49.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.32974e-05
PHY-3002 : Step(197): len = 599071, overlap = 175.5
PHY-3002 : Step(198): len = 590536, overlap = 179.5
PHY-3002 : Step(199): len = 584539, overlap = 184.25
PHY-3002 : Step(200): len = 579985, overlap = 194.5
PHY-3002 : Step(201): len = 577278, overlap = 203
PHY-3002 : Step(202): len = 575683, overlap = 214.25
PHY-3002 : Step(203): len = 574750, overlap = 208
PHY-3002 : Step(204): len = 573914, overlap = 208.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000126595
PHY-3002 : Step(205): len = 584114, overlap = 187.75
PHY-3002 : Step(206): len = 592739, overlap = 167.25
PHY-3002 : Step(207): len = 592532, overlap = 168
PHY-3002 : Step(208): len = 592936, overlap = 172.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000241932
PHY-3002 : Step(209): len = 604914, overlap = 146.75
PHY-3002 : Step(210): len = 617042, overlap = 130.5
PHY-3002 : Step(211): len = 621406, overlap = 131.25
PHY-3002 : Step(212): len = 619976, overlap = 137.25
PHY-3002 : Step(213): len = 618839, overlap = 143
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.809669s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (9.6%)

PHY-3001 : Trial Legalized: Len = 667627
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 666/13520.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 829368, over cnt = 2363(6%), over = 4247, worst = 8
PHY-1002 : len = 849288, over cnt = 1384(3%), over = 2099, worst = 8
PHY-1002 : len = 874216, over cnt = 273(0%), over = 368, worst = 5
PHY-1002 : len = 878776, over cnt = 66(0%), over = 79, worst = 4
PHY-1002 : len = 880496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.345127s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (61.6%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 51.75, top10 = 48.53, top15 = 46.25.
PHY-3001 : End congestion estimation;  1.606515s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (64.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13518 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.549058s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (62.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000162434
PHY-3002 : Step(214): len = 649381, overlap = 24.25
PHY-3002 : Step(215): len = 639127, overlap = 39.25
PHY-3002 : Step(216): len = 631788, overlap = 57.75
PHY-3002 : Step(217): len = 625376, overlap = 75.5
PHY-3002 : Step(218): len = 622285, overlap = 85
PHY-3002 : Step(219): len = 619690, overlap = 87.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000324868
PHY-3002 : Step(220): len = 626948, overlap = 78.5
PHY-3002 : Step(221): len = 631722, overlap = 75.25
PHY-3002 : Step(222): len = 635876, overlap = 76.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000649736
PHY-3002 : Step(223): len = 639405, overlap = 74.5
PHY-3002 : Step(224): len = 648644, overlap = 75
PHY-3002 : Step(225): len = 652667, overlap = 71.5
PHY-3002 : Step(226): len = 651739, overlap = 73.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 668309, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.038587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.5%)

PHY-3001 : 50 instances has been re-located, deltaX = 14, deltaY = 28, maxDist = 2.
PHY-3001 : Final: Len = 669349, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57538, tnet num: 13518, tinst num: 5885, tnode num: 66994, tedge num: 100164.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.203189s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (64.9%)

RUN-1004 : used memory is 574 MB, reserved memory is 577 MB, peak memory is 630 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3823/13520.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 849960, over cnt = 2231(6%), over = 3672, worst = 7
PHY-1002 : len = 863240, over cnt = 1334(3%), over = 1852, worst = 7
PHY-1002 : len = 878008, over cnt = 529(1%), over = 716, worst = 4
PHY-1002 : len = 884128, over cnt = 261(0%), over = 375, worst = 4
PHY-1002 : len = 889680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.333172s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (46.9%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 50.30, top10 = 47.26, top15 = 45.15.
PHY-1001 : End incremental global routing;  1.586090s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (53.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13518 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.564065s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (55.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5780 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 5890 instances, 5758 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 669871
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12328/13525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 890264, over cnt = 23(0%), over = 26, worst = 3
PHY-1002 : len = 890368, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 890448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.350156s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (58.0%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 50.32, top10 = 47.26, top15 = 45.15.
PHY-3001 : End congestion estimation;  0.600212s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (65.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57598, tnet num: 13523, tinst num: 5890, tnode num: 67069, tedge num: 100254.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.199519s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (61.2%)

RUN-1004 : used memory is 602 MB, reserved memory is 602 MB, peak memory is 640 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.761927s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (58.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(227): len = 669776, overlap = 0
PHY-3002 : Step(228): len = 669776, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12325/13525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 890072, over cnt = 13(0%), over = 18, worst = 3
PHY-1002 : len = 890168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.228672s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (75.2%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 50.30, top10 = 47.25, top15 = 45.14.
PHY-3001 : End congestion estimation;  0.475565s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (69.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.567971s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (60.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0001178
PHY-3002 : Step(229): len = 669791, overlap = 0.25
PHY-3002 : Step(230): len = 669791, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004139s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 669840, Over = 0
PHY-3001 : End spreading;  0.036047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (43.3%)

PHY-3001 : Final: Len = 669840, Over = 0
PHY-3001 : End incremental placement;  3.767959s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (61.8%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  6.258102s wall, 3.640625s user + 0.046875s system = 3.687500s CPU (58.9%)

OPT-1001 : Current memory(MB): used = 649, reserve = 645, peak = 651.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12325/13525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 890248, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 890304, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 890384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.341432s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (64.1%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 50.30, top10 = 47.26, top15 = 45.16.
OPT-1001 : End congestion update;  0.599653s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (62.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.447552s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.4%)

OPT-0007 : Start: WNS -2455 TNS -165548 NUM_FEPS 288
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5786 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5890 instances, 5758 slices, 202 macros(1430 instances: 934 mslices 496 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 683528, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.033528s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.2%)

PHY-3001 : 21 instances has been re-located, deltaX = 4, deltaY = 14, maxDist = 2.
PHY-3001 : Final: Len = 683976, Over = 0
PHY-3001 : End incremental legalization;  0.262999s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (47.5%)

OPT-0007 : Iter 1: improved WNS -2355 TNS -133061 NUM_FEPS 278 with 154 cells processed and 24227 slack improved
OPT-0007 : Iter 2: improved WNS -2355 TNS -133061 NUM_FEPS 278 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.503334s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (63.4%)

OPT-1001 : Current memory(MB): used = 648, reserve = 644, peak = 651.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.444421s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11789/13525.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 903744, over cnt = 162(0%), over = 244, worst = 5
PHY-1002 : len = 904840, over cnt = 43(0%), over = 45, worst = 2
PHY-1002 : len = 905248, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 905424, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 905472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.704715s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (59.9%)

PHY-1001 : Congestion index: top1 = 56.27, top5 = 50.31, top10 = 47.41, top15 = 45.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.449418s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (76.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2355 TNS -135552 NUM_FEPS 283
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.931034
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2355ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 13525 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 13525 nets
OPT-1001 : End physical optimization;  11.083228s wall, 6.531250s user + 0.062500s system = 6.593750s CPU (59.5%)

RUN-1003 : finish command "place" in  35.769864s wall, 18.453125s user + 0.609375s system = 19.062500s CPU (53.3%)

RUN-1004 : used memory is 535 MB, reserved memory is 523 MB, peak memory is 651 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.358334s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (84.0%)

RUN-1004 : used memory is 535 MB, reserved memory is 525 MB, peak memory is 651 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5892 instances
RUN-1001 : 2877 mslices, 2881 lslices, 102 pads, 25 brams, 3 dsps
RUN-1001 : There are total 13525 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7895 nets have 2 pins
RUN-1001 : 3827 nets have [3 - 5] pins
RUN-1001 : 924 nets have [6 - 10] pins
RUN-1001 : 573 nets have [11 - 20] pins
RUN-1001 : 298 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57598, tnet num: 13523, tinst num: 5890, tnode num: 67069, tedge num: 100254.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.061575s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (25.0%)

RUN-1004 : used memory is 555 MB, reserved memory is 556 MB, peak memory is 651 MB
PHY-1001 : 2877 mslices, 2881 lslices, 102 pads, 25 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 839176, over cnt = 2398(6%), over = 4295, worst = 8
PHY-1002 : len = 858240, over cnt = 1463(4%), over = 2247, worst = 7
PHY-1002 : len = 878064, over cnt = 521(1%), over = 759, worst = 6
PHY-1002 : len = 889176, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 889272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.167909s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (50.8%)

PHY-1001 : Congestion index: top1 = 55.91, top5 = 49.59, top10 = 46.70, top15 = 44.80.
PHY-1001 : End global routing;  1.400481s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (54.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 641, reserve = 641, peak = 651.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 904, reserve = 904, peak = 904.
PHY-1001 : End build detailed router design. 2.893213s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (30.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 131392, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.252045s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (32.4%)

PHY-1001 : Current memory(MB): used = 939, reserve = 939, peak = 939.
PHY-1001 : End phase 1; 1.258216s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (32.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 2.14919e+06, over cnt = 1844(0%), over = 1871, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 944, reserve = 944, peak = 945.
PHY-1001 : End initial routed; 31.496718s wall, 13.828125s user + 0.125000s system = 13.953125s CPU (44.3%)

PHY-1001 : Update timing.....
PHY-1001 : 217/12247(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.169   |  -930.732  |  354  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.992299s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (31.4%)

PHY-1001 : Current memory(MB): used = 949, reserve = 947, peak = 949.
PHY-1001 : End phase 2; 33.489086s wall, 14.453125s user + 0.125000s system = 14.578125s CPU (43.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 29 pins with SWNS -3.976ns STNS -922.218ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.236892s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (59.4%)

PHY-1022 : len = 2.14928e+06, over cnt = 1864(0%), over = 1891, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.437336s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (53.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.10607e+06, over cnt = 727(0%), over = 731, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.718741s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (49.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.09604e+06, over cnt = 185(0%), over = 185, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.829594s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (52.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.0963e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.401099s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.09704e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.258492s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (30.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.172240s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (54.4%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.198149s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (71.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.310605s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (60.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.09715e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.140210s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.139238s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (67.3%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.138658s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.2%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.147969s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (63.4%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.09714e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.233991s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (73.5%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 2.09715e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.146563s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (53.3%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 2.09717e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.120207s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (65.0%)

PHY-1001 : Update timing.....
PHY-1001 : 212/12247(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.976   |  -923.126  |  354  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.970332s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (73.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 525 feed throughs used by 340 nets
PHY-1001 : End commit to database; 1.435882s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (46.8%)

PHY-1001 : Current memory(MB): used = 1033, reserve = 1034, peak = 1033.
PHY-1001 : End phase 3; 9.037160s wall, 5.046875s user + 0.000000s system = 5.046875s CPU (55.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.976ns STNS -922.653ns FEP 354.
PHY-1001 : End OPT Iter 1; 0.199424s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (7.8%)

PHY-1022 : len = 2.09718e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.409460s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (22.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.976ns, -922.653ns, 354}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.09717e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.127875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.2%)

PHY-1001 : Update timing.....
PHY-1001 : 212/12247(1%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.976   |  -922.653  |  354  
RUN-1001 :   Hold   |   0.080   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.107720s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (15.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 525 feed throughs used by 340 nets
PHY-1001 : End commit to database; 1.506613s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (47.7%)

PHY-1001 : Current memory(MB): used = 1040, reserve = 1042, peak = 1040.
PHY-1001 : End phase 4; 4.184062s wall, 1.140625s user + 0.015625s system = 1.156250s CPU (27.6%)

PHY-1003 : Routed, final wirelength = 2.09717e+06
PHY-1001 : Current memory(MB): used = 1040, reserve = 1042, peak = 1040.
PHY-1001 : End export database. 0.045776s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.1%)

PHY-1001 : End detail routing;  51.186420s wall, 22.046875s user + 0.171875s system = 22.218750s CPU (43.4%)

RUN-1003 : finish command "route" in  54.304759s wall, 23.250000s user + 0.187500s system = 23.437500s CPU (43.2%)

RUN-1004 : used memory is 1034 MB, reserved memory is 1037 MB, peak memory is 1040 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                    10714   out of  19600   54.66%
#reg                     3813   out of  19600   19.45%
#le                     11215
  #lut only              7402   out of  11215   66.00%
  #reg only               501   out of  11215    4.47%
  #lut&reg               3312   out of  11215   29.53%
#dsp                        3   out of     29   10.34%
#bram                      17   out of     64   26.56%
  #bram9k                  17
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  2049
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    257
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    245
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 78
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    58


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                    |11215  |9284    |1430    |3827    |25      |3       |
|  ISP                       |AHBISP                                          |3833   |2443    |1028    |1334    |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                               |593    |272     |142     |335     |8       |0       |
|      u_fifo_1              |fifo_buf                                        |67     |38      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_2              |fifo_buf                                        |65     |23      |18      |38      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |0       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                        |69     |29      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |6       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                        |69     |30      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_CC                    |CC                                              |182    |143     |38      |99      |0       |0       |
|    u_bypass                |bypass                                          |124    |84      |40      |35      |0       |0       |
|    u_cal_gain              |cal_gain                                        |2260   |1501    |658     |438     |0       |0       |
|      u_calculator          |calculator                                      |2164   |1417    |652     |371     |0       |0       |
|        u_b_successive      |successive                                      |648    |428     |206     |76      |0       |0       |
|        u_g_successive      |successive                                      |640    |430     |207     |90      |0       |0       |
|        u_r_successive      |successive                                      |680    |467     |206     |85      |0       |0       |
|    u_demosaic              |demosaic                                        |406    |196     |145     |268     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                      |102    |39      |31      |72      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                      |79     |46      |27      |51      |0       |0       |
|      u_conv_mask4          |conv_mask4                                      |77     |40      |30      |53      |0       |0       |
|      u_conv_mask6          |conv_mask6                                      |87     |41      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                           |34     |34      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                       |16     |16      |0       |10      |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                       |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                       |4      |4       |0       |0       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                            |14     |7       |7       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                                |14     |7       |7       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                               |4      |4       |0       |2       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                               |32     |21      |0       |19      |0       |0       |
|  RAM_CODE                  |Block_RAM                                       |3      |3       |0       |0       |4       |0       |
|  RAM_DATA                  |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                        |2      |2       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                              |33     |12      |0       |29      |0       |0       |
|  U_APB_UART                |APB_UART                                        |19     |18      |0       |11      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                                 |2      |2       |0       |0       |0       |0       |
|  U_sdram                   |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                                |14     |14      |0       |7       |0       |0       |
|  clk_gen_inst              |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                     |150    |82      |30      |108     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                           |7      |6       |0       |7       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |37     |20      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo   |43     |23      |0       |43      |0       |0       |
|  kb                        |Keyboard                                        |108    |92      |16      |48      |0       |0       |
|  sd_reader                 |sd_reader                                       |703    |598     |100     |327     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                      |317    |282     |34      |151     |0       |0       |
|  sdram_top_inst            |sdram_top                                       |757    |590     |119     |426     |8       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                       |420    |299     |73      |289     |8       |0       |
|      rd_fifo_data          |fifo_data_out                                   |144    |96      |21      |117     |4       |0       |
|        ram_inst            |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |35     |23      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data_out |39     |31      |0       |39      |0       |0       |
|      wr_fifo_data          |fifo_data                                       |177    |126     |30      |135     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                             |31     |22      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |39     |30      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data     |38     |35      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                      |337    |291     |46      |137     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                     |57     |45      |12      |24      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                     |66     |66      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                      |48     |44      |4       |32      |0       |0       |
|      sdram_read_inst       |sdram_read                                      |107    |89      |18      |33      |0       |0       |
|      sdram_write_inst      |sdram_write                                     |59     |47      |12      |32      |0       |0       |
|  u_logic                   |cortexm0ds_logic                                |5235   |5181    |51      |1369    |0       |3       |
|  u_rs232                   |rs232                                           |95     |85      |8       |63      |0       |0       |
|    uart_rx_inst            |uart_rx                                         |52     |46      |4       |36      |0       |0       |
|    uart_tx_inst            |uart_tx                                         |43     |39      |4       |27      |0       |0       |
|  vga_ctrl_inst             |vga_ctrl                                        |149    |84      |65      |26      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7848  
    #2          2       2322  
    #3          3       823   
    #4          4       681   
    #5        5-10      1008  
    #6        11-50     767   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.07            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.711446s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (65.7%)

RUN-1004 : used memory is 1033 MB, reserved memory is 1035 MB, peak memory is 1090 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 57598, tnet num: 13523, tinst num: 5890, tnode num: 67069, tedge num: 100254.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.050787s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (53.5%)

RUN-1004 : used memory is 1031 MB, reserved memory is 1033 MB, peak memory is 1090 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13523 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: dce11d0d02977cd4086fb4622185ca6673c71ea4425c8d079f00dcf7e8aec57f -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5890
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 13525, pip num: 147974
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 525
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3144 valid insts, and 414142 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  22.888428s wall, 117.109375s user + 1.625000s system = 118.734375s CPU (518.8%)

RUN-1004 : used memory is 1052 MB, reserved memory is 1060 MB, peak memory is 1234 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240705_104314.log"
