initialize platform with device id = 0
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 16731
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16732
Enqueue Kernel 1 with block 2
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 33435
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 50168
Enqueue Kernel 1 with block 3
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 50140
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 100309
Enqueue Kernel 1 with block 4
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 66845
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 167155
Enqueue Kernel 1 with block 5
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 83550
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 250706
Enqueue Kernel 1 with block 6
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 100255
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 350962
Enqueue Kernel 1 with block 7
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 116960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 467923
Enqueue Kernel 1 with block 8
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 133665
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 601589
Enqueue Kernel 1 with block 9
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 150370
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 751960
Enqueue Kernel 1 with block 10
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 167075
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 919036
Enqueue Kernel 1 with block 11
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 183780
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1102817
Enqueue Kernel 1 with block 12
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 200485
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1303303
Enqueue Kernel 1 with block 13
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 217190
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1520494
Enqueue Kernel 1 with block 14
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 233895
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1754390
Enqueue Kernel 1 with block 15
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 250600
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 2004991
Enqueue Kernel 1 with block 16
Device: 1 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 267305
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 2272297
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 247330
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 247331
Enqueue Kernel 2 with block 14
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 230843
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 478175
Enqueue Kernel 2 with block 13
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 214356
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 692532
Enqueue Kernel 2 with block 12
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 197869
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 890402
Enqueue Kernel 2 with block 11
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 181382
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 1071785
Enqueue Kernel 2 with block 10
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 164895
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1236681
Enqueue Kernel 2 with block 9
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 148408
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1385090
Enqueue Kernel 2 with block 8
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 131921
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1517012
Enqueue Kernel 2 with block 7
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 115434
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1632447
Enqueue Kernel 2 with block 6
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 98947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1731395
Enqueue Kernel 2 with block 5
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 82460
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1813856
Enqueue Kernel 2 with block 4
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 65973
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1879830
Enqueue Kernel 2 with block 3
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 49486
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1929317
Enqueue Kernel 2 with block 2
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 32999
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1962317
Enqueue Kernel 2 with block 1
Device: 1 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_1wide.xml
HALT operation received from [0][0][0] at cycle 16513
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1978831
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 1
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16739
Enqueue Kernel 1 with block 2
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16743
HALT operation received from [0][1][0] at cycle 16743
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 33483
Enqueue Kernel 1 with block 3
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 66928
Enqueue Kernel 1 with block 4
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 100373
Enqueue Kernel 1 with block 5
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][0][0] at cycle 50149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 150523
Enqueue Kernel 1 with block 6
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 50149
HALT operation received from [0][1][0] at cycle 50149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 200673
Enqueue Kernel 1 with block 7
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 50149
HALT operation received from [0][0][0] at cycle 66854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 267528
Enqueue Kernel 1 with block 8
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 66854
HALT operation received from [0][1][0] at cycle 66854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 334383
Enqueue Kernel 1 with block 9
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 66854
HALT operation received from [0][0][0] at cycle 83559
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 417943
Enqueue Kernel 1 with block 10
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 83559
HALT operation received from [0][1][0] at cycle 83559
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 501503
Enqueue Kernel 1 with block 11
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 83559
HALT operation received from [0][0][0] at cycle 100264
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 601768
Enqueue Kernel 1 with block 12
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 100264
HALT operation received from [0][1][0] at cycle 100264
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 702033
Enqueue Kernel 1 with block 13
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 100264
HALT operation received from [0][0][0] at cycle 116969
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 819003
Enqueue Kernel 1 with block 14
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 116969
HALT operation received from [0][1][0] at cycle 116969
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 935973
Enqueue Kernel 1 with block 15
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 116969
HALT operation received from [0][0][0] at cycle 133674
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1069648
Enqueue Kernel 1 with block 16
Device: 2 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 133674
HALT operation received from [0][1][0] at cycle 133674
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1203323
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 115443
HALT operation received from [0][0][0] at cycle 131930
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 131931
Enqueue Kernel 2 with block 14
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 115443
HALT operation received from [0][1][0] at cycle 115443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 247375
Enqueue Kernel 2 with block 13
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 98956
HALT operation received from [0][0][0] at cycle 115443
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 362819
Enqueue Kernel 2 with block 12
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 98956
HALT operation received from [0][1][0] at cycle 98956
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 461776
Enqueue Kernel 2 with block 11
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 82469
HALT operation received from [0][0][0] at cycle 98956
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 560733
Enqueue Kernel 2 with block 10
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 82469
HALT operation received from [0][1][0] at cycle 82469
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 643203
Enqueue Kernel 2 with block 9
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 65982
HALT operation received from [0][0][0] at cycle 82469
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 725673
Enqueue Kernel 2 with block 8
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 65982
HALT operation received from [0][1][0] at cycle 65982
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 791656
Enqueue Kernel 2 with block 7
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 49495
HALT operation received from [0][0][0] at cycle 65982
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 857639
Enqueue Kernel 2 with block 6
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 49495
HALT operation received from [0][1][0] at cycle 49495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 907135
Enqueue Kernel 2 with block 5
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][0][0] at cycle 49495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 956631
Enqueue Kernel 2 with block 4
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 989640
Enqueue Kernel 2 with block 3
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1022649
Enqueue Kernel 2 with block 2
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16525
HALT operation received from [0][1][0] at cycle 16525
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1039175
Enqueue Kernel 2 with block 1
Device: 2 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1055696
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 2
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16739
Enqueue Kernel 1 with block 2
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 33479
Enqueue Kernel 1 with block 3
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 50219
Enqueue Kernel 1 with block 4
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16743
HALT operation received from [0][1][0] at cycle 16743
HALT operation received from [0][2][0] at cycle 16743
HALT operation received from [0][3][0] at cycle 16743
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 66963
Enqueue Kernel 1 with block 5
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 100408
Enqueue Kernel 1 with block 6
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 133853
Enqueue Kernel 1 with block 7
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 167298
Enqueue Kernel 1 with block 8
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 200743
Enqueue Kernel 1 with block 9
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][0][0] at cycle 50149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 250893
Enqueue Kernel 1 with block 10
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][0][0] at cycle 50149
HALT operation received from [0][1][0] at cycle 50149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 301043
Enqueue Kernel 1 with block 11
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][0][0] at cycle 50149
HALT operation received from [0][1][0] at cycle 50149
HALT operation received from [0][2][0] at cycle 50149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 351193
Enqueue Kernel 1 with block 12
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 50149
HALT operation received from [0][1][0] at cycle 50149
HALT operation received from [0][2][0] at cycle 50149
HALT operation received from [0][3][0] at cycle 50149
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 401343
Enqueue Kernel 1 with block 13
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 50149
HALT operation received from [0][2][0] at cycle 50149
HALT operation received from [0][3][0] at cycle 50149
HALT operation received from [0][0][0] at cycle 66854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 468198
Enqueue Kernel 1 with block 14
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 50149
HALT operation received from [0][3][0] at cycle 50149
HALT operation received from [0][0][0] at cycle 66854
HALT operation received from [0][1][0] at cycle 66854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 535053
Enqueue Kernel 1 with block 15
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 50149
HALT operation received from [0][0][0] at cycle 66854
HALT operation received from [0][1][0] at cycle 66854
HALT operation received from [0][2][0] at cycle 66854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 601908
Enqueue Kernel 1 with block 16
Device: 4 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 66854
HALT operation received from [0][1][0] at cycle 66854
HALT operation received from [0][2][0] at cycle 66854
HALT operation received from [0][3][0] at cycle 66854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 668763
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 49495
HALT operation received from [0][0][0] at cycle 65982
HALT operation received from [0][1][0] at cycle 65982
HALT operation received from [0][2][0] at cycle 65982
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 65983
Enqueue Kernel 2 with block 14
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 49495
HALT operation received from [0][3][0] at cycle 49495
HALT operation received from [0][0][0] at cycle 65982
HALT operation received from [0][1][0] at cycle 65982
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 131966
Enqueue Kernel 2 with block 13
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 49495
HALT operation received from [0][2][0] at cycle 49495
HALT operation received from [0][3][0] at cycle 49495
HALT operation received from [0][0][0] at cycle 65982
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 197949
Enqueue Kernel 2 with block 12
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 49495
HALT operation received from [0][1][0] at cycle 49495
HALT operation received from [0][2][0] at cycle 49495
HALT operation received from [0][3][0] at cycle 49495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 247445
Enqueue Kernel 2 with block 11
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 33008
HALT operation received from [0][0][0] at cycle 49495
HALT operation received from [0][1][0] at cycle 49495
HALT operation received from [0][2][0] at cycle 49495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 296941
Enqueue Kernel 2 with block 10
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
HALT operation received from [0][0][0] at cycle 49495
HALT operation received from [0][1][0] at cycle 49495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 346437
Enqueue Kernel 2 with block 9
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
HALT operation received from [0][0][0] at cycle 49495
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 395933
Enqueue Kernel 2 with block 8
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 428942
Enqueue Kernel 2 with block 7
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 461951
Enqueue Kernel 2 with block 6
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 494960
Enqueue Kernel 2 with block 5
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 527969
Enqueue Kernel 2 with block 4
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16525
HALT operation received from [0][1][0] at cycle 16525
HALT operation received from [0][2][0] at cycle 16525
HALT operation received from [0][3][0] at cycle 16525
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 544495
Enqueue Kernel 2 with block 3
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 561017
Enqueue Kernel 2 with block 2
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 577539
Enqueue Kernel 2 with block 1
Device: 4 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 594060
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 3
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16739
Enqueue Kernel 1 with block 2
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 33479
Enqueue Kernel 1 with block 3
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 50219
Enqueue Kernel 1 with block 4
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 66959
Enqueue Kernel 1 with block 5
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 83699
Enqueue Kernel 1 with block 6
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 100439
Enqueue Kernel 1 with block 7
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 117179
Enqueue Kernel 1 with block 8
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16743
HALT operation received from [0][1][0] at cycle 16743
HALT operation received from [0][2][0] at cycle 16743
HALT operation received from [0][3][0] at cycle 16743
HALT operation received from [0][4][0] at cycle 16743
HALT operation received from [0][5][0] at cycle 16743
HALT operation received from [0][6][0] at cycle 16743
HALT operation received from [0][7][0] at cycle 16743
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 133923
Enqueue Kernel 1 with block 9
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 167368
Enqueue Kernel 1 with block 10
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 200813
Enqueue Kernel 1 with block 11
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 234258
Enqueue Kernel 1 with block 12
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 267703
Enqueue Kernel 1 with block 13
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][4][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 301148
Enqueue Kernel 1 with block 14
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][4][0] at cycle 33444
HALT operation received from [0][5][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 334593
Enqueue Kernel 1 with block 15
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][4][0] at cycle 33444
HALT operation received from [0][5][0] at cycle 33444
HALT operation received from [0][6][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 368038
Enqueue Kernel 1 with block 16
Device: 8 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 33444
HALT operation received from [0][1][0] at cycle 33444
HALT operation received from [0][2][0] at cycle 33444
HALT operation received from [0][3][0] at cycle 33444
HALT operation received from [0][4][0] at cycle 33444
HALT operation received from [0][5][0] at cycle 33444
HALT operation received from [0][6][0] at cycle 33444
HALT operation received from [0][7][0] at cycle 33444
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 401483
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
HALT operation received from [0][4][0] at cycle 33008
HALT operation received from [0][5][0] at cycle 33008
HALT operation received from [0][6][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 33009
Enqueue Kernel 2 with block 14
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
HALT operation received from [0][4][0] at cycle 33008
HALT operation received from [0][5][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 66018
Enqueue Kernel 2 with block 13
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
HALT operation received from [0][4][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 99027
Enqueue Kernel 2 with block 12
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
HALT operation received from [0][3][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 132036
Enqueue Kernel 2 with block 11
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
HALT operation received from [0][2][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 165045
Enqueue Kernel 2 with block 10
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
HALT operation received from [0][1][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 198054
Enqueue Kernel 2 with block 9
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][0][0] at cycle 33008
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 231063
Enqueue Kernel 2 with block 8
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16525
HALT operation received from [0][1][0] at cycle 16525
HALT operation received from [0][2][0] at cycle 16525
HALT operation received from [0][3][0] at cycle 16525
HALT operation received from [0][4][0] at cycle 16525
HALT operation received from [0][5][0] at cycle 16525
HALT operation received from [0][6][0] at cycle 16525
HALT operation received from [0][7][0] at cycle 16525
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 247589
Enqueue Kernel 2 with block 7
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 264111
Enqueue Kernel 2 with block 6
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 280633
Enqueue Kernel 2 with block 5
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 297155
Enqueue Kernel 2 with block 4
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 313677
Enqueue Kernel 2 with block 3
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 330199
Enqueue Kernel 2 with block 2
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 346721
Enqueue Kernel 2 with block 1
Device: 8 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 363242
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 4
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16738
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16739
Enqueue Kernel 1 with block 2
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 33479
Enqueue Kernel 1 with block 3
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 50219
Enqueue Kernel 1 with block 4
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 66959
Enqueue Kernel 1 with block 5
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 83699
Enqueue Kernel 1 with block 6
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 100439
Enqueue Kernel 1 with block 7
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 117179
Enqueue Kernel 1 with block 8
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 133919
Enqueue Kernel 1 with block 9
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 150659
Enqueue Kernel 1 with block 10
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
HALT operation received from [0][9][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 167399
Enqueue Kernel 1 with block 11
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
HALT operation received from [0][9][0] at cycle 16739
HALT operation received from [0][10][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 184139
Enqueue Kernel 1 with block 12
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
HALT operation received from [0][9][0] at cycle 16739
HALT operation received from [0][10][0] at cycle 16739
HALT operation received from [0][11][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 200879
Enqueue Kernel 1 with block 13
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
HALT operation received from [0][9][0] at cycle 16739
HALT operation received from [0][10][0] at cycle 16739
HALT operation received from [0][11][0] at cycle 16739
HALT operation received from [0][12][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 217619
Enqueue Kernel 1 with block 14
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
HALT operation received from [0][9][0] at cycle 16739
HALT operation received from [0][10][0] at cycle 16739
HALT operation received from [0][11][0] at cycle 16739
HALT operation received from [0][12][0] at cycle 16739
HALT operation received from [0][13][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 234359
Enqueue Kernel 1 with block 15
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16739
HALT operation received from [0][1][0] at cycle 16739
HALT operation received from [0][2][0] at cycle 16739
HALT operation received from [0][3][0] at cycle 16739
HALT operation received from [0][4][0] at cycle 16739
HALT operation received from [0][5][0] at cycle 16739
HALT operation received from [0][6][0] at cycle 16739
HALT operation received from [0][7][0] at cycle 16739
HALT operation received from [0][8][0] at cycle 16739
HALT operation received from [0][9][0] at cycle 16739
HALT operation received from [0][10][0] at cycle 16739
HALT operation received from [0][11][0] at cycle 16739
HALT operation received from [0][12][0] at cycle 16739
HALT operation received from [0][13][0] at cycle 16739
HALT operation received from [0][14][0] at cycle 16739
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 251099
Enqueue Kernel 1 with block 16
Device: 16 core scalar
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_1wide.xml
HALT operation received from [0][0][0] at cycle 16743
HALT operation received from [0][1][0] at cycle 16743
HALT operation received from [0][2][0] at cycle 16743
HALT operation received from [0][3][0] at cycle 16743
HALT operation received from [0][4][0] at cycle 16743
HALT operation received from [0][5][0] at cycle 16743
HALT operation received from [0][6][0] at cycle 16743
HALT operation received from [0][7][0] at cycle 16743
HALT operation received from [0][8][0] at cycle 16743
HALT operation received from [0][9][0] at cycle 16743
HALT operation received from [0][10][0] at cycle 16743
HALT operation received from [0][11][0] at cycle 16743
HALT operation received from [0][12][0] at cycle 16743
HALT operation received from [0][13][0] at cycle 16743
HALT operation received from [0][14][0] at cycle 16743
HALT operation received from [0][15][0] at cycle 16743
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 267843
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
HALT operation received from [0][9][0] at cycle 16521
HALT operation received from [0][10][0] at cycle 16521
HALT operation received from [0][11][0] at cycle 16521
HALT operation received from [0][12][0] at cycle 16521
HALT operation received from [0][13][0] at cycle 16521
HALT operation received from [0][14][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 16522
Enqueue Kernel 2 with block 14
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
HALT operation received from [0][9][0] at cycle 16521
HALT operation received from [0][10][0] at cycle 16521
HALT operation received from [0][11][0] at cycle 16521
HALT operation received from [0][12][0] at cycle 16521
HALT operation received from [0][13][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 33044
Enqueue Kernel 2 with block 13
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
HALT operation received from [0][9][0] at cycle 16521
HALT operation received from [0][10][0] at cycle 16521
HALT operation received from [0][11][0] at cycle 16521
HALT operation received from [0][12][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 49566
Enqueue Kernel 2 with block 12
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
HALT operation received from [0][9][0] at cycle 16521
HALT operation received from [0][10][0] at cycle 16521
HALT operation received from [0][11][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 66088
Enqueue Kernel 2 with block 11
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
HALT operation received from [0][9][0] at cycle 16521
HALT operation received from [0][10][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 82610
Enqueue Kernel 2 with block 10
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
HALT operation received from [0][9][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 99132
Enqueue Kernel 2 with block 9
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
HALT operation received from [0][8][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 115654
Enqueue Kernel 2 with block 8
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
HALT operation received from [0][7][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 132176
Enqueue Kernel 2 with block 7
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
HALT operation received from [0][6][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 148698
Enqueue Kernel 2 with block 6
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
HALT operation received from [0][5][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 165220
Enqueue Kernel 2 with block 5
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
HALT operation received from [0][4][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 181742
Enqueue Kernel 2 with block 4
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
HALT operation received from [0][3][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 198264
Enqueue Kernel 2 with block 3
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
HALT operation received from [0][2][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 214786
Enqueue Kernel 2 with block 2
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16521
HALT operation received from [0][1][0] at cycle 16521
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 231308
Enqueue Kernel 2 with block 1
Device: 16 core scalar
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_1wide.xml
HALT operation received from [0][1][0] at cycle 19
HALT operation received from [0][2][0] at cycle 19
HALT operation received from [0][3][0] at cycle 19
HALT operation received from [0][4][0] at cycle 19
HALT operation received from [0][5][0] at cycle 19
HALT operation received from [0][6][0] at cycle 19
HALT operation received from [0][7][0] at cycle 19
HALT operation received from [0][8][0] at cycle 19
HALT operation received from [0][9][0] at cycle 19
HALT operation received from [0][10][0] at cycle 19
HALT operation received from [0][11][0] at cycle 19
HALT operation received from [0][12][0] at cycle 19
HALT operation received from [0][13][0] at cycle 19
HALT operation received from [0][14][0] at cycle 19
HALT operation received from [0][15][0] at cycle 19
HALT operation received from [0][0][0] at cycle 16520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 247829
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 5
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 15847
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 15848
Enqueue Kernel 1 with block 2
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 27489
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 43338
Enqueue Kernel 1 with block 3
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 41223
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 84562
Enqueue Kernel 1 with block 4
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 54957
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 139520
Enqueue Kernel 1 with block 5
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 68691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 208212
Enqueue Kernel 1 with block 6
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 82425
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 290638
Enqueue Kernel 1 with block 7
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 96159
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 386798
Enqueue Kernel 1 with block 8
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 109893
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 496692
Enqueue Kernel 1 with block 9
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 123627
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 620320
Enqueue Kernel 1 with block 10
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 137361
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 757682
Enqueue Kernel 1 with block 11
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 151095
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 908778
Enqueue Kernel 1 with block 12
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 164829
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1073608
Enqueue Kernel 1 with block 13
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 178563
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1252172
Enqueue Kernel 1 with block 14
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 192297
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1444470
Enqueue Kernel 1 with block 15
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 206031
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1650502
Enqueue Kernel 1 with block 16
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 219765
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1870268
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 220041
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 220042
Enqueue Kernel 2 with block 14
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 205373
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 425416
Enqueue Kernel 2 with block 13
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 190705
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 616122
Enqueue Kernel 2 with block 12
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 176037
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 792160
Enqueue Kernel 2 with block 11
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 161369
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 953530
Enqueue Kernel 2 with block 10
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 146701
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1100232
Enqueue Kernel 2 with block 9
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 132033
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1232266
Enqueue Kernel 2 with block 8
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 117365
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1349632
Enqueue Kernel 2 with block 7
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 102697
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1452330
Enqueue Kernel 2 with block 6
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 88029
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1540360
Enqueue Kernel 2 with block 5
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 73361
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1613722
Enqueue Kernel 2 with block 4
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 58693
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1672416
Enqueue Kernel 2 with block 3
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 44025
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1716442
Enqueue Kernel 2 with block 2
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 29357
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1745800
Enqueue Kernel 2 with block 1
Device: 1 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_2wide_1ls.xml
HALT operation received from [0][0][0] at cycle 14481
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1760282
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 6
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][0][0] at cycle 13757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13758
Enqueue Kernel 1 with block 2
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15849
HALT operation received from [0][1][0] at cycle 15849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 29608
Enqueue Kernel 1 with block 3
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 61288
Enqueue Kernel 1 with block 4
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 92968
Enqueue Kernel 1 with block 5
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][0][0] at cycle 47504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 140473
Enqueue Kernel 1 with block 6
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 47504
HALT operation received from [0][1][0] at cycle 47504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 187978
Enqueue Kernel 1 with block 7
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 47504
HALT operation received from [0][0][0] at cycle 63329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 251308
Enqueue Kernel 1 with block 8
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 63329
HALT operation received from [0][1][0] at cycle 63329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 314638
Enqueue Kernel 1 with block 9
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 63329
HALT operation received from [0][0][0] at cycle 79154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 393793
Enqueue Kernel 1 with block 10
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 79154
HALT operation received from [0][1][0] at cycle 79154
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 472948
Enqueue Kernel 1 with block 11
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 79154
HALT operation received from [0][0][0] at cycle 94979
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 567928
Enqueue Kernel 1 with block 12
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 94979
HALT operation received from [0][1][0] at cycle 94979
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 662908
Enqueue Kernel 1 with block 13
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 94979
HALT operation received from [0][0][0] at cycle 110804
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 773713
Enqueue Kernel 1 with block 14
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 110804
HALT operation received from [0][1][0] at cycle 110804
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 884518
Enqueue Kernel 1 with block 15
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 110804
HALT operation received from [0][0][0] at cycle 126629
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1011148
Enqueue Kernel 1 with block 16
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 126629
HALT operation received from [0][1][0] at cycle 126629
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1137778
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 101242
HALT operation received from [0][0][0] at cycle 115701
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 115702
Enqueue Kernel 2 with block 14
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 101242
HALT operation received from [0][1][0] at cycle 101242
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 216945
Enqueue Kernel 2 with block 13
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 86783
HALT operation received from [0][0][0] at cycle 101242
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 318188
Enqueue Kernel 2 with block 12
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 86783
HALT operation received from [0][1][0] at cycle 86783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 404972
Enqueue Kernel 2 with block 11
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 72324
HALT operation received from [0][0][0] at cycle 86783
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 491756
Enqueue Kernel 2 with block 10
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 72324
HALT operation received from [0][1][0] at cycle 72324
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 564081
Enqueue Kernel 2 with block 9
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 57865
HALT operation received from [0][0][0] at cycle 72324
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 636406
Enqueue Kernel 2 with block 8
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 57865
HALT operation received from [0][1][0] at cycle 57865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 694272
Enqueue Kernel 2 with block 7
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 43406
HALT operation received from [0][0][0] at cycle 57865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 752138
Enqueue Kernel 2 with block 6
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 43406
HALT operation received from [0][1][0] at cycle 43406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 795545
Enqueue Kernel 2 with block 5
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][0][0] at cycle 43406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 838952
Enqueue Kernel 2 with block 4
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 867900
Enqueue Kernel 2 with block 3
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 896848
Enqueue Kernel 2 with block 2
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][0][0] at cycle 14483
HALT operation received from [0][1][0] at cycle 14483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 911332
Enqueue Kernel 2 with block 1
Device: 2 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 926024
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 7
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][0][0] at cycle 13757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13758
Enqueue Kernel 1 with block 2
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 29613
Enqueue Kernel 1 with block 3
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 45468
Enqueue Kernel 1 with block 4
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15849
HALT operation received from [0][1][0] at cycle 15849
HALT operation received from [0][2][0] at cycle 15849
HALT operation received from [0][3][0] at cycle 15849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 61318
Enqueue Kernel 1 with block 5
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 92998
Enqueue Kernel 1 with block 6
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 124678
Enqueue Kernel 1 with block 7
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 156358
Enqueue Kernel 1 with block 8
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 188038
Enqueue Kernel 1 with block 9
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][0][0] at cycle 47504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 235543
Enqueue Kernel 1 with block 10
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][0][0] at cycle 47504
HALT operation received from [0][1][0] at cycle 47504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 283048
Enqueue Kernel 1 with block 11
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][0][0] at cycle 47504
HALT operation received from [0][1][0] at cycle 47504
HALT operation received from [0][2][0] at cycle 47504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 330553
Enqueue Kernel 1 with block 12
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 47504
HALT operation received from [0][1][0] at cycle 47504
HALT operation received from [0][2][0] at cycle 47504
HALT operation received from [0][3][0] at cycle 47504
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 378058
Enqueue Kernel 1 with block 13
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 47504
HALT operation received from [0][2][0] at cycle 47504
HALT operation received from [0][3][0] at cycle 47504
HALT operation received from [0][0][0] at cycle 63329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 441388
Enqueue Kernel 1 with block 14
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 47504
HALT operation received from [0][3][0] at cycle 47504
HALT operation received from [0][0][0] at cycle 63329
HALT operation received from [0][1][0] at cycle 63329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 504718
Enqueue Kernel 1 with block 15
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 47504
HALT operation received from [0][0][0] at cycle 63329
HALT operation received from [0][1][0] at cycle 63329
HALT operation received from [0][2][0] at cycle 63329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 568048
Enqueue Kernel 1 with block 16
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 63329
HALT operation received from [0][1][0] at cycle 63329
HALT operation received from [0][2][0] at cycle 63329
HALT operation received from [0][3][0] at cycle 63329
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 631378
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 43406
HALT operation received from [0][0][0] at cycle 57865
HALT operation received from [0][1][0] at cycle 57865
HALT operation received from [0][2][0] at cycle 57865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 57866
Enqueue Kernel 2 with block 14
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 43406
HALT operation received from [0][3][0] at cycle 43406
HALT operation received from [0][0][0] at cycle 57865
HALT operation received from [0][1][0] at cycle 57865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 115732
Enqueue Kernel 2 with block 13
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 43406
HALT operation received from [0][2][0] at cycle 43406
HALT operation received from [0][3][0] at cycle 43406
HALT operation received from [0][0][0] at cycle 57865
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 173598
Enqueue Kernel 2 with block 12
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 43406
HALT operation received from [0][1][0] at cycle 43406
HALT operation received from [0][2][0] at cycle 43406
HALT operation received from [0][3][0] at cycle 43406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 217005
Enqueue Kernel 2 with block 11
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 28947
HALT operation received from [0][0][0] at cycle 43406
HALT operation received from [0][1][0] at cycle 43406
HALT operation received from [0][2][0] at cycle 43406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 260412
Enqueue Kernel 2 with block 10
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
HALT operation received from [0][0][0] at cycle 43406
HALT operation received from [0][1][0] at cycle 43406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 303819
Enqueue Kernel 2 with block 9
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
HALT operation received from [0][0][0] at cycle 43406
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 347226
Enqueue Kernel 2 with block 8
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 376174
Enqueue Kernel 2 with block 7
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 405122
Enqueue Kernel 2 with block 6
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 434070
Enqueue Kernel 2 with block 5
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 463018
Enqueue Kernel 2 with block 4
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][0][0] at cycle 14483
HALT operation received from [0][1][0] at cycle 14483
HALT operation received from [0][2][0] at cycle 14483
HALT operation received from [0][3][0] at cycle 14483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 477502
Enqueue Kernel 2 with block 3
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 491991
Enqueue Kernel 2 with block 2
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 506480
Enqueue Kernel 2 with block 1
Device: 4 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 521172
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 8
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 13757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13758
Enqueue Kernel 1 with block 2
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 29613
Enqueue Kernel 1 with block 3
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 45468
Enqueue Kernel 1 with block 4
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 61323
Enqueue Kernel 1 with block 5
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 77178
Enqueue Kernel 1 with block 6
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 93033
Enqueue Kernel 1 with block 7
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 108888
Enqueue Kernel 1 with block 8
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15849
HALT operation received from [0][1][0] at cycle 15849
HALT operation received from [0][2][0] at cycle 15849
HALT operation received from [0][3][0] at cycle 15849
HALT operation received from [0][4][0] at cycle 15849
HALT operation received from [0][5][0] at cycle 15849
HALT operation received from [0][6][0] at cycle 15849
HALT operation received from [0][7][0] at cycle 15849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 124738
Enqueue Kernel 1 with block 9
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 156418
Enqueue Kernel 1 with block 10
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 188098
Enqueue Kernel 1 with block 11
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 219778
Enqueue Kernel 1 with block 12
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 251458
Enqueue Kernel 1 with block 13
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][4][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 283138
Enqueue Kernel 1 with block 14
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][4][0] at cycle 31679
HALT operation received from [0][5][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 314818
Enqueue Kernel 1 with block 15
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][4][0] at cycle 31679
HALT operation received from [0][5][0] at cycle 31679
HALT operation received from [0][6][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 346498
Enqueue Kernel 1 with block 16
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 31679
HALT operation received from [0][1][0] at cycle 31679
HALT operation received from [0][2][0] at cycle 31679
HALT operation received from [0][3][0] at cycle 31679
HALT operation received from [0][4][0] at cycle 31679
HALT operation received from [0][5][0] at cycle 31679
HALT operation received from [0][6][0] at cycle 31679
HALT operation received from [0][7][0] at cycle 31679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 378178
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
HALT operation received from [0][4][0] at cycle 28947
HALT operation received from [0][5][0] at cycle 28947
HALT operation received from [0][6][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 28948
Enqueue Kernel 2 with block 14
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
HALT operation received from [0][4][0] at cycle 28947
HALT operation received from [0][5][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 57896
Enqueue Kernel 2 with block 13
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
HALT operation received from [0][4][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 86844
Enqueue Kernel 2 with block 12
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
HALT operation received from [0][3][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 115792
Enqueue Kernel 2 with block 11
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
HALT operation received from [0][2][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 144740
Enqueue Kernel 2 with block 10
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
HALT operation received from [0][1][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 173688
Enqueue Kernel 2 with block 9
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][0][0] at cycle 28947
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 202636
Enqueue Kernel 2 with block 8
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][0][0] at cycle 14483
HALT operation received from [0][1][0] at cycle 14483
HALT operation received from [0][2][0] at cycle 14483
HALT operation received from [0][3][0] at cycle 14483
HALT operation received from [0][4][0] at cycle 14483
HALT operation received from [0][5][0] at cycle 14483
HALT operation received from [0][6][0] at cycle 14483
HALT operation received from [0][7][0] at cycle 14483
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 217120
Enqueue Kernel 2 with block 7
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 231609
Enqueue Kernel 2 with block 6
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 246098
Enqueue Kernel 2 with block 5
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 260587
Enqueue Kernel 2 with block 4
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 275076
Enqueue Kernel 2 with block 3
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 289565
Enqueue Kernel 2 with block 2
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 304054
Enqueue Kernel 2 with block 1
Device: 8 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 318746
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 9
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 13757
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13758
Enqueue Kernel 1 with block 2
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 29613
Enqueue Kernel 1 with block 3
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 45468
Enqueue Kernel 1 with block 4
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 61323
Enqueue Kernel 1 with block 5
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 77178
Enqueue Kernel 1 with block 6
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 93033
Enqueue Kernel 1 with block 7
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 108888
Enqueue Kernel 1 with block 8
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 124743
Enqueue Kernel 1 with block 9
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 140598
Enqueue Kernel 1 with block 10
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
HALT operation received from [0][9][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 156453
Enqueue Kernel 1 with block 11
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
HALT operation received from [0][9][0] at cycle 15854
HALT operation received from [0][10][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 172308
Enqueue Kernel 1 with block 12
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
HALT operation received from [0][9][0] at cycle 15854
HALT operation received from [0][10][0] at cycle 15854
HALT operation received from [0][11][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 188163
Enqueue Kernel 1 with block 13
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
HALT operation received from [0][9][0] at cycle 15854
HALT operation received from [0][10][0] at cycle 15854
HALT operation received from [0][11][0] at cycle 15854
HALT operation received from [0][12][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 204018
Enqueue Kernel 1 with block 14
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
HALT operation received from [0][9][0] at cycle 15854
HALT operation received from [0][10][0] at cycle 15854
HALT operation received from [0][11][0] at cycle 15854
HALT operation received from [0][12][0] at cycle 15854
HALT operation received from [0][13][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 219873
Enqueue Kernel 1 with block 15
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 15854
HALT operation received from [0][1][0] at cycle 15854
HALT operation received from [0][2][0] at cycle 15854
HALT operation received from [0][3][0] at cycle 15854
HALT operation received from [0][4][0] at cycle 15854
HALT operation received from [0][5][0] at cycle 15854
HALT operation received from [0][6][0] at cycle 15854
HALT operation received from [0][7][0] at cycle 15854
HALT operation received from [0][8][0] at cycle 15854
HALT operation received from [0][9][0] at cycle 15854
HALT operation received from [0][10][0] at cycle 15854
HALT operation received from [0][11][0] at cycle 15854
HALT operation received from [0][12][0] at cycle 15854
HALT operation received from [0][13][0] at cycle 15854
HALT operation received from [0][14][0] at cycle 15854
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 235728
Enqueue Kernel 1 with block 16
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_2wide.xml
HALT operation received from [0][0][0] at cycle 15849
HALT operation received from [0][1][0] at cycle 15849
HALT operation received from [0][2][0] at cycle 15849
HALT operation received from [0][3][0] at cycle 15849
HALT operation received from [0][4][0] at cycle 15849
HALT operation received from [0][5][0] at cycle 15849
HALT operation received from [0][6][0] at cycle 15849
HALT operation received from [0][7][0] at cycle 15849
HALT operation received from [0][8][0] at cycle 15849
HALT operation received from [0][9][0] at cycle 15849
HALT operation received from [0][10][0] at cycle 15849
HALT operation received from [0][11][0] at cycle 15849
HALT operation received from [0][12][0] at cycle 15849
HALT operation received from [0][13][0] at cycle 15849
HALT operation received from [0][14][0] at cycle 15849
HALT operation received from [0][15][0] at cycle 15849
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 251578
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
HALT operation received from [0][9][0] at cycle 14488
HALT operation received from [0][10][0] at cycle 14488
HALT operation received from [0][11][0] at cycle 14488
HALT operation received from [0][12][0] at cycle 14488
HALT operation received from [0][13][0] at cycle 14488
HALT operation received from [0][14][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 14489
Enqueue Kernel 2 with block 14
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
HALT operation received from [0][9][0] at cycle 14488
HALT operation received from [0][10][0] at cycle 14488
HALT operation received from [0][11][0] at cycle 14488
HALT operation received from [0][12][0] at cycle 14488
HALT operation received from [0][13][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 28978
Enqueue Kernel 2 with block 13
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
HALT operation received from [0][9][0] at cycle 14488
HALT operation received from [0][10][0] at cycle 14488
HALT operation received from [0][11][0] at cycle 14488
HALT operation received from [0][12][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 43467
Enqueue Kernel 2 with block 12
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
HALT operation received from [0][9][0] at cycle 14488
HALT operation received from [0][10][0] at cycle 14488
HALT operation received from [0][11][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 57956
Enqueue Kernel 2 with block 11
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
HALT operation received from [0][9][0] at cycle 14488
HALT operation received from [0][10][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 72445
Enqueue Kernel 2 with block 10
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
HALT operation received from [0][9][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 86934
Enqueue Kernel 2 with block 9
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
HALT operation received from [0][8][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 101423
Enqueue Kernel 2 with block 8
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
HALT operation received from [0][7][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 115912
Enqueue Kernel 2 with block 7
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
HALT operation received from [0][6][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 130401
Enqueue Kernel 2 with block 6
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
HALT operation received from [0][5][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 144890
Enqueue Kernel 2 with block 5
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
HALT operation received from [0][4][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 159379
Enqueue Kernel 2 with block 4
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
HALT operation received from [0][3][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 173868
Enqueue Kernel 2 with block 3
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
HALT operation received from [0][2][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 188357
Enqueue Kernel 2 with block 2
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14488
HALT operation received from [0][1][0] at cycle 14488
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 202846
Enqueue Kernel 2 with block 1
Device: 16 core 2w2a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_2wide.xml
HALT operation received from [0][1][0] at cycle 18
HALT operation received from [0][2][0] at cycle 18
HALT operation received from [0][3][0] at cycle 18
HALT operation received from [0][4][0] at cycle 18
HALT operation received from [0][5][0] at cycle 18
HALT operation received from [0][6][0] at cycle 18
HALT operation received from [0][7][0] at cycle 18
HALT operation received from [0][8][0] at cycle 18
HALT operation received from [0][9][0] at cycle 18
HALT operation received from [0][10][0] at cycle 18
HALT operation received from [0][11][0] at cycle 18
HALT operation received from [0][12][0] at cycle 18
HALT operation received from [0][13][0] at cycle 18
HALT operation received from [0][14][0] at cycle 18
HALT operation received from [0][15][0] at cycle 18
HALT operation received from [0][0][0] at cycle 14691
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 217538
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 10
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 13501
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13502
Enqueue Kernel 1 with block 2
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 26642
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 40145
Enqueue Kernel 1 with block 3
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 39954
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 80100
Enqueue Kernel 1 with block 4
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 53266
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 133367
Enqueue Kernel 1 with block 5
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 66578
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 199946
Enqueue Kernel 1 with block 6
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 79890
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 279837
Enqueue Kernel 1 with block 7
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 93202
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 373040
Enqueue Kernel 1 with block 8
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 106514
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 479555
Enqueue Kernel 1 with block 9
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 119826
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 599382
Enqueue Kernel 1 with block 10
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 133138
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 732521
Enqueue Kernel 1 with block 11
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 146450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 878972
Enqueue Kernel 1 with block 12
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 159762
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1038735
Enqueue Kernel 1 with block 13
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 173074
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1211810
Enqueue Kernel 1 with block 14
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 186386
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1398197
Enqueue Kernel 1 with block 15
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 199698
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1597896
Enqueue Kernel 1 with block 16
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 213010
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1810907
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 206913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 206914
Enqueue Kernel 2 with block 14
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193120
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 400035
Enqueue Kernel 2 with block 13
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 179327
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 579363
Enqueue Kernel 2 with block 12
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 165534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 744898
Enqueue Kernel 2 with block 11
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 151741
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 896640
Enqueue Kernel 2 with block 10
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 137948
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 1034589
Enqueue Kernel 2 with block 9
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 124155
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1158745
Enqueue Kernel 2 with block 8
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 110362
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1269108
Enqueue Kernel 2 with block 7
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 96569
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1365678
Enqueue Kernel 2 with block 6
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 82776
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1448455
Enqueue Kernel 2 with block 5
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 68983
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1517439
Enqueue Kernel 2 with block 4
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 55190
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1572630
Enqueue Kernel 2 with block 3
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 41397
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1614028
Enqueue Kernel 2 with block 2
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 27604
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1641633
Enqueue Kernel 2 with block 1
Device: 1 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_3wide_1ls.xml
HALT operation received from [0][0][0] at cycle 13251
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1654885
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 11
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][0][0] at cycle 14205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 14206
Enqueue Kernel 1 with block 2
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13510
HALT operation received from [0][1][0] at cycle 13510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 27717
Enqueue Kernel 1 with block 3
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 54366
Enqueue Kernel 1 with block 4
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 81015
Enqueue Kernel 1 with block 5
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][0][0] at cycle 39960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 120976
Enqueue Kernel 1 with block 6
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 39960
HALT operation received from [0][1][0] at cycle 39960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 160937
Enqueue Kernel 1 with block 7
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 39960
HALT operation received from [0][0][0] at cycle 53272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 214210
Enqueue Kernel 1 with block 8
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 53272
HALT operation received from [0][1][0] at cycle 53272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 267483
Enqueue Kernel 1 with block 9
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 53272
HALT operation received from [0][0][0] at cycle 66584
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 334068
Enqueue Kernel 1 with block 10
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 66584
HALT operation received from [0][1][0] at cycle 66584
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 400653
Enqueue Kernel 1 with block 11
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 66584
HALT operation received from [0][0][0] at cycle 79896
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 480550
Enqueue Kernel 1 with block 12
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 79896
HALT operation received from [0][1][0] at cycle 79896
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 560447
Enqueue Kernel 1 with block 13
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 79896
HALT operation received from [0][0][0] at cycle 93208
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 653656
Enqueue Kernel 1 with block 14
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 93208
HALT operation received from [0][1][0] at cycle 93208
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 746865
Enqueue Kernel 1 with block 15
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 93208
HALT operation received from [0][0][0] at cycle 106520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 853386
Enqueue Kernel 1 with block 16
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 106520
HALT operation received from [0][1][0] at cycle 106520
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 959907
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 96575
HALT operation received from [0][0][0] at cycle 110368
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 110369
Enqueue Kernel 2 with block 14
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 96575
HALT operation received from [0][1][0] at cycle 96575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 206945
Enqueue Kernel 2 with block 13
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 82782
HALT operation received from [0][0][0] at cycle 96575
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 303521
Enqueue Kernel 2 with block 12
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 82782
HALT operation received from [0][1][0] at cycle 82782
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 386304
Enqueue Kernel 2 with block 11
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 68989
HALT operation received from [0][0][0] at cycle 82782
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 469087
Enqueue Kernel 2 with block 10
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 68989
HALT operation received from [0][1][0] at cycle 68989
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 538077
Enqueue Kernel 2 with block 9
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 55196
HALT operation received from [0][0][0] at cycle 68989
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 607067
Enqueue Kernel 2 with block 8
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 55196
HALT operation received from [0][1][0] at cycle 55196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 662264
Enqueue Kernel 2 with block 7
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 41403
HALT operation received from [0][0][0] at cycle 55196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 717461
Enqueue Kernel 2 with block 6
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 41403
HALT operation received from [0][1][0] at cycle 41403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 758865
Enqueue Kernel 2 with block 5
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][0][0] at cycle 41403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 800269
Enqueue Kernel 2 with block 4
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 827880
Enqueue Kernel 2 with block 3
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 855491
Enqueue Kernel 2 with block 2
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13260
HALT operation received from [0][1][0] at cycle 13260
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 868752
Enqueue Kernel 2 with block 1
Device: 2 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][0][0] at cycle 13169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 881922
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 12
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][2][0] at cycle 16
HALT operation received from [0][3][0] at cycle 16
HALT operation received from [0][0][0] at cycle 14205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 14206
Enqueue Kernel 1 with block 2
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 15
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 27543
Enqueue Kernel 1 with block 3
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 40880
Enqueue Kernel 1 with block 4
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13510
HALT operation received from [0][1][0] at cycle 13510
HALT operation received from [0][2][0] at cycle 13510
HALT operation received from [0][3][0] at cycle 13510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 54391
Enqueue Kernel 1 with block 5
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 81040
Enqueue Kernel 1 with block 6
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 107689
Enqueue Kernel 1 with block 7
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 134338
Enqueue Kernel 1 with block 8
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 160987
Enqueue Kernel 1 with block 9
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][0][0] at cycle 39960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 200948
Enqueue Kernel 1 with block 10
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][0][0] at cycle 39960
HALT operation received from [0][1][0] at cycle 39960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 240909
Enqueue Kernel 1 with block 11
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][0][0] at cycle 39960
HALT operation received from [0][1][0] at cycle 39960
HALT operation received from [0][2][0] at cycle 39960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 280870
Enqueue Kernel 1 with block 12
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 39960
HALT operation received from [0][1][0] at cycle 39960
HALT operation received from [0][2][0] at cycle 39960
HALT operation received from [0][3][0] at cycle 39960
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 320831
Enqueue Kernel 1 with block 13
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 39960
HALT operation received from [0][2][0] at cycle 39960
HALT operation received from [0][3][0] at cycle 39960
HALT operation received from [0][0][0] at cycle 53272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 374104
Enqueue Kernel 1 with block 14
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 39960
HALT operation received from [0][3][0] at cycle 39960
HALT operation received from [0][0][0] at cycle 53272
HALT operation received from [0][1][0] at cycle 53272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 427377
Enqueue Kernel 1 with block 15
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 39960
HALT operation received from [0][0][0] at cycle 53272
HALT operation received from [0][1][0] at cycle 53272
HALT operation received from [0][2][0] at cycle 53272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 480650
Enqueue Kernel 1 with block 16
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 53272
HALT operation received from [0][1][0] at cycle 53272
HALT operation received from [0][2][0] at cycle 53272
HALT operation received from [0][3][0] at cycle 53272
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 533923
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 41403
HALT operation received from [0][0][0] at cycle 55196
HALT operation received from [0][1][0] at cycle 55196
HALT operation received from [0][2][0] at cycle 55196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 55197
Enqueue Kernel 2 with block 14
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 41403
HALT operation received from [0][3][0] at cycle 41403
HALT operation received from [0][0][0] at cycle 55196
HALT operation received from [0][1][0] at cycle 55196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 110394
Enqueue Kernel 2 with block 13
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 41403
HALT operation received from [0][2][0] at cycle 41403
HALT operation received from [0][3][0] at cycle 41403
HALT operation received from [0][0][0] at cycle 55196
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 165591
Enqueue Kernel 2 with block 12
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 41403
HALT operation received from [0][1][0] at cycle 41403
HALT operation received from [0][2][0] at cycle 41403
HALT operation received from [0][3][0] at cycle 41403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 206995
Enqueue Kernel 2 with block 11
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 27610
HALT operation received from [0][0][0] at cycle 41403
HALT operation received from [0][1][0] at cycle 41403
HALT operation received from [0][2][0] at cycle 41403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 248399
Enqueue Kernel 2 with block 10
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
HALT operation received from [0][0][0] at cycle 41403
HALT operation received from [0][1][0] at cycle 41403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 289803
Enqueue Kernel 2 with block 9
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
HALT operation received from [0][0][0] at cycle 41403
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 331207
Enqueue Kernel 2 with block 8
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 358818
Enqueue Kernel 2 with block 7
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 386429
Enqueue Kernel 2 with block 6
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 414040
Enqueue Kernel 2 with block 5
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 441651
Enqueue Kernel 2 with block 4
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13260
HALT operation received from [0][1][0] at cycle 13260
HALT operation received from [0][2][0] at cycle 13260
HALT operation received from [0][3][0] at cycle 13260
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 454912
Enqueue Kernel 2 with block 3
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 468730
Enqueue Kernel 2 with block 2
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][2][0] at cycle 15
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 482548
Enqueue Kernel 2 with block 1
Device: 4 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][2][0] at cycle 16
HALT operation received from [0][3][0] at cycle 16
HALT operation received from [0][0][0] at cycle 13169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 495718
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 13
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][2][0] at cycle 16
HALT operation received from [0][3][0] at cycle 16
HALT operation received from [0][4][0] at cycle 16
HALT operation received from [0][5][0] at cycle 16
HALT operation received from [0][6][0] at cycle 16
HALT operation received from [0][7][0] at cycle 16
HALT operation received from [0][0][0] at cycle 14205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 14206
Enqueue Kernel 1 with block 2
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 15
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 27543
Enqueue Kernel 1 with block 3
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 40880
Enqueue Kernel 1 with block 4
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 54217
Enqueue Kernel 1 with block 5
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 67554
Enqueue Kernel 1 with block 6
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 80891
Enqueue Kernel 1 with block 7
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 94228
Enqueue Kernel 1 with block 8
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13510
HALT operation received from [0][1][0] at cycle 13510
HALT operation received from [0][2][0] at cycle 13510
HALT operation received from [0][3][0] at cycle 13510
HALT operation received from [0][4][0] at cycle 13510
HALT operation received from [0][5][0] at cycle 13510
HALT operation received from [0][6][0] at cycle 13510
HALT operation received from [0][7][0] at cycle 13510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 107739
Enqueue Kernel 1 with block 9
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 134388
Enqueue Kernel 1 with block 10
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 161037
Enqueue Kernel 1 with block 11
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 187686
Enqueue Kernel 1 with block 12
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 214335
Enqueue Kernel 1 with block 13
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][4][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 240984
Enqueue Kernel 1 with block 14
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][4][0] at cycle 26648
HALT operation received from [0][5][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 267633
Enqueue Kernel 1 with block 15
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][4][0] at cycle 26648
HALT operation received from [0][5][0] at cycle 26648
HALT operation received from [0][6][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 294282
Enqueue Kernel 1 with block 16
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 26648
HALT operation received from [0][1][0] at cycle 26648
HALT operation received from [0][2][0] at cycle 26648
HALT operation received from [0][3][0] at cycle 26648
HALT operation received from [0][4][0] at cycle 26648
HALT operation received from [0][5][0] at cycle 26648
HALT operation received from [0][6][0] at cycle 26648
HALT operation received from [0][7][0] at cycle 26648
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 320931
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
HALT operation received from [0][4][0] at cycle 27610
HALT operation received from [0][5][0] at cycle 27610
HALT operation received from [0][6][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 27611
Enqueue Kernel 2 with block 14
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
HALT operation received from [0][4][0] at cycle 27610
HALT operation received from [0][5][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 55222
Enqueue Kernel 2 with block 13
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
HALT operation received from [0][4][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 82833
Enqueue Kernel 2 with block 12
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
HALT operation received from [0][3][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 110444
Enqueue Kernel 2 with block 11
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
HALT operation received from [0][2][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 138055
Enqueue Kernel 2 with block 10
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
HALT operation received from [0][1][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 165666
Enqueue Kernel 2 with block 9
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][0][0] at cycle 27610
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 193277
Enqueue Kernel 2 with block 8
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13260
HALT operation received from [0][1][0] at cycle 13260
HALT operation received from [0][2][0] at cycle 13260
HALT operation received from [0][3][0] at cycle 13260
HALT operation received from [0][4][0] at cycle 13260
HALT operation received from [0][5][0] at cycle 13260
HALT operation received from [0][6][0] at cycle 13260
HALT operation received from [0][7][0] at cycle 13260
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 206538
Enqueue Kernel 2 with block 7
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 220356
Enqueue Kernel 2 with block 6
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 234174
Enqueue Kernel 2 with block 5
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 247992
Enqueue Kernel 2 with block 4
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 261810
Enqueue Kernel 2 with block 3
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 275628
Enqueue Kernel 2 with block 2
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][2][0] at cycle 15
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 289446
Enqueue Kernel 2 with block 1
Device: 8 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][2][0] at cycle 16
HALT operation received from [0][3][0] at cycle 16
HALT operation received from [0][4][0] at cycle 16
HALT operation received from [0][5][0] at cycle 16
HALT operation received from [0][6][0] at cycle 16
HALT operation received from [0][7][0] at cycle 16
HALT operation received from [0][0][0] at cycle 13169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 302616
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 14
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][2][0] at cycle 16
HALT operation received from [0][3][0] at cycle 16
HALT operation received from [0][4][0] at cycle 16
HALT operation received from [0][5][0] at cycle 16
HALT operation received from [0][6][0] at cycle 16
HALT operation received from [0][7][0] at cycle 16
HALT operation received from [0][8][0] at cycle 16
HALT operation received from [0][9][0] at cycle 16
HALT operation received from [0][10][0] at cycle 16
HALT operation received from [0][11][0] at cycle 16
HALT operation received from [0][12][0] at cycle 16
HALT operation received from [0][13][0] at cycle 16
HALT operation received from [0][14][0] at cycle 16
HALT operation received from [0][15][0] at cycle 16
HALT operation received from [0][0][0] at cycle 14205
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 14206
Enqueue Kernel 1 with block 2
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 15
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 27543
Enqueue Kernel 1 with block 3
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 40880
Enqueue Kernel 1 with block 4
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 54217
Enqueue Kernel 1 with block 5
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 67554
Enqueue Kernel 1 with block 6
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 80891
Enqueue Kernel 1 with block 7
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 94228
Enqueue Kernel 1 with block 8
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 107565
Enqueue Kernel 1 with block 9
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 120902
Enqueue Kernel 1 with block 10
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
HALT operation received from [0][9][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 134239
Enqueue Kernel 1 with block 11
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][10][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 147576
Enqueue Kernel 1 with block 12
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][10][0] at cycle 13336
HALT operation received from [0][11][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 160913
Enqueue Kernel 1 with block 13
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][10][0] at cycle 13336
HALT operation received from [0][11][0] at cycle 13336
HALT operation received from [0][12][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 174250
Enqueue Kernel 1 with block 14
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][10][0] at cycle 13336
HALT operation received from [0][11][0] at cycle 13336
HALT operation received from [0][12][0] at cycle 13336
HALT operation received from [0][13][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 187587
Enqueue Kernel 1 with block 15
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13336
HALT operation received from [0][1][0] at cycle 13336
HALT operation received from [0][2][0] at cycle 13336
HALT operation received from [0][3][0] at cycle 13336
HALT operation received from [0][4][0] at cycle 13336
HALT operation received from [0][5][0] at cycle 13336
HALT operation received from [0][6][0] at cycle 13336
HALT operation received from [0][7][0] at cycle 13336
HALT operation received from [0][8][0] at cycle 13336
HALT operation received from [0][9][0] at cycle 13336
HALT operation received from [0][10][0] at cycle 13336
HALT operation received from [0][11][0] at cycle 13336
HALT operation received from [0][12][0] at cycle 13336
HALT operation received from [0][13][0] at cycle 13336
HALT operation received from [0][14][0] at cycle 13336
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 200924
Enqueue Kernel 1 with block 16
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_3wide.xml
HALT operation received from [0][0][0] at cycle 13510
HALT operation received from [0][1][0] at cycle 13510
HALT operation received from [0][2][0] at cycle 13510
HALT operation received from [0][3][0] at cycle 13510
HALT operation received from [0][4][0] at cycle 13510
HALT operation received from [0][5][0] at cycle 13510
HALT operation received from [0][6][0] at cycle 13510
HALT operation received from [0][7][0] at cycle 13510
HALT operation received from [0][8][0] at cycle 13510
HALT operation received from [0][9][0] at cycle 13510
HALT operation received from [0][10][0] at cycle 13510
HALT operation received from [0][11][0] at cycle 13510
HALT operation received from [0][12][0] at cycle 13510
HALT operation received from [0][13][0] at cycle 13510
HALT operation received from [0][14][0] at cycle 13510
HALT operation received from [0][15][0] at cycle 13510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 214435
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
HALT operation received from [0][9][0] at cycle 13817
HALT operation received from [0][10][0] at cycle 13817
HALT operation received from [0][11][0] at cycle 13817
HALT operation received from [0][12][0] at cycle 13817
HALT operation received from [0][13][0] at cycle 13817
HALT operation received from [0][14][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13818
Enqueue Kernel 2 with block 14
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
HALT operation received from [0][9][0] at cycle 13817
HALT operation received from [0][10][0] at cycle 13817
HALT operation received from [0][11][0] at cycle 13817
HALT operation received from [0][12][0] at cycle 13817
HALT operation received from [0][13][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 27636
Enqueue Kernel 2 with block 13
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
HALT operation received from [0][9][0] at cycle 13817
HALT operation received from [0][10][0] at cycle 13817
HALT operation received from [0][11][0] at cycle 13817
HALT operation received from [0][12][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 41454
Enqueue Kernel 2 with block 12
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
HALT operation received from [0][9][0] at cycle 13817
HALT operation received from [0][10][0] at cycle 13817
HALT operation received from [0][11][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 55272
Enqueue Kernel 2 with block 11
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
HALT operation received from [0][9][0] at cycle 13817
HALT operation received from [0][10][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 69090
Enqueue Kernel 2 with block 10
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
HALT operation received from [0][9][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 82908
Enqueue Kernel 2 with block 9
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
HALT operation received from [0][8][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 96726
Enqueue Kernel 2 with block 8
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
HALT operation received from [0][7][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 110544
Enqueue Kernel 2 with block 7
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
HALT operation received from [0][6][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 124362
Enqueue Kernel 2 with block 6
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
HALT operation received from [0][5][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 138180
Enqueue Kernel 2 with block 5
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
HALT operation received from [0][4][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 151998
Enqueue Kernel 2 with block 4
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
HALT operation received from [0][3][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 165816
Enqueue Kernel 2 with block 3
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
HALT operation received from [0][2][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 179634
Enqueue Kernel 2 with block 2
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][2][0] at cycle 15
HALT operation received from [0][3][0] at cycle 15
HALT operation received from [0][4][0] at cycle 15
HALT operation received from [0][5][0] at cycle 15
HALT operation received from [0][6][0] at cycle 15
HALT operation received from [0][7][0] at cycle 15
HALT operation received from [0][8][0] at cycle 15
HALT operation received from [0][9][0] at cycle 15
HALT operation received from [0][10][0] at cycle 15
HALT operation received from [0][11][0] at cycle 15
HALT operation received from [0][12][0] at cycle 15
HALT operation received from [0][13][0] at cycle 15
HALT operation received from [0][14][0] at cycle 15
HALT operation received from [0][15][0] at cycle 15
HALT operation received from [0][0][0] at cycle 13817
HALT operation received from [0][1][0] at cycle 13817
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 193452
Enqueue Kernel 2 with block 1
Device: 16 core 3w3a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_3wide.xml
HALT operation received from [0][1][0] at cycle 16
HALT operation received from [0][2][0] at cycle 16
HALT operation received from [0][3][0] at cycle 16
HALT operation received from [0][4][0] at cycle 16
HALT operation received from [0][5][0] at cycle 16
HALT operation received from [0][6][0] at cycle 16
HALT operation received from [0][7][0] at cycle 16
HALT operation received from [0][8][0] at cycle 16
HALT operation received from [0][9][0] at cycle 16
HALT operation received from [0][10][0] at cycle 16
HALT operation received from [0][11][0] at cycle 16
HALT operation received from [0][12][0] at cycle 16
HALT operation received from [0][13][0] at cycle 16
HALT operation received from [0][14][0] at cycle 16
HALT operation received from [0][15][0] at cycle 16
HALT operation received from [0][0][0] at cycle 13169
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 206622
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 15
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 13271
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13272
Enqueue Kernel 1 with block 2
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 25786
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 39059
Enqueue Kernel 1 with block 3
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 38670
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 77730
Enqueue Kernel 1 with block 4
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 51554
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 129285
Enqueue Kernel 1 with block 5
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 64438
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 193724
Enqueue Kernel 1 with block 6
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 77322
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 271047
Enqueue Kernel 1 with block 7
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 90206
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 361254
Enqueue Kernel 1 with block 8
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 103090
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 464345
Enqueue Kernel 1 with block 9
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 115974
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 580320
Enqueue Kernel 1 with block 10
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 128858
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 709179
Enqueue Kernel 1 with block 11
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 141742
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 850922
Enqueue Kernel 1 with block 12
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 154626
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1005549
Enqueue Kernel 1 with block 13
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 167510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1173060
Enqueue Kernel 1 with block 14
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 180394
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1353455
Enqueue Kernel 1 with block 15
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193278
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1546734
Enqueue Kernel 1 with block 16
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 206162
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 1752897
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 193323
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 193324
Enqueue Kernel 2 with block 14
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 180436
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 373761
Enqueue Kernel 2 with block 13
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 167549
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 541311
Enqueue Kernel 2 with block 12
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 154662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 695974
Enqueue Kernel 2 with block 11
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 141775
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 837750
Enqueue Kernel 2 with block 10
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 128888
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 966639
Enqueue Kernel 2 with block 9
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 116001
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 1082641
Enqueue Kernel 2 with block 8
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 103114
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 1185756
Enqueue Kernel 2 with block 7
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 90227
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 1275984
Enqueue Kernel 2 with block 6
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 77340
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 1353325
Enqueue Kernel 2 with block 5
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 64453
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 1417779
Enqueue Kernel 2 with block 4
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 51566
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 1469346
Enqueue Kernel 2 with block 3
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 38679
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 1508026
Enqueue Kernel 2 with block 2
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 25792
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 1533819
Enqueue Kernel 2 with block 1
Device: 1 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 1;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 530632
Size of bss area : 
End of memory: 4245056
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  Default_4wide_1ls.xml
HALT operation received from [0][0][0] at cycle 13229
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 1547049
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 16
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 12911
Enqueue Kernel 1 with block 2
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13279
HALT operation received from [0][1][0] at cycle 13279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 26191
Enqueue Kernel 1 with block 3
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 52726
Enqueue Kernel 1 with block 4
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 79261
Enqueue Kernel 1 with block 5
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][0][0] at cycle 39788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 119050
Enqueue Kernel 1 with block 6
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 39788
HALT operation received from [0][1][0] at cycle 39788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 158839
Enqueue Kernel 1 with block 7
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 39788
HALT operation received from [0][0][0] at cycle 53042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 211882
Enqueue Kernel 1 with block 8
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53042
HALT operation received from [0][1][0] at cycle 53042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 264925
Enqueue Kernel 1 with block 9
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 53042
HALT operation received from [0][0][0] at cycle 66296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 331222
Enqueue Kernel 1 with block 10
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 66296
HALT operation received from [0][1][0] at cycle 66296
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 397519
Enqueue Kernel 1 with block 11
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 66296
HALT operation received from [0][0][0] at cycle 79550
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 477070
Enqueue Kernel 1 with block 12
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 79550
HALT operation received from [0][1][0] at cycle 79550
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 556621
Enqueue Kernel 1 with block 13
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 79550
HALT operation received from [0][0][0] at cycle 92804
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 649426
Enqueue Kernel 1 with block 14
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 92804
HALT operation received from [0][1][0] at cycle 92804
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 742231
Enqueue Kernel 1 with block 15
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 92804
HALT operation received from [0][0][0] at cycle 106058
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 848290
Enqueue Kernel 1 with block 16
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 106058
HALT operation received from [0][1][0] at cycle 106058
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 954349
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 92510
HALT operation received from [0][0][0] at cycle 105722
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 105723
Enqueue Kernel 2 with block 14
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 92510
HALT operation received from [0][1][0] at cycle 92510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 198234
Enqueue Kernel 2 with block 13
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 79298
HALT operation received from [0][0][0] at cycle 92510
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 290745
Enqueue Kernel 2 with block 12
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 79298
HALT operation received from [0][1][0] at cycle 79298
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 370044
Enqueue Kernel 2 with block 11
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 66086
HALT operation received from [0][0][0] at cycle 79298
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 449343
Enqueue Kernel 2 with block 10
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 66086
HALT operation received from [0][1][0] at cycle 66086
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 515430
Enqueue Kernel 2 with block 9
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 52874
HALT operation received from [0][0][0] at cycle 66086
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 581517
Enqueue Kernel 2 with block 8
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 52874
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 634392
Enqueue Kernel 2 with block 7
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 39662
HALT operation received from [0][0][0] at cycle 52874
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 687267
Enqueue Kernel 2 with block 6
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 39662
HALT operation received from [0][1][0] at cycle 39662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 726930
Enqueue Kernel 2 with block 5
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][0][0] at cycle 39662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 766593
Enqueue Kernel 2 with block 4
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 793044
Enqueue Kernel 2 with block 3
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 819495
Enqueue Kernel 2 with block 2
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13237
HALT operation received from [0][1][0] at cycle 13237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 832733
Enqueue Kernel 2 with block 1
Device: 2 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 2;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 532816
Size of bss area : 
End of memory: 4262528
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  2Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 845647
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 17
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 12911
Enqueue Kernel 1 with block 2
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 26192
Enqueue Kernel 1 with block 3
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 39473
Enqueue Kernel 1 with block 4
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13279
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][2][0] at cycle 13279
HALT operation received from [0][3][0] at cycle 13279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 52753
Enqueue Kernel 1 with block 5
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 79288
Enqueue Kernel 1 with block 6
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 105823
Enqueue Kernel 1 with block 7
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 132358
Enqueue Kernel 1 with block 8
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 158893
Enqueue Kernel 1 with block 9
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][0][0] at cycle 39788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 198682
Enqueue Kernel 1 with block 10
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][0][0] at cycle 39788
HALT operation received from [0][1][0] at cycle 39788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 238471
Enqueue Kernel 1 with block 11
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][0][0] at cycle 39788
HALT operation received from [0][1][0] at cycle 39788
HALT operation received from [0][2][0] at cycle 39788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 278260
Enqueue Kernel 1 with block 12
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 39788
HALT operation received from [0][1][0] at cycle 39788
HALT operation received from [0][2][0] at cycle 39788
HALT operation received from [0][3][0] at cycle 39788
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 318049
Enqueue Kernel 1 with block 13
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 39788
HALT operation received from [0][2][0] at cycle 39788
HALT operation received from [0][3][0] at cycle 39788
HALT operation received from [0][0][0] at cycle 53042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 371092
Enqueue Kernel 1 with block 14
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 39788
HALT operation received from [0][3][0] at cycle 39788
HALT operation received from [0][0][0] at cycle 53042
HALT operation received from [0][1][0] at cycle 53042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 424135
Enqueue Kernel 1 with block 15
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 39788
HALT operation received from [0][0][0] at cycle 53042
HALT operation received from [0][1][0] at cycle 53042
HALT operation received from [0][2][0] at cycle 53042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 477178
Enqueue Kernel 1 with block 16
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 53042
HALT operation received from [0][1][0] at cycle 53042
HALT operation received from [0][2][0] at cycle 53042
HALT operation received from [0][3][0] at cycle 53042
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 530221
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 39662
HALT operation received from [0][0][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 52874
HALT operation received from [0][2][0] at cycle 52874
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 52875
Enqueue Kernel 2 with block 14
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 39662
HALT operation received from [0][3][0] at cycle 39662
HALT operation received from [0][0][0] at cycle 52874
HALT operation received from [0][1][0] at cycle 52874
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 105750
Enqueue Kernel 2 with block 13
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 39662
HALT operation received from [0][2][0] at cycle 39662
HALT operation received from [0][3][0] at cycle 39662
HALT operation received from [0][0][0] at cycle 52874
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 158625
Enqueue Kernel 2 with block 12
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 39662
HALT operation received from [0][1][0] at cycle 39662
HALT operation received from [0][2][0] at cycle 39662
HALT operation received from [0][3][0] at cycle 39662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 198288
Enqueue Kernel 2 with block 11
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 26450
HALT operation received from [0][0][0] at cycle 39662
HALT operation received from [0][1][0] at cycle 39662
HALT operation received from [0][2][0] at cycle 39662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 237951
Enqueue Kernel 2 with block 10
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
HALT operation received from [0][0][0] at cycle 39662
HALT operation received from [0][1][0] at cycle 39662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 277614
Enqueue Kernel 2 with block 9
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
HALT operation received from [0][0][0] at cycle 39662
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 317277
Enqueue Kernel 2 with block 8
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 343728
Enqueue Kernel 2 with block 7
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 370179
Enqueue Kernel 2 with block 6
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 396630
Enqueue Kernel 2 with block 5
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 423081
Enqueue Kernel 2 with block 4
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13237
HALT operation received from [0][1][0] at cycle 13237
HALT operation received from [0][2][0] at cycle 13237
HALT operation received from [0][3][0] at cycle 13237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 436319
Enqueue Kernel 2 with block 3
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 449558
Enqueue Kernel 2 with block 2
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 462797
Enqueue Kernel 2 with block 1
Device: 4 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 4;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 537184
Size of bss area : 
End of memory: 4297472
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  4Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 475711
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 18
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 12911
Enqueue Kernel 1 with block 2
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 26192
Enqueue Kernel 1 with block 3
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 39473
Enqueue Kernel 1 with block 4
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 52754
Enqueue Kernel 1 with block 5
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 66035
Enqueue Kernel 1 with block 6
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 79316
Enqueue Kernel 1 with block 7
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 92597
Enqueue Kernel 1 with block 8
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13279
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][2][0] at cycle 13279
HALT operation received from [0][3][0] at cycle 13279
HALT operation received from [0][4][0] at cycle 13279
HALT operation received from [0][5][0] at cycle 13279
HALT operation received from [0][6][0] at cycle 13279
HALT operation received from [0][7][0] at cycle 13279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 105877
Enqueue Kernel 1 with block 9
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 132412
Enqueue Kernel 1 with block 10
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 158947
Enqueue Kernel 1 with block 11
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 185482
Enqueue Kernel 1 with block 12
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 212017
Enqueue Kernel 1 with block 13
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][4][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 238552
Enqueue Kernel 1 with block 14
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][4][0] at cycle 26534
HALT operation received from [0][5][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 265087
Enqueue Kernel 1 with block 15
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][4][0] at cycle 26534
HALT operation received from [0][5][0] at cycle 26534
HALT operation received from [0][6][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 291622
Enqueue Kernel 1 with block 16
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 26534
HALT operation received from [0][1][0] at cycle 26534
HALT operation received from [0][2][0] at cycle 26534
HALT operation received from [0][3][0] at cycle 26534
HALT operation received from [0][4][0] at cycle 26534
HALT operation received from [0][5][0] at cycle 26534
HALT operation received from [0][6][0] at cycle 26534
HALT operation received from [0][7][0] at cycle 26534
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 318157
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
HALT operation received from [0][4][0] at cycle 26450
HALT operation received from [0][5][0] at cycle 26450
HALT operation received from [0][6][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 26451
Enqueue Kernel 2 with block 14
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
HALT operation received from [0][4][0] at cycle 26450
HALT operation received from [0][5][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 52902
Enqueue Kernel 2 with block 13
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
HALT operation received from [0][4][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 79353
Enqueue Kernel 2 with block 12
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
HALT operation received from [0][3][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 105804
Enqueue Kernel 2 with block 11
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
HALT operation received from [0][2][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 132255
Enqueue Kernel 2 with block 10
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
HALT operation received from [0][1][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 158706
Enqueue Kernel 2 with block 9
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][0][0] at cycle 26450
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 185157
Enqueue Kernel 2 with block 8
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13237
HALT operation received from [0][1][0] at cycle 13237
HALT operation received from [0][2][0] at cycle 13237
HALT operation received from [0][3][0] at cycle 13237
HALT operation received from [0][4][0] at cycle 13237
HALT operation received from [0][5][0] at cycle 13237
HALT operation received from [0][6][0] at cycle 13237
HALT operation received from [0][7][0] at cycle 13237
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 198395
Enqueue Kernel 2 with block 7
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 211634
Enqueue Kernel 2 with block 6
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 224873
Enqueue Kernel 2 with block 5
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 238112
Enqueue Kernel 2 with block 4
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 251351
Enqueue Kernel 2 with block 3
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 264590
Enqueue Kernel 2 with block 2
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 277829
Enqueue Kernel 2 with block 1
Device: 8 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 8;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 545920
Size of bss area : 
End of memory: 4367360
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  8Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 290743
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
initialize platform with device id = 19
homogeneous system
worksize = 256
Processing upper-left matrix
Enqueue Kernel 1 with block 1
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12910
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 12911
Enqueue Kernel 1 with block 2
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 26192
Enqueue Kernel 1 with block 3
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 39473
Enqueue Kernel 1 with block 4
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 52754
Enqueue Kernel 1 with block 5
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 66035
Enqueue Kernel 1 with block 6
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 79316
Enqueue Kernel 1 with block 7
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 92597
Enqueue Kernel 1 with block 8
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 105878
Enqueue Kernel 1 with block 9
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 119159
Enqueue Kernel 1 with block 10
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
HALT operation received from [0][9][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 132440
Enqueue Kernel 1 with block 11
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][10][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 145721
Enqueue Kernel 1 with block 12
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][10][0] at cycle 13280
HALT operation received from [0][11][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 159002
Enqueue Kernel 1 with block 13
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][10][0] at cycle 13280
HALT operation received from [0][11][0] at cycle 13280
HALT operation received from [0][12][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 172283
Enqueue Kernel 1 with block 14
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][10][0] at cycle 13280
HALT operation received from [0][11][0] at cycle 13280
HALT operation received from [0][12][0] at cycle 13280
HALT operation received from [0][13][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 185564
Enqueue Kernel 1 with block 15
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13280
HALT operation received from [0][1][0] at cycle 13280
HALT operation received from [0][2][0] at cycle 13280
HALT operation received from [0][3][0] at cycle 13280
HALT operation received from [0][4][0] at cycle 13280
HALT operation received from [0][5][0] at cycle 13280
HALT operation received from [0][6][0] at cycle 13280
HALT operation received from [0][7][0] at cycle 13280
HALT operation received from [0][8][0] at cycle 13280
HALT operation received from [0][9][0] at cycle 13280
HALT operation received from [0][10][0] at cycle 13280
HALT operation received from [0][11][0] at cycle 13280
HALT operation received from [0][12][0] at cycle 13280
HALT operation received from [0][13][0] at cycle 13280
HALT operation received from [0][14][0] at cycle 13280
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 198845
Enqueue Kernel 1 with block 16
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel1

Dimension 0: Global work size = 256, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 16;
  int workgroupX = 16;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel1(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 16, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel1.s.bin  
  binaries/final_nw_kernel1.data.bin  
  16Context_4wide.xml
HALT operation received from [0][0][0] at cycle 13279
HALT operation received from [0][1][0] at cycle 13279
HALT operation received from [0][2][0] at cycle 13279
HALT operation received from [0][3][0] at cycle 13279
HALT operation received from [0][4][0] at cycle 13279
HALT operation received from [0][5][0] at cycle 13279
HALT operation received from [0][6][0] at cycle 13279
HALT operation received from [0][7][0] at cycle 13279
HALT operation received from [0][8][0] at cycle 13279
HALT operation received from [0][9][0] at cycle 13279
HALT operation received from [0][10][0] at cycle 13279
HALT operation received from [0][11][0] at cycle 13279
HALT operation received from [0][12][0] at cycle 13279
HALT operation received from [0][13][0] at cycle 13279
HALT operation received from [0][14][0] at cycle 13279
HALT operation received from [0][15][0] at cycle 13279
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 16
Total cycles = 212125
Processing lower-right matrix
Enqueue Kernel 2 with block 15
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 240, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 15;
  int workgroupX = 15;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 15, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][10][0] at cycle 13238
HALT operation received from [0][11][0] at cycle 13238
HALT operation received from [0][12][0] at cycle 13238
HALT operation received from [0][13][0] at cycle 13238
HALT operation received from [0][14][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 1
Total cycles = 13239
Enqueue Kernel 2 with block 14
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 224, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 14;
  int workgroupX = 14;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 14, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][10][0] at cycle 13238
HALT operation received from [0][11][0] at cycle 13238
HALT operation received from [0][12][0] at cycle 13238
HALT operation received from [0][13][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 2
Total cycles = 26478
Enqueue Kernel 2 with block 13
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 208, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 13;
  int workgroupX = 13;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 13, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][10][0] at cycle 13238
HALT operation received from [0][11][0] at cycle 13238
HALT operation received from [0][12][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 3
Total cycles = 39717
Enqueue Kernel 2 with block 12
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 192, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 12;
  int workgroupX = 12;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 12, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][10][0] at cycle 13238
HALT operation received from [0][11][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 4
Total cycles = 52956
Enqueue Kernel 2 with block 11
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 176, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 11;
  int workgroupX = 11;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 11, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][9][0] at cycle 13238
HALT operation received from [0][10][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 5
Total cycles = 66195
Enqueue Kernel 2 with block 10
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 160, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 10;
  int workgroupX = 10;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 10, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
HALT operation received from [0][9][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 6
Total cycles = 79434
Enqueue Kernel 2 with block 9
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 144, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 9;
  int workgroupX = 9;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 9, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
HALT operation received from [0][8][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 7
Total cycles = 92673
Enqueue Kernel 2 with block 8
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 128, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 8;
  int workgroupX = 8;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 8, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
HALT operation received from [0][7][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 8
Total cycles = 105912
Enqueue Kernel 2 with block 7
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 112, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 7;
  int workgroupX = 7;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 7, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
HALT operation received from [0][6][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 9
Total cycles = 119151
Enqueue Kernel 2 with block 6
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 96, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 6;
  int workgroupX = 6;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 6, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
HALT operation received from [0][5][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 10
Total cycles = 132390
Enqueue Kernel 2 with block 5
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 80, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 5;
  int workgroupX = 5;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 5, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
HALT operation received from [0][4][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 11
Total cycles = 145629
Enqueue Kernel 2 with block 4
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 64, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 4;
  int workgroupX = 4;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 4, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
HALT operation received from [0][3][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 12
Total cycles = 158868
Enqueue Kernel 2 with block 3
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 48, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 3;
  int workgroupX = 3;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 3, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
HALT operation received from [0][2][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 13
Total cycles = 172107
Enqueue Kernel 2 with block 2
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 32, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 2;
  int workgroupX = 2;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 2, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 13238
HALT operation received from [0][1][0] at cycle 13238
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 14
Total cycles = 185346
Enqueue Kernel 2 with block 1
Device: 16 core 4w4a1m1ls1b
Compiling kernel: nw_kernel2

Dimension 0: Global work size = 16, Local work size = 16
Dimension 1: Global work size = 1, Local work size = 1

Kernel launcher function:
extern int BufferArg_0;
extern int BufferArg_1;
extern int BufferArg_2;
extern int BufferArg_3;
int main(void) {
  int id = 0;
  int num_cores = 16;
  int total_workgroups = 1;
  int workgroupX = 1;
  int workgroupY = 0;
  int x = 0;
  int y = 0;
  id = __builtin_le1_read_cpuid();

  while (id < total_workgroups) {
    x = id;
    if (x >= workgroupX) {
      y = x / workgroupX;
      x = x % workgroupX;
    }
    if (y > workgroupY)
      return 0;

    __builtin_le1_set_group_id_1(y);
    __builtin_le1_set_group_id_0(x);
    nw_kernel2(&BufferArg_0, &BufferArg_1, (&BufferArg_2 + (__builtin_le1_read_cpuid() * 289)), (&BufferArg_3 + (__builtin_le1_read_cpuid() * 256)), 257, 10, 1, 16, 256, 0, 0);
    id += num_cores;
  }
  return id;
}

mem align: 0
dram_base_offset: 0
Size of data area : 563392
Size of bss area : 
End of memory: 4507136
Second Pass Completed
Run Simulation with:
  binaries/final_nw_kernel2.s.bin  
  binaries/final_nw_kernel2.data.bin  
  16Context_4wide.xml
HALT operation received from [0][1][0] at cycle 17
HALT operation received from [0][2][0] at cycle 17
HALT operation received from [0][3][0] at cycle 17
HALT operation received from [0][4][0] at cycle 17
HALT operation received from [0][5][0] at cycle 17
HALT operation received from [0][6][0] at cycle 17
HALT operation received from [0][7][0] at cycle 17
HALT operation received from [0][8][0] at cycle 17
HALT operation received from [0][9][0] at cycle 17
HALT operation received from [0][10][0] at cycle 17
HALT operation received from [0][11][0] at cycle 17
HALT operation received from [0][12][0] at cycle 17
HALT operation received from [0][13][0] at cycle 17
HALT operation received from [0][14][0] at cycle 17
HALT operation received from [0][15][0] at cycle 17
HALT operation received from [0][0][0] at cycle 12913
 -------------------------------------------------------- 
Device::SaveStats
Iteration = 15
Total cycles = 198260
OpenCL Computation Done
Processing top-left matrix
Processing bottom-right matrix
