-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
-- Date        : Wed Nov 20 01:56:30 2024
-- Host        : tony running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
-- Command     : write_vhdl -force -mode funcsim
--               /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_0/design_1_yolo_max_pool_top_0_0_sim_netlist.vhdl
-- Design      : design_1_yolo_max_pool_top_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_CTRL_BUS_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_input_w_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_input_h_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_output_w_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_output_h_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_start : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_CTRL_BUS_s_axi : entity is "yolo_max_pool_top_CTRL_BUS_s_axi";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_CTRL_BUS_s_axi;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_CTRL_BUS_s_axi is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_i_3_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_input_fold_ch[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_fold_ch[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_fold_ch[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_fold_ch[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_input_fold_ch[3]_i_2_n_0\ : STD_LOGIC;
  signal int_input_h0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_input_h[8]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_h_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_input_w0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_input_w[8]_i_1_n_0\ : STD_LOGIC;
  signal \^int_input_w_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_output_h0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_output_h[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_output_h[8]_i_3_n_0\ : STD_LOGIC;
  signal \^int_output_h_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_output_w0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_output_w[8]_i_1_n_0\ : STD_LOGIC;
  signal \^int_output_w_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \int_stride[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_stride[1]_i_1_n_0\ : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rvalid\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair4";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_ap_start_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_gie_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_input_fold_ch[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_fold_ch[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_input_fold_ch[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_input_fold_ch[3]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_input_h[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_input_h[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_input_h[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_input_h[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_h[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_input_h[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_h[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_input_h[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_input_w[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_input_w[1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_w[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_input_w[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_input_w[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_input_w[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_w[6]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_input_w[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_output_h[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_output_h[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_output_h[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_output_h[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_output_h[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_output_h[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_output_h[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_output_h[7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_output_w[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_output_w[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_output_w[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_output_w[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_output_w[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_output_w[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_output_w[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_output_w[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[0]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdata[0]_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[1]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[8]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[8]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair2";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  \int_input_h_reg[8]_0\(8 downto 0) <= \^int_input_h_reg[8]_0\(8 downto 0);
  \int_input_w_reg[8]_0\(8 downto 0) <= \^int_input_w_reg[8]_0\(8 downto 0);
  \int_output_h_reg[8]_0\(8 downto 0) <= \^int_output_h_reg[8]_0\(8 downto 0);
  \int_output_w_reg[8]_0\(8 downto 0) <= \^int_output_w_reg[8]_0\(8 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BUS_BVALID <= \^s_axi_ctrl_bus_bvalid\;
  s_axi_CTRL_BUS_RVALID <= \^s_axi_ctrl_bus_rvalid\;
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      I2 => \^s_axi_ctrl_bus_rvalid\,
      I3 => s_axi_CTRL_BUS_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BUS_RREADY,
      I1 => \^s_axi_ctrl_bus_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_BUS_ARVALID,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_ctrl_bus_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FFD1D1"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^s_axi_ctrl_bus_bvalid\,
      I2 => s_axi_CTRL_BUS_BREADY,
      I3 => s_axi_CTRL_BUS_AWVALID,
      I4 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[1]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BUS_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BUS_BREADY,
      I3 => \^s_axi_ctrl_bus_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_ctrl_bus_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_0\,
      I1 => \ap_CS_fsm_reg[1]_1\,
      I2 => \^ap_start\,
      I3 => \ap_CS_fsm_reg[1]\(0),
      I4 => \ap_CS_fsm_reg[1]\(1),
      O => int_ap_start_reg_0(0)
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF0"
    )
        port map (
      I0 => \^ap_start\,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => p_6_in(7),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_6_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7F7F00FF0000"
    )
        port map (
      I0 => \rdata[3]_i_3_n_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => p_6_in(7),
      I4 => ap_done,
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_6_in(7),
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_output_h[8]_i_3_n_0\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_output_h[8]_i_3_n_0\,
      I5 => p_6_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_6_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_gie_i_2_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => int_gie_i_3_n_0,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_BUS_WVALID,
      O => int_gie_i_2_n_0
    );
int_gie_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      O => int_gie_i_3_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000080"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => s_axi_CTRL_BUS_WSTRB(0),
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \waddr_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_input_fold_ch[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => \int_input_fold_ch[0]_i_1_n_0\
    );
\int_input_fold_ch[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(1),
      O => \int_input_fold_ch[1]_i_1_n_0\
    );
\int_input_fold_ch[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(2),
      O => \int_input_fold_ch[2]_i_1_n_0\
    );
\int_input_fold_ch[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_output_h[8]_i_3_n_0\,
      O => \int_input_fold_ch[3]_i_1_n_0\
    );
\int_input_fold_ch[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(3),
      O => \int_input_fold_ch[3]_i_2_n_0\
    );
\int_input_fold_ch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_fold_ch[3]_i_1_n_0\,
      D => \int_input_fold_ch[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_fold_ch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_fold_ch[3]_i_1_n_0\,
      D => \int_input_fold_ch[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_fold_ch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_fold_ch[3]_i_1_n_0\,
      D => \int_input_fold_ch[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_fold_ch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_fold_ch[3]_i_1_n_0\,
      D => \int_input_fold_ch[3]_i_2_n_0\,
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_h[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => int_input_h0(0)
    );
\int_input_h[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(1),
      O => int_input_h0(1)
    );
\int_input_h[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(2),
      O => int_input_h0(2)
    );
\int_input_h[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(3),
      O => int_input_h0(3)
    );
\int_input_h[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(4),
      O => int_input_h0(4)
    );
\int_input_h[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(5),
      O => int_input_h0(5)
    );
\int_input_h[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(6),
      O => int_input_h0(6)
    );
\int_input_h[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(7),
      O => int_input_h0(7)
    );
\int_input_h[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_output_h[8]_i_3_n_0\,
      O => \int_input_h[8]_i_1_n_0\
    );
\int_input_h[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => s_axi_CTRL_BUS_WDATA(8),
      O => int_input_h0(8)
    );
\int_input_h_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(0),
      Q => \^int_input_h_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(1),
      Q => \^int_input_h_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(2),
      Q => \^int_input_h_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(3),
      Q => \^int_input_h_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(4),
      Q => \^int_input_h_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(5),
      Q => \^int_input_h_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(6),
      Q => \^int_input_h_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(7),
      Q => \^int_input_h_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_input_h_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_h[8]_i_1_n_0\,
      D => int_input_h0(8),
      Q => \^int_input_h_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_input_w[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => int_input_w0(0)
    );
\int_input_w[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(1),
      O => int_input_w0(1)
    );
\int_input_w[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(2),
      O => int_input_w0(2)
    );
\int_input_w[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(3),
      O => int_input_w0(3)
    );
\int_input_w[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(4),
      O => int_input_w0(4)
    );
\int_input_w[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(5),
      O => int_input_w0(5)
    );
\int_input_w[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(6),
      O => int_input_w0(6)
    );
\int_input_w[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(7),
      O => int_input_w0(7)
    );
\int_input_w[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \int_ier[1]_i_2_n_0\,
      O => \int_input_w[8]_i_1_n_0\
    );
\int_input_w[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => s_axi_CTRL_BUS_WDATA(8),
      O => int_input_w0(8)
    );
\int_input_w_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(0),
      Q => \^int_input_w_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(1),
      Q => \^int_input_w_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(2),
      Q => \^int_input_w_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(3),
      Q => \^int_input_w_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(4),
      Q => \^int_input_w_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(5),
      Q => \^int_input_w_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(6),
      Q => \^int_input_w_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(7),
      Q => \^int_input_w_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_input_w_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_input_w[8]_i_1_n_0\,
      D => int_input_w0(8),
      Q => \^int_input_w_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => int_gie_i_2_n_0,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_CTRL_BUS_WSTRB(0),
      I4 => \waddr_reg_n_0_[4]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\int_output_h[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => int_output_h0(0)
    );
\int_output_h[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(1),
      O => int_output_h0(1)
    );
\int_output_h[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(2),
      O => int_output_h0(2)
    );
\int_output_h[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(3),
      O => int_output_h0(3)
    );
\int_output_h[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(4),
      O => int_output_h0(4)
    );
\int_output_h[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(5),
      O => int_output_h0(5)
    );
\int_output_h[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(6),
      O => int_output_h0(6)
    );
\int_output_h[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(7),
      O => int_output_h0(7)
    );
\int_output_h[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_output_h[8]_i_3_n_0\,
      O => \int_output_h[8]_i_1_n_0\
    );
\int_output_h[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => s_axi_CTRL_BUS_WDATA(8),
      O => int_output_h0(8)
    );
\int_output_h[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => s_axi_CTRL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_output_h[8]_i_3_n_0\
    );
\int_output_h_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(0),
      Q => \^int_output_h_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(1),
      Q => \^int_output_h_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(2),
      Q => \^int_output_h_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(3),
      Q => \^int_output_h_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(4),
      Q => \^int_output_h_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(5),
      Q => \^int_output_h_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(6),
      Q => \^int_output_h_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(7),
      Q => \^int_output_h_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_output_h_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_h[8]_i_1_n_0\,
      D => int_output_h0(8),
      Q => \^int_output_h_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_output_w[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(0),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(0),
      O => int_output_w0(0)
    );
\int_output_w[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(1),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(1),
      O => int_output_w0(1)
    );
\int_output_w[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(2),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(2),
      O => int_output_w0(2)
    );
\int_output_w[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(3),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(3),
      O => int_output_w0(3)
    );
\int_output_w[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(4),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(4),
      O => int_output_w0(4)
    );
\int_output_w[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(5),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(5),
      O => int_output_w0(5)
    );
\int_output_w[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(6),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(6),
      O => int_output_w0(6)
    );
\int_output_w[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(7),
      I1 => s_axi_CTRL_BUS_WSTRB(0),
      I2 => s_axi_CTRL_BUS_WDATA(7),
      O => int_output_w0(7)
    );
\int_output_w[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_ier[1]_i_2_n_0\,
      O => \int_output_w[8]_i_1_n_0\
    );
\int_output_w[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(8),
      I1 => s_axi_CTRL_BUS_WSTRB(1),
      I2 => s_axi_CTRL_BUS_WDATA(8),
      O => int_output_w0(8)
    );
\int_output_w_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(0),
      Q => \^int_output_w_reg[8]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(1),
      Q => \^int_output_w_reg[8]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(2),
      Q => \^int_output_w_reg[8]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(3),
      Q => \^int_output_w_reg[8]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(4),
      Q => \^int_output_w_reg[8]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(5),
      Q => \^int_output_w_reg[8]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(6),
      Q => \^int_output_w_reg[8]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(7),
      Q => \^int_output_w_reg[8]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_output_w_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_output_w[8]_i_1_n_0\,
      D => int_output_w0(8),
      Q => \^int_output_w_reg[8]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_stride[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF80000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => s_axi_CTRL_BUS_WDATA(0),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \^d\(0),
      O => \int_stride[0]_i_1_n_0\
    );
\int_stride[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF80000000"
    )
        port map (
      I0 => s_axi_CTRL_BUS_WSTRB(0),
      I1 => s_axi_CTRL_BUS_WDATA(1),
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => \^d\(1),
      O => \int_stride[1]_i_1_n_0\
    );
\int_stride_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_stride[0]_i_1_n_0\,
      Q => \^d\(0),
      R => \^ap_rst_n_inv\
    );
\int_stride_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_stride[1]_i_1_n_0\,
      Q => \^d\(1),
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \rdata[3]_i_3_n_0\,
      I1 => s_axi_CTRL_BUS_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => task_ap_done,
      I4 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => p_6_in(2),
      I2 => \^ap_start\,
      I3 => auto_restart_status_reg_n_0,
      I4 => ap_done,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFFFE"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata[0]_i_3_n_0\,
      I2 => \rdata[0]_i_4_n_0\,
      I3 => \rdata[0]_i_5_n_0\,
      I4 => \rdata[1]_i_2_n_0\,
      I5 => \^q\(0),
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCAAF000000000"
    )
        port map (
      I0 => \^int_input_h_reg[8]_0\(0),
      I1 => \^int_output_h_reg[8]_0\(0),
      I2 => \^ap_start\,
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => \rdata[0]_i_6_n_0\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B80000000000"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => int_gie_reg_n_0,
      I3 => \rdata[9]_i_3_n_0\,
      I4 => \rdata[1]_i_8_n_0\,
      I5 => s_axi_CTRL_BUS_ARADDR(2),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"800C8000"
    )
        port map (
      I0 => \^d\(0),
      I1 => \rdata[1]_i_7_n_0\,
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CA00000"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(0),
      I1 => \^int_input_w_reg[8]_0\(0),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => \rdata[1]_i_7_n_0\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(1),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[0]_i_6_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata[1]_i_4_n_0\,
      I4 => \rdata[1]_i_5_n_0\,
      I5 => \rdata[1]_i_6_n_0\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CA00000"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(1),
      I1 => \^int_input_w_reg[8]_0\(1),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => \rdata[1]_i_7_n_0\,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000CA000000000"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(1),
      I1 => \^int_input_h_reg[8]_0\(1),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2300000020000000"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => \rdata[1]_i_8_n_0\,
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      I4 => \rdata[9]_i_3_n_0\,
      I5 => p_0_in,
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000000C00000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => int_task_ap_done,
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(1),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      I3 => s_axi_CTRL_BUS_ARADDR(3),
      O => \rdata[1]_i_7_n_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(1),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      O => \rdata[1]_i_8_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => p_6_in(2),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => \^int_output_h_reg[8]_0\(2),
      I4 => \rdata[3]_i_4_n_0\,
      I5 => \rdata[2]_i_3_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00C0000000000"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(2),
      I1 => \^int_input_h_reg[8]_0\(2),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C00000000000"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(2),
      I1 => \^q\(2),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[2]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => int_ap_ready,
      I2 => \rdata[3]_i_3_n_0\,
      I3 => \^int_output_h_reg[8]_0\(3),
      I4 => \rdata[3]_i_4_n_0\,
      I5 => \rdata[3]_i_5_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00C0000000000"
    )
        port map (
      I0 => \^int_output_w_reg[8]_0\(3),
      I1 => \^int_input_h_reg[8]_0\(3),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => s_axi_CTRL_BUS_ARADDR(5),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[3]_i_4_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C00000000000"
    )
        port map (
      I0 => \^int_input_w_reg[8]_0\(3),
      I1 => \^q\(3),
      I2 => s_axi_CTRL_BUS_ARADDR(5),
      I3 => s_axi_CTRL_BUS_ARADDR(4),
      I4 => s_axi_CTRL_BUS_ARADDR(3),
      I5 => \rdata[8]_i_4_n_0\,
      O => \rdata[3]_i_5_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A020800"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \^int_input_w_reg[8]_0\(4),
      I4 => \^int_input_h_reg[8]_0\(4),
      I5 => \rdata[4]_i_2_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(4),
      I1 => \^int_output_w_reg[8]_0\(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => \rdata[8]_i_4_n_0\,
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A020800"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \^int_input_w_reg[8]_0\(5),
      I4 => \^int_input_h_reg[8]_0\(5),
      I5 => \rdata[5]_i_2_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(5),
      I1 => \^int_output_w_reg[8]_0\(5),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => \rdata[8]_i_4_n_0\,
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A020800"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \^int_input_w_reg[8]_0\(6),
      I4 => \^int_input_h_reg[8]_0\(6),
      I5 => \rdata[6]_i_2_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(6),
      I1 => \^int_output_w_reg[8]_0\(6),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => \rdata[8]_i_4_n_0\,
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata[7]_i_3_n_0\,
      I2 => \^int_input_w_reg[8]_0\(7),
      I3 => \rdata[7]_i_4_n_0\,
      I4 => \^int_input_h_reg[8]_0\(7),
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[3]_i_4_n_0\,
      I1 => \^int_output_h_reg[8]_0\(7),
      I2 => \rdata[3]_i_3_n_0\,
      I3 => p_6_in(7),
      I4 => \^int_output_w_reg[8]_0\(7),
      I5 => \rdata[7]_i_5_n_0\,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(5),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(5),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[7]_i_4_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(2),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[7]_i_5_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A020800"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => s_axi_CTRL_BUS_ARADDR(3),
      I2 => s_axi_CTRL_BUS_ARADDR(4),
      I3 => \^int_input_w_reg[8]_0\(8),
      I4 => \^int_input_h_reg[8]_0\(8),
      I5 => \rdata[8]_i_3_n_0\,
      O => rdata(8)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000006"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(5),
      I1 => s_axi_CTRL_BUS_ARADDR(4),
      I2 => s_axi_CTRL_BUS_ARADDR(2),
      I3 => s_axi_CTRL_BUS_ARADDR(0),
      I4 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[8]_i_2_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CA000000"
    )
        port map (
      I0 => \^int_output_h_reg[8]_0\(8),
      I1 => \^int_output_w_reg[8]_0\(8),
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => \rdata[8]_i_4_n_0\,
      I4 => s_axi_CTRL_BUS_ARADDR(4),
      I5 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[8]_i_3_n_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(2),
      I1 => s_axi_CTRL_BUS_ARADDR(0),
      I2 => s_axi_CTRL_BUS_ARADDR(1),
      O => \rdata[8]_i_4_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \rdata[9]_i_3_n_0\,
      I1 => \^interrupt\,
      I2 => s_axi_CTRL_BUS_ARADDR(3),
      I3 => s_axi_CTRL_BUS_ARADDR(1),
      I4 => s_axi_CTRL_BUS_ARADDR(0),
      I5 => s_axi_CTRL_BUS_ARADDR(2),
      O => rdata(9)
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_BUS_ARADDR(4),
      I1 => s_axi_CTRL_BUS_ARADDR(5),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_BUS_RDATA(0),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_BUS_RDATA(1),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_BUS_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_BUS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_CTRL_BUS_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_CTRL_BUS_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_CTRL_BUS_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_BUS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_CTRL_BUS_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_BUS_RDATA(9),
      R => '0'
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_BUS_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_flow_control_loop_pipe_sequential_init is
  port (
    \indvar_flatten136_fu_244_reg[0]\ : out STD_LOGIC;
    \indvar_flatten57_fu_236_reg[0]\ : out STD_LOGIC;
    \indvar_flatten_fu_228_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_23_in : out STD_LOGIC;
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    indvar_flatten57_fu_236 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1027_4_reg_2162_reg[0]\ : out STD_LOGIC;
    indvar_flatten_fu_228 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    select_ln1027_37_reg_23760 : out STD_LOGIC;
    \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    indvar_flatten136_fu_244 : in STD_LOGIC;
    icmp_ln1027_4_reg_2162 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten57_fu_236_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln1027_1_reg_2198 : in STD_LOGIC;
    \indvar_flatten57_fu_236_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \indvar_flatten_fu_228_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln1027_4_reg_2304 : in STD_LOGIC;
    \indvar_flatten_fu_228_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvar_flatten57_fu_236_reg[12]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \indvar_flatten_fu_228_reg[0]_2\ : in STD_LOGIC;
    inStream_TVALID_int_regslice : in STD_LOGIC;
    select_ln1027_23_reg_2286 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1027_37_reg_2376_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1027_37_reg_2376_reg[0]_0\ : in STD_LOGIC;
    select_ln1027_10_reg_2184 : in STD_LOGIC;
    \select_ln1027_37_reg_2376_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln1027_33_reg_2349_reg[0]\ : in STD_LOGIC;
    select_ln1027_22_reg_2281 : in STD_LOGIC;
    ult_reg_2220 : in STD_LOGIC;
    ult65_reg_2259 : in STD_LOGIC;
    \select_ln1027_37_reg_2376_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \last_reg_2441_pp0_iter2_reg_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    outStream_TREADY_int_regslice : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_flow_control_loop_pipe_sequential_init : entity is "yolo_max_pool_top_flow_control_loop_pipe_sequential_init";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \indvar_flatten136_fu_244[0]_i_2_n_0\ : STD_LOGIC;
  signal \^p_23_in\ : STD_LOGIC;
  signal \^p_3_in\ : STD_LOGIC;
  signal \^select_ln1027_37_reg_23760\ : STD_LOGIC;
  signal \select_ln1027_37_reg_2376[0]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1027_37_reg_2376[0]_i_3_n_0\ : STD_LOGIC;
  signal \^select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \indvar_flatten242_fu_252[25]_i_1\ : label is "soft_lutpair24";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  p_23_in <= \^p_23_in\;
  p_3_in <= \^p_3_in\;
  select_ln1027_37_reg_23760 <= \^select_ln1027_37_reg_23760\;
  \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\ <= \^select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\;
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0BBB0000"
    )
        port map (
      I0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \^p_23_in\,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => \ap_CS_fsm_reg[9]\(1),
      I5 => \ap_CS_fsm_reg[9]\(0),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEAEAAAEAAAEAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_0\,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \^p_23_in\,
      I5 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_CS_fsm_reg[8]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I1 => \^p_23_in\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I1 => ap_loop_init_int_reg_0(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5DDD5DDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \^ap_enable_reg_pp0_iter0\,
      I3 => ap_loop_init_int_reg_0(1),
      I4 => \^p_23_in\,
      I5 => ap_loop_exit_ready_pp0_iter2_reg,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
\indvar_flatten136_fu_244[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A808A8A8"
    )
        port map (
      I0 => \indvar_flatten136_fu_244[0]_i_2_n_0\,
      I1 => D(0),
      I2 => indvar_flatten136_fu_244,
      I3 => icmp_ln1027_4_reg_2162,
      I4 => Q(0),
      O => \indvar_flatten136_fu_244_reg[0]\
    );
\indvar_flatten136_fu_244[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => \indvar_flatten_fu_228_reg[0]_2\,
      I2 => \^select_ln1027_37_reg_23760\,
      I3 => \^select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\,
      I4 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \indvar_flatten136_fu_244[0]_i_2_n_0\
    );
\indvar_flatten136_fu_244[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => icmp_ln1027_4_reg_2162,
      I1 => \indvar_flatten57_fu_236_reg[12]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init_int,
      I4 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I5 => \^p_23_in\,
      O => \icmp_ln1027_4_reg_2162_reg[0]\
    );
\indvar_flatten242_fu_252[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I2 => \^p_23_in\,
      O => SR(0)
    );
\indvar_flatten242_fu_252[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \last_reg_2441_pp0_iter2_reg_reg[0]\,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \ap_CS_fsm_reg[9]\(1),
      I3 => outStream_TREADY_int_regslice,
      O => \^select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\
    );
\indvar_flatten57_fu_236[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A808A8A8"
    )
        port map (
      I0 => \indvar_flatten136_fu_244[0]_i_2_n_0\,
      I1 => \indvar_flatten57_fu_236_reg[0]_0\(0),
      I2 => indvar_flatten136_fu_244,
      I3 => or_ln1027_1_reg_2198,
      I4 => \indvar_flatten57_fu_236_reg[0]_1\(0),
      O => \indvar_flatten57_fu_236_reg[0]\
    );
\indvar_flatten57_fu_236[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => \indvar_flatten57_fu_236_reg[12]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init_int,
      I4 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I5 => \^p_23_in\,
      O => indvar_flatten57_fu_236(0)
    );
\indvar_flatten_fu_228[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A808A8A8"
    )
        port map (
      I0 => \indvar_flatten136_fu_244[0]_i_2_n_0\,
      I1 => \indvar_flatten_fu_228_reg[0]_0\(0),
      I2 => indvar_flatten136_fu_244,
      I3 => or_ln1027_4_reg_2304,
      I4 => \indvar_flatten_fu_228_reg[0]_1\(0),
      O => \indvar_flatten_fu_228_reg[0]\
    );
\indvar_flatten_fu_228[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20202000000000"
    )
        port map (
      I0 => or_ln1027_4_reg_2304,
      I1 => \indvar_flatten57_fu_236_reg[12]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_loop_init_int,
      I4 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I5 => \^p_23_in\,
      O => indvar_flatten_fu_228(0)
    );
\select_ln1027_33_reg_2349[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln1027_33_reg_2349_reg[0]\,
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_22_reg_2281,
      O => \^p_3_in\
    );
\select_ln1027_37_reg_2376[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAABAEEFE"
    )
        port map (
      I0 => \select_ln1027_37_reg_2376[0]_i_2_n_0\,
      I1 => \^p_3_in\,
      I2 => select_ln1027_23_reg_2286,
      I3 => CO(0),
      I4 => \select_ln1027_37_reg_2376_reg[0]\(0),
      I5 => \select_ln1027_37_reg_2376[0]_i_3_n_0\,
      O => \^select_ln1027_37_reg_23760\
    );
\select_ln1027_37_reg_2376[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020002020203"
    )
        port map (
      I0 => \select_ln1027_37_reg_2376_reg[0]_0\,
      I1 => \^p_3_in\,
      I2 => select_ln1027_23_reg_2286,
      I3 => icmp_ln1027_4_reg_2162,
      I4 => select_ln1027_10_reg_2184,
      I5 => \select_ln1027_37_reg_2376_reg[0]_1\(0),
      O => \select_ln1027_37_reg_2376[0]_i_2_n_0\
    );
\select_ln1027_37_reg_2376[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1B1B"
    )
        port map (
      I0 => icmp_ln1027_4_reg_2162,
      I1 => ult_reg_2220,
      I2 => ult65_reg_2259,
      I3 => \select_ln1027_37_reg_2376_reg[0]_2\(0),
      I4 => select_ln1027_10_reg_2184,
      O => \select_ln1027_37_reg_2376[0]_i_3_n_0\
    );
\stride_cast2_cast_reg_2092[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA8A"
    )
        port map (
      I0 => ap_loop_init_int_reg_0(0),
      I1 => inStream_TVALID_int_regslice,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \indvar_flatten57_fu_236_reg[12]\,
      I4 => \^select_ln1027_37_reg_23760\,
      I5 => \^select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\,
      O => \^p_23_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_0_val_V_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_0_val_V_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_0(0),
      WEA(2) => ram_reg_0_0(0),
      WEA(1) => ram_reg_0_0(0),
      WEA(0) => ram_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ce1,
      WEA(2) => ce1,
      WEA(1) => ce1,
      WEA(0) => ce1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_0_val_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_0_val_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => we1,
      WEA(2) => we1,
      WEA(1) => we1,
      WEA(0) => we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_0(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_0(0),
      WEA(2) => ram_reg_1_0(0),
      WEA(1) => ram_reg_1_0(0),
      WEA(0) => ram_reg_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_1_val_V_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_1_val_V_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_0(0),
      WEA(2) => ram_reg_0_0(0),
      WEA(1) => ram_reg_0_0(0),
      WEA(0) => ram_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ce1,
      WEA(2) => ce1,
      WEA(1) => ce1,
      WEA(0) => ce1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_1_val_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_1_val_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => we1,
      WEA(2) => we1,
      WEA(1) => we1,
      WEA(0) => we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_0(0),
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_0(0),
      WEA(2) => ram_reg_1_0(0),
      WEA(1) => ram_reg_1_0(0),
      WEA(0) => ram_reg_1_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_2_val_V_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_2_val_V_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_0_0(0),
      WEA(2) => ram_reg_0_0(0),
      WEA(1) => ram_reg_0_0(0),
      WEA(0) => ram_reg_0_0(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ce1,
      WEA(2) => ce1,
      WEA(1) => ce1,
      WEA(0) => ce1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_2_val_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_2_val_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_1_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_1_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ram_reg_1_0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => we1,
      WEA(2) => we1,
      WEA(1) => we1,
      WEA(0) => we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_1_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_1_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_3(0),
      ENBWREN => ram_reg_1_0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_3(0),
      WEA(2) => ram_reg_1_3(0),
      WEA(1) => ram_reg_1_3(0),
      WEA(0) => ram_reg_1_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_3_val_V_1_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_3_val_V_1_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => address1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => address0(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ce0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ce1,
      WEA(2) => ce1,
      WEA(1) => ce1,
      WEA(0) => ce1,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    we1 : in STD_LOGIC;
    ram_reg_1_0 : in STD_LOGIC;
    ram_reg_1_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_1_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_1_3 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6 : entity is "yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6 is
  signal NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal NLW_ram_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0 : label is 53504;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0 : label is "inst/line_buff_group_3_val_V_U/ram_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_1 : label is "p0_d7";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of ram_reg_1 : label is 53504;
  attribute RTL_RAM_NAME of ram_reg_1 : label is "inst/line_buff_group_3_val_V_U/ram_reg_1";
  attribute RTL_RAM_TYPE of ram_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_1 : label is 0;
  attribute ram_addr_end of ram_reg_1 : label is 4095;
  attribute ram_offset of ram_reg_1 : label is 0;
  attribute ram_slice_begin of ram_reg_1 : label is 9;
  attribute ram_slice_end of ram_reg_1 : label is 15;
begin
ram_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_1_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_1_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => d1(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => d1(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_ram_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_ram_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => q0(7 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_ram_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => q0(8),
      ECCPARITY(7 downto 0) => NLW_ram_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => we1,
      ENBWREN => ram_reg_1_0,
      INJECTDBITERR => NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => we1,
      WEA(2) => we1,
      WEA(1) => we1,
      WEA(0) => we1,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ram_reg_1_1(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ram_reg_1_2(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => d1(15 downto 9),
      DIBDI(31 downto 0) => B"00000000000000000000000001111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_1_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 7) => NLW_ram_reg_1_DOBDO_UNCONNECTED(31 downto 7),
      DOBDO(6 downto 0) => q0(15 downto 9),
      DOPADOP(3 downto 0) => NLW_ram_reg_1_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_1_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => ram_reg_1_3(0),
      ENBWREN => ram_reg_1_0,
      INJECTDBITERR => NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_1_SBITERR_UNCONNECTED,
      WEA(3) => ram_reg_1_3(0),
      WEA(2) => ram_reg_1_3(0),
      WEA(1) => ram_reg_1_3(0),
      WEA(0) => ram_reg_1_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_2ns_15ns_17_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_2ns_15ns_17_1_1 : entity is "yolo_max_pool_top_mul_2ns_15ns_17_1_1";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_2ns_15ns_17_1_1;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_2ns_15ns_17_1_1 is
  signal \dout_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_1\ : STD_LOGIC;
  signal \dout_carry__0_n_2\ : STD_LOGIC;
  signal \dout_carry__0_n_3\ : STD_LOGIC;
  signal \dout_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \dout_carry__1_n_0\ : STD_LOGIC;
  signal \dout_carry__1_n_1\ : STD_LOGIC;
  signal \dout_carry__1_n_2\ : STD_LOGIC;
  signal \dout_carry__1_n_3\ : STD_LOGIC;
  signal \dout_carry__2_n_0\ : STD_LOGIC;
  signal \dout_carry__2_n_1\ : STD_LOGIC;
  signal \dout_carry__2_n_2\ : STD_LOGIC;
  signal \dout_carry__2_n_3\ : STD_LOGIC;
  signal \dout_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \dout_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \dout_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \dout_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \dout_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \dout_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \dout_carry_i_7__3_n_0\ : STD_LOGIC;
  signal dout_carry_n_0 : STD_LOGIC;
  signal dout_carry_n_1 : STD_LOGIC;
  signal dout_carry_n_2 : STD_LOGIC;
  signal dout_carry_n_3 : STD_LOGIC;
  signal \NLW_mul_ln4_2_reg_833_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mul_ln4_2_reg_833_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dout_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dout_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \dout_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
dout_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dout_carry_n_0,
      CO(2) => dout_carry_n_1,
      CO(1) => dout_carry_n_2,
      CO(0) => dout_carry_n_3,
      CYINIT => '0',
      DI(3) => \dout_carry_i_1__3_n_0\,
      DI(2) => \dout_carry_i_2__3_n_0\,
      DI(1) => \dout_carry_i_3__3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \dout_carry_i_4__3_n_0\,
      S(2) => \dout_carry_i_5__3_n_0\,
      S(1) => \dout_carry_i_6__3_n_0\,
      S(0) => \dout_carry_i_7__3_n_0\
    );
\dout_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dout_carry_n_0,
      CO(3) => \dout_carry__0_n_0\,
      CO(2) => \dout_carry__0_n_1\,
      CO(1) => \dout_carry__0_n_2\,
      CO(0) => \dout_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dout_carry__0_i_1__3_n_0\,
      DI(2) => \dout_carry__0_i_2__3_n_0\,
      DI(1) => \dout_carry__0_i_3__3_n_0\,
      DI(0) => \dout_carry__0_i_4__3_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \dout_carry__0_i_5__3_n_0\,
      S(2) => \dout_carry__0_i_6__3_n_0\,
      S(1) => \dout_carry__0_i_7__3_n_0\,
      S(0) => \dout_carry__0_i_8__3_n_0\
    );
\dout_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(7),
      I1 => Q(0),
      O => \dout_carry__0_i_1__3_n_0\
    );
\dout_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(6),
      I1 => Q(0),
      O => \dout_carry__0_i_2__3_n_0\
    );
\dout_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(5),
      I1 => Q(0),
      O => \dout_carry__0_i_3__3_n_0\
    );
\dout_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(4),
      I1 => Q(0),
      O => \dout_carry__0_i_4__3_n_0\
    );
\dout_carry__0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(7),
      I2 => Q(1),
      I3 => P(6),
      O => \dout_carry__0_i_5__3_n_0\
    );
\dout_carry__0_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(6),
      I2 => Q(1),
      I3 => P(5),
      O => \dout_carry__0_i_6__3_n_0\
    );
\dout_carry__0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(5),
      I2 => Q(1),
      I3 => P(4),
      O => \dout_carry__0_i_7__3_n_0\
    );
\dout_carry__0_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(4),
      I2 => Q(1),
      I3 => P(3),
      O => \dout_carry__0_i_8__3_n_0\
    );
\dout_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__0_n_0\,
      CO(3) => \dout_carry__1_n_0\,
      CO(2) => \dout_carry__1_n_1\,
      CO(1) => \dout_carry__1_n_2\,
      CO(0) => \dout_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \dout_carry__1_i_1__3_n_0\,
      DI(2) => \dout_carry__1_i_2__3_n_0\,
      DI(1) => \dout_carry__1_i_3_n_0\,
      DI(0) => \dout_carry__1_i_4__0_n_0\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \dout_carry__1_i_5_n_0\,
      S(2) => \dout_carry__1_i_6_n_0\,
      S(1) => \dout_carry__1_i_7_n_0\,
      S(0) => \dout_carry__1_i_8_n_0\
    );
\dout_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(11),
      I1 => Q(0),
      O => \dout_carry__1_i_1__3_n_0\
    );
\dout_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(10),
      I1 => Q(0),
      O => \dout_carry__1_i_2__3_n_0\
    );
\dout_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(9),
      I1 => Q(0),
      O => \dout_carry__1_i_3_n_0\
    );
\dout_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(8),
      I1 => Q(0),
      O => \dout_carry__1_i_4__0_n_0\
    );
\dout_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(11),
      I2 => Q(1),
      I3 => P(10),
      O => \dout_carry__1_i_5_n_0\
    );
\dout_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(10),
      I2 => Q(1),
      I3 => P(9),
      O => \dout_carry__1_i_6_n_0\
    );
\dout_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(9),
      I2 => Q(1),
      I3 => P(8),
      O => \dout_carry__1_i_7_n_0\
    );
\dout_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(8),
      I2 => Q(1),
      I3 => P(7),
      O => \dout_carry__1_i_8_n_0\
    );
\dout_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__1_n_0\,
      CO(3) => \dout_carry__2_n_0\,
      CO(2) => \dout_carry__2_n_1\,
      CO(1) => \dout_carry__2_n_2\,
      CO(0) => \dout_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => DI(2 downto 0),
      O(3 downto 0) => D(15 downto 12),
      S(3 downto 0) => S(3 downto 0)
    );
\dout_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(3),
      I1 => Q(0),
      O => \dout_carry_i_1__3_n_0\
    );
\dout_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(2),
      I1 => Q(0),
      O => \dout_carry_i_2__3_n_0\
    );
\dout_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => Q(0),
      O => \dout_carry_i_3__3_n_0\
    );
\dout_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(3),
      I2 => Q(1),
      I3 => P(2),
      O => \dout_carry_i_4__3_n_0\
    );
\dout_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(2),
      I2 => Q(1),
      I3 => P(1),
      O => \dout_carry_i_5__3_n_0\
    );
\dout_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(0),
      I1 => P(1),
      I2 => Q(1),
      I3 => P(0),
      O => \dout_carry_i_6__3_n_0\
    );
\dout_carry_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(0),
      I1 => Q(0),
      O => \dout_carry_i_7__3_n_0\
    );
\mul_ln4_2_reg_833_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__2_n_0\,
      CO(3 downto 1) => \NLW_mul_ln4_2_reg_833_reg[16]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => D(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_mul_ln4_2_reg_833_reg[16]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \conv3_i_i_i2821607_reg_2140_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1 : entity is "yolo_max_pool_top_mul_9ns_2ns_11_1_1";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1 is
  signal \dout_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_1\ : STD_LOGIC;
  signal \dout_carry__0_n_2\ : STD_LOGIC;
  signal \dout_carry__0_n_3\ : STD_LOGIC;
  signal \dout_carry__1_n_3\ : STD_LOGIC;
  signal \dout_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \dout_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \dout_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \dout_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \dout_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \dout_carry_i_7__1_n_0\ : STD_LOGIC;
  signal dout_carry_n_0 : STD_LOGIC;
  signal dout_carry_n_1 : STD_LOGIC;
  signal dout_carry_n_2 : STD_LOGIC;
  signal dout_carry_n_3 : STD_LOGIC;
  signal \NLW_dout_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
dout_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dout_carry_n_0,
      CO(2) => dout_carry_n_1,
      CO(1) => dout_carry_n_2,
      CO(0) => dout_carry_n_3,
      CYINIT => '0',
      DI(3) => \dout_carry_i_1__1_n_0\,
      DI(2) => \dout_carry_i_2__1_n_0\,
      DI(1) => \dout_carry_i_3__1_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \dout_carry_i_4__1_n_0\,
      S(2) => \dout_carry_i_5__1_n_0\,
      S(1) => \dout_carry_i_6__1_n_0\,
      S(0) => \dout_carry_i_7__1_n_0\
    );
\dout_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dout_carry_n_0,
      CO(3) => \dout_carry__0_n_0\,
      CO(2) => \dout_carry__0_n_1\,
      CO(1) => \dout_carry__0_n_2\,
      CO(0) => \dout_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dout_carry__0_i_1__1_n_0\,
      DI(2) => \dout_carry__0_i_2__1_n_0\,
      DI(1) => \dout_carry__0_i_3__1_n_0\,
      DI(0) => \dout_carry__0_i_4__1_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \dout_carry__0_i_5__1_n_0\,
      S(2) => \dout_carry__0_i_6__1_n_0\,
      S(1) => \dout_carry__0_i_7__1_n_0\,
      S(0) => \dout_carry__0_i_8__1_n_0\
    );
\dout_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry__0_i_1__1_n_0\
    );
\dout_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry__0_i_2__1_n_0\
    );
\dout_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry__0_i_3__1_n_0\
    );
\dout_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry__0_i_4__1_n_0\
    );
\dout_carry__0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(7),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(6),
      O => \dout_carry__0_i_5__1_n_0\
    );
\dout_carry__0_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(6),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(5),
      O => \dout_carry__0_i_6__1_n_0\
    );
\dout_carry__0_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(5),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(4),
      O => \dout_carry__0_i_7__1_n_0\
    );
\dout_carry__0_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(4),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(3),
      O => \dout_carry__0_i_8__1_n_0\
    );
\dout_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__0_n_0\,
      CO(3) => \NLW_dout_carry__1_CO_UNCONNECTED\(3),
      CO(2) => D(10),
      CO(1) => \NLW_dout_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \dout_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_dout_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"01",
      S(1 downto 0) => S(1 downto 0)
    );
\dout_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry_i_1__1_n_0\
    );
\dout_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry_i_2__1_n_0\
    );
\dout_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry_i_3__1_n_0\
    );
\dout_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(3),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(2),
      O => \dout_carry_i_4__1_n_0\
    );
\dout_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(2),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(1),
      O => \dout_carry_i_5__1_n_0\
    );
\dout_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      I1 => Q(1),
      I2 => \conv3_i_i_i2821607_reg_2140_reg[3]\(1),
      I3 => Q(0),
      O => \dout_carry_i_6__1_n_0\
    );
\dout_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \conv3_i_i_i2821607_reg_2140_reg[3]\(0),
      O => \dout_carry_i_7__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \conv3_i_i_i3291609_reg_2146_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15 : entity is "yolo_max_pool_top_mul_9ns_2ns_11_1_1";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15 is
  signal \dout_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_1\ : STD_LOGIC;
  signal \dout_carry__0_n_2\ : STD_LOGIC;
  signal \dout_carry__0_n_3\ : STD_LOGIC;
  signal \dout_carry__1_n_3\ : STD_LOGIC;
  signal dout_carry_i_1_n_0 : STD_LOGIC;
  signal dout_carry_i_2_n_0 : STD_LOGIC;
  signal dout_carry_i_3_n_0 : STD_LOGIC;
  signal dout_carry_i_4_n_0 : STD_LOGIC;
  signal dout_carry_i_5_n_0 : STD_LOGIC;
  signal dout_carry_i_6_n_0 : STD_LOGIC;
  signal dout_carry_i_7_n_0 : STD_LOGIC;
  signal dout_carry_n_0 : STD_LOGIC;
  signal dout_carry_n_1 : STD_LOGIC;
  signal dout_carry_n_2 : STD_LOGIC;
  signal dout_carry_n_3 : STD_LOGIC;
  signal \NLW_dout_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
dout_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dout_carry_n_0,
      CO(2) => dout_carry_n_1,
      CO(1) => dout_carry_n_2,
      CO(0) => dout_carry_n_3,
      CYINIT => '0',
      DI(3) => dout_carry_i_1_n_0,
      DI(2) => dout_carry_i_2_n_0,
      DI(1) => dout_carry_i_3_n_0,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => dout_carry_i_4_n_0,
      S(2) => dout_carry_i_5_n_0,
      S(1) => dout_carry_i_6_n_0,
      S(0) => dout_carry_i_7_n_0
    );
\dout_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dout_carry_n_0,
      CO(3) => \dout_carry__0_n_0\,
      CO(2) => \dout_carry__0_n_1\,
      CO(1) => \dout_carry__0_n_2\,
      CO(0) => \dout_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dout_carry__0_i_1_n_0\,
      DI(2) => \dout_carry__0_i_2_n_0\,
      DI(1) => \dout_carry__0_i_3_n_0\,
      DI(0) => \dout_carry__0_i_4_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \dout_carry__0_i_5_n_0\,
      S(2) => \dout_carry__0_i_6_n_0\,
      S(1) => \dout_carry__0_i_7_n_0\,
      S(0) => \dout_carry__0_i_8_n_0\
    );
\dout_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => \dout_carry__0_i_1_n_0\
    );
\dout_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => \dout_carry__0_i_2_n_0\
    );
\dout_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => \dout_carry__0_i_3_n_0\
    );
\dout_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => \dout_carry__0_i_4_n_0\
    );
\dout_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(7),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(6),
      O => \dout_carry__0_i_5_n_0\
    );
\dout_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(6),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(5),
      O => \dout_carry__0_i_6_n_0\
    );
\dout_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(5),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(4),
      O => \dout_carry__0_i_7_n_0\
    );
\dout_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(4),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(3),
      O => \dout_carry__0_i_8_n_0\
    );
\dout_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__0_n_0\,
      CO(3) => \NLW_dout_carry__1_CO_UNCONNECTED\(3),
      CO(2) => D(10),
      CO(1) => \NLW_dout_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \dout_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_dout_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"01",
      S(1 downto 0) => S(1 downto 0)
    );
dout_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => dout_carry_i_1_n_0
    );
dout_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => dout_carry_i_2_n_0
    );
dout_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => dout_carry_i_3_n_0
    );
dout_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(3),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(2),
      O => dout_carry_i_4_n_0
    );
dout_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(2),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(1),
      O => dout_carry_i_5_n_0
    );
dout_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      I1 => Q(1),
      I2 => \conv3_i_i_i3291609_reg_2146_reg[3]\(1),
      I3 => Q(0),
      O => dout_carry_i_6_n_0
    );
dout_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \conv3_i_i_i3291609_reg_2146_reg[3]\(0),
      O => dout_carry_i_7_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \select_ln1027_10_reg_2184_reg[0]\ : out STD_LOGIC;
    \input_h_cast_cast_reg_2107_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dout_carry__1_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \input_h_cast_cast_reg_2107_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    conv3_i_i_i3291609_mid1_reg_23150 : in STD_LOGIC;
    select_ln1027_10_reg_2184 : in STD_LOGIC;
    icmp_ln1027_4_reg_2162 : in STD_LOGIC;
    \cmp_not_mid1178_reg_2254_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dout_carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ult65_reg_2259_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \row_idx_mid1_reg_2275_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \row_idx_mid1_reg_2275_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16 : entity is "yolo_max_pool_top_mul_9ns_2ns_11_1_1";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16 is
  signal \cmp_not_mid1178_reg_2254[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmp_not_mid1178_reg_2254[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmp_not_mid1178_reg_2254[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_1\ : STD_LOGIC;
  signal \dout_carry__0_n_2\ : STD_LOGIC;
  signal \dout_carry__0_n_3\ : STD_LOGIC;
  signal \dout_carry__0_n_4\ : STD_LOGIC;
  signal \dout_carry__0_n_5\ : STD_LOGIC;
  signal \dout_carry__0_n_6\ : STD_LOGIC;
  signal \dout_carry__0_n_7\ : STD_LOGIC;
  signal \dout_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \dout_carry__1_n_1\ : STD_LOGIC;
  signal \dout_carry__1_n_3\ : STD_LOGIC;
  signal \dout_carry__1_n_6\ : STD_LOGIC;
  signal \dout_carry__1_n_7\ : STD_LOGIC;
  signal \dout_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \dout_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \dout_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \dout_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \dout_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \dout_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \dout_carry_i_7__2_n_0\ : STD_LOGIC;
  signal dout_carry_n_0 : STD_LOGIC;
  signal dout_carry_n_1 : STD_LOGIC;
  signal dout_carry_n_2 : STD_LOGIC;
  signal dout_carry_n_3 : STD_LOGIC;
  signal dout_carry_n_4 : STD_LOGIC;
  signal dout_carry_n_5 : STD_LOGIC;
  signal dout_carry_n_6 : STD_LOGIC;
  signal dout_carry_n_7 : STD_LOGIC;
  signal \row_idx_mid1_reg_2275[3]_i_6_n_0\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275[3]_i_7_n_0\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal select_ln1027_1_fu_1032_p3 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \NLW_dout_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_idx_mid1_reg_2275_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_idx_mid1_reg_2275_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \row_idx_mid1_reg_2275_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \row_idx_mid1_reg_2275_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \row_idx_mid1_reg_2275_reg[7]_i_1\ : label is 35;
begin
\cmp_not_mid1178_reg_2254[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8FFFFF00800000"
    )
        port map (
      I0 => \cmp_not_mid1178_reg_2254[0]_i_2_n_0\,
      I1 => \cmp_not_mid1178_reg_2254[0]_i_3_n_0\,
      I2 => conv3_i_i_i3291609_mid1_reg_23150,
      I3 => select_ln1027_10_reg_2184,
      I4 => icmp_ln1027_4_reg_2162,
      I5 => \cmp_not_mid1178_reg_2254_reg[0]\,
      O => \select_ln1027_10_reg_2184_reg[0]\
    );
\cmp_not_mid1178_reg_2254[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \dout_carry__1_n_1\,
      I1 => \dout_carry__1_n_6\,
      I2 => \dout_carry__1_n_7\,
      I3 => \dout_carry__0_n_4\,
      O => \cmp_not_mid1178_reg_2254[0]_i_2_n_0\
    );
\cmp_not_mid1178_reg_2254[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => dout_carry_n_7,
      I1 => dout_carry_n_6,
      I2 => dout_carry_n_5,
      I3 => \cmp_not_mid1178_reg_2254[0]_i_4_n_0\,
      O => \cmp_not_mid1178_reg_2254[0]_i_3_n_0\
    );
\cmp_not_mid1178_reg_2254[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \dout_carry__0_n_5\,
      I1 => \dout_carry__0_n_6\,
      I2 => \dout_carry__0_n_7\,
      I3 => dout_carry_n_4,
      O => \cmp_not_mid1178_reg_2254[0]_i_4_n_0\
    );
dout_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dout_carry_n_0,
      CO(2) => dout_carry_n_1,
      CO(1) => dout_carry_n_2,
      CO(0) => dout_carry_n_3,
      CYINIT => '0',
      DI(3) => \dout_carry_i_1__2_n_0\,
      DI(2) => \dout_carry_i_2__2_n_0\,
      DI(1) => \dout_carry_i_3__2_n_0\,
      DI(0) => '0',
      O(3) => dout_carry_n_4,
      O(2) => dout_carry_n_5,
      O(1) => dout_carry_n_6,
      O(0) => dout_carry_n_7,
      S(3) => \dout_carry_i_4__2_n_0\,
      S(2) => \dout_carry_i_5__2_n_0\,
      S(1) => \dout_carry_i_6__2_n_0\,
      S(0) => \dout_carry_i_7__2_n_0\
    );
\dout_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dout_carry_n_0,
      CO(3) => \dout_carry__0_n_0\,
      CO(2) => \dout_carry__0_n_1\,
      CO(1) => \dout_carry__0_n_2\,
      CO(0) => \dout_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dout_carry__0_i_1__2_n_0\,
      DI(2) => \dout_carry__0_i_2__2_n_0\,
      DI(1) => \dout_carry__0_i_3__2_n_0\,
      DI(0) => \dout_carry__0_i_4__2_n_0\,
      O(3) => \dout_carry__0_n_4\,
      O(2) => \dout_carry__0_n_5\,
      O(1) => \dout_carry__0_n_6\,
      O(0) => \dout_carry__0_n_7\,
      S(3) => \dout_carry__0_i_5__2_n_0\,
      S(2) => \dout_carry__0_i_6__2_n_0\,
      S(1) => \dout_carry__0_i_7__2_n_0\,
      S(0) => \dout_carry__0_i_8__2_n_0\
    );
\dout_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(7),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry__0_i_1__2_n_0\
    );
\dout_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(6),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry__0_i_2__2_n_0\
    );
\dout_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(5),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry__0_i_3__2_n_0\
    );
\dout_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(4),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry__0_i_4__2_n_0\
    );
\dout_carry__0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(7),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(6),
      O => \dout_carry__0_i_5__2_n_0\
    );
\dout_carry__0_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(6),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(5),
      O => \dout_carry__0_i_6__2_n_0\
    );
\dout_carry__0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(5),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(4),
      O => \dout_carry__0_i_7__2_n_0\
    );
\dout_carry__0_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(4),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(3),
      O => \dout_carry__0_i_8__2_n_0\
    );
\dout_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__0_n_0\,
      CO(3) => \NLW_dout_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \dout_carry__1_n_1\,
      CO(1) => \NLW_dout_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \dout_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \dout_carry__1_i_1__2_n_0\,
      O(3 downto 2) => \NLW_dout_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \dout_carry__1_n_6\,
      O(0) => \dout_carry__1_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \dout_carry__1_i_2__2_n_0\,
      S(0) => \dout_carry__1_i_3__3_n_0\
    );
\dout_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry__1_i_1__2_n_0\
    );
\dout_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_carry__1_1\(1),
      O => \dout_carry__1_i_2__2_n_0\
    );
\dout_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(8),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(7),
      O => \dout_carry__1_i_3__3_n_0\
    );
\dout_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(3),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry_i_1__2_n_0\
    );
\dout_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry_i_2__2_n_0\
    );
\dout_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry_i_3__2_n_0\
    );
\dout_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(3),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(2),
      O => \dout_carry_i_4__2_n_0\
    );
\dout_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(2),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(1),
      O => \dout_carry_i_5__2_n_0\
    );
\dout_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \dout_carry__1_1\(0),
      I1 => Q(1),
      I2 => \dout_carry__1_1\(1),
      I3 => Q(0),
      O => \dout_carry_i_6__2_n_0\
    );
\dout_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \dout_carry__1_1\(0),
      O => \dout_carry_i_7__2_n_0\
    );
\row_idx_mid1_reg_2275[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__1_n_1\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(10),
      O => select_ln1027_1_fu_1032_p3(10)
    );
\row_idx_mid1_reg_2275[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__1_n_6\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(9),
      O => select_ln1027_1_fu_1032_p3(9)
    );
\row_idx_mid1_reg_2275[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__1_n_7\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(8),
      O => select_ln1027_1_fu_1032_p3(8)
    );
\row_idx_mid1_reg_2275[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout_carry_n_4,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(3),
      O => select_ln1027_1_fu_1032_p3(3)
    );
\row_idx_mid1_reg_2275[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout_carry_n_5,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(2),
      O => select_ln1027_1_fu_1032_p3(2)
    );
\row_idx_mid1_reg_2275[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF960096"
    )
        port map (
      I0 => \row_idx_mid1_reg_2275_reg[3]\(1),
      I1 => \row_idx_mid1_reg_2275_reg[3]\(0),
      I2 => \row_idx_mid1_reg_2275_reg[10]\(1),
      I3 => icmp_ln1027_4_reg_2162,
      I4 => dout_carry_n_6,
      O => \row_idx_mid1_reg_2275[3]_i_6_n_0\
    );
\row_idx_mid1_reg_2275[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09F9"
    )
        port map (
      I0 => \row_idx_mid1_reg_2275_reg[3]\(0),
      I1 => \row_idx_mid1_reg_2275_reg[10]\(0),
      I2 => icmp_ln1027_4_reg_2162,
      I3 => dout_carry_n_7,
      O => \row_idx_mid1_reg_2275[3]_i_7_n_0\
    );
\row_idx_mid1_reg_2275[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__0_n_4\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(7),
      O => select_ln1027_1_fu_1032_p3(7)
    );
\row_idx_mid1_reg_2275[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__0_n_5\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(6),
      O => select_ln1027_1_fu_1032_p3(6)
    );
\row_idx_mid1_reg_2275[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__0_n_6\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(5),
      O => select_ln1027_1_fu_1032_p3(5)
    );
\row_idx_mid1_reg_2275[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dout_carry__0_n_7\,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \row_idx_mid1_reg_2275_reg[10]\(4),
      O => select_ln1027_1_fu_1032_p3(4)
    );
\row_idx_mid1_reg_2275_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_idx_mid1_reg_2275_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_row_idx_mid1_reg_2275_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \row_idx_mid1_reg_2275_reg[10]_i_1_n_2\,
      CO(0) => \row_idx_mid1_reg_2275_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_row_idx_mid1_reg_2275_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => select_ln1027_1_fu_1032_p3(10 downto 8)
    );
\row_idx_mid1_reg_2275_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_idx_mid1_reg_2275_reg[3]_i_1_n_0\,
      CO(2) => \row_idx_mid1_reg_2275_reg[3]_i_1_n_1\,
      CO(1) => \row_idx_mid1_reg_2275_reg[3]_i_1_n_2\,
      CO(0) => \row_idx_mid1_reg_2275_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => select_ln1027_1_fu_1032_p3(3 downto 2),
      S(1) => \row_idx_mid1_reg_2275[3]_i_6_n_0\,
      S(0) => \row_idx_mid1_reg_2275[3]_i_7_n_0\
    );
\row_idx_mid1_reg_2275_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_idx_mid1_reg_2275_reg[3]_i_1_n_0\,
      CO(3) => \row_idx_mid1_reg_2275_reg[7]_i_1_n_0\,
      CO(2) => \row_idx_mid1_reg_2275_reg[7]_i_1_n_1\,
      CO(1) => \row_idx_mid1_reg_2275_reg[7]_i_1_n_2\,
      CO(0) => \row_idx_mid1_reg_2275_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => select_ln1027_1_fu_1032_p3(7 downto 4)
    );
\ult65_fu_1044_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dout_carry__1_n_6\,
      I1 => \ult65_reg_2259_reg[0]\(8),
      I2 => \dout_carry__1_n_7\,
      O => \input_h_cast_cast_reg_2107_reg[8]\(0)
    );
\ult65_fu_1044_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dout_carry__1_n_1\,
      O => \dout_carry__1_0\(1)
    );
\ult65_fu_1044_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \dout_carry__1_n_7\,
      I1 => \dout_carry__1_n_6\,
      I2 => \ult65_reg_2259_reg[0]\(8),
      O => \dout_carry__1_0\(0)
    );
ult65_fu_1044_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ult65_reg_2259_reg[0]\(6),
      I1 => \dout_carry__0_n_5\,
      I2 => \dout_carry__0_n_4\,
      I3 => \ult65_reg_2259_reg[0]\(7),
      O => \input_h_cast_cast_reg_2107_reg[6]\(3)
    );
ult65_fu_1044_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ult65_reg_2259_reg[0]\(4),
      I1 => \dout_carry__0_n_7\,
      I2 => \dout_carry__0_n_6\,
      I3 => \ult65_reg_2259_reg[0]\(5),
      O => \input_h_cast_cast_reg_2107_reg[6]\(2)
    );
ult65_fu_1044_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ult65_reg_2259_reg[0]\(2),
      I1 => dout_carry_n_5,
      I2 => dout_carry_n_4,
      I3 => \ult65_reg_2259_reg[0]\(3),
      O => \input_h_cast_cast_reg_2107_reg[6]\(1)
    );
ult65_fu_1044_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \ult65_reg_2259_reg[0]\(0),
      I1 => dout_carry_n_7,
      I2 => dout_carry_n_6,
      I3 => \ult65_reg_2259_reg[0]\(1),
      O => \input_h_cast_cast_reg_2107_reg[6]\(0)
    );
ult65_fu_1044_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dout_carry__0_n_4\,
      I1 => \ult65_reg_2259_reg[0]\(7),
      I2 => \dout_carry__0_n_5\,
      I3 => \ult65_reg_2259_reg[0]\(6),
      O => S(3)
    );
ult65_fu_1044_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dout_carry__0_n_6\,
      I1 => \ult65_reg_2259_reg[0]\(5),
      I2 => \dout_carry__0_n_7\,
      I3 => \ult65_reg_2259_reg[0]\(4),
      O => S(2)
    );
ult65_fu_1044_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dout_carry_n_4,
      I1 => \ult65_reg_2259_reg[0]\(3),
      I2 => dout_carry_n_5,
      I3 => \ult65_reg_2259_reg[0]\(2),
      O => S(1)
    );
ult65_fu_1044_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => dout_carry_n_6,
      I1 => \ult65_reg_2259_reg[0]\(1),
      I2 => dout_carry_n_7,
      I3 => \ult65_reg_2259_reg[0]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \out_col_1_reg_2114_reg[3]\ : out STD_LOGIC;
    \out_col_1_reg_2114_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    or_ln1027_1_reg_2198 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17 : entity is "yolo_max_pool_top_mul_9ns_2ns_11_1_1";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17 is
  signal \dout_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_0\ : STD_LOGIC;
  signal \dout_carry__0_n_1\ : STD_LOGIC;
  signal \dout_carry__0_n_2\ : STD_LOGIC;
  signal \dout_carry__0_n_3\ : STD_LOGIC;
  signal \dout_carry__1_n_3\ : STD_LOGIC;
  signal \dout_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \dout_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \dout_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \dout_carry_i_7__0_n_0\ : STD_LOGIC;
  signal dout_carry_n_0 : STD_LOGIC;
  signal dout_carry_n_1 : STD_LOGIC;
  signal dout_carry_n_2 : STD_LOGIC;
  signal dout_carry_n_3 : STD_LOGIC;
  signal \^out_col_1_reg_2114_reg[3]\ : STD_LOGIC;
  signal \^out_col_1_reg_2114_reg[7]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_dout_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_dout_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_carry__0_i_9\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \out_col_3_reg_2299[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \out_col_3_reg_2299[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \out_col_3_reg_2299[7]_i_1\ : label is "soft_lutpair121";
begin
  \out_col_1_reg_2114_reg[3]\ <= \^out_col_1_reg_2114_reg[3]\;
  \out_col_1_reg_2114_reg[7]\(4 downto 0) <= \^out_col_1_reg_2114_reg[7]\(4 downto 0);
dout_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => dout_carry_n_0,
      CO(2) => dout_carry_n_1,
      CO(1) => dout_carry_n_2,
      CO(0) => dout_carry_n_3,
      CYINIT => '0',
      DI(3) => \dout_carry_i_1__0_n_0\,
      DI(2) => \dout_carry_i_2__0_n_0\,
      DI(1) => \dout_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \dout_carry_i_4__0_n_0\,
      S(2) => \dout_carry_i_5__0_n_0\,
      S(1) => \dout_carry_i_6__0_n_0\,
      S(0) => \dout_carry_i_7__0_n_0\
    );
\dout_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => dout_carry_n_0,
      CO(3) => \dout_carry__0_n_0\,
      CO(2) => \dout_carry__0_n_1\,
      CO(1) => \dout_carry__0_n_2\,
      CO(0) => \dout_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dout_carry__0_i_1__0_n_0\,
      DI(2) => \dout_carry__0_i_2__0_n_0\,
      DI(1) => \dout_carry__0_i_3__0_n_0\,
      DI(0) => \dout_carry__0_i_4__0_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \dout_carry__0_i_5__0_n_0\,
      S(2) => \dout_carry__0_i_6__0_n_0\,
      S(1) => \dout_carry__0_i_7__0_n_0\,
      S(0) => \dout_carry__0_i_8__0_n_0\
    );
\dout_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555400000000000"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => Q(5),
      I2 => Q(6),
      I3 => \^out_col_1_reg_2114_reg[3]\,
      I4 => Q(7),
      I5 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry__0_i_1__0_n_0\
    );
\dout_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12220000"
    )
        port map (
      I0 => Q(6),
      I1 => or_ln1027_1_reg_2198,
      I2 => Q(5),
      I3 => \^out_col_1_reg_2114_reg[3]\,
      I4 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry__0_i_2__0_n_0\
    );
\dout_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A00"
    )
        port map (
      I0 => \^out_col_1_reg_2114_reg[3]\,
      I1 => or_ln1027_1_reg_2198,
      I2 => Q(5),
      I3 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry__0_i_3__0_n_0\
    );
\dout_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out_col_1_reg_2114_reg[7]\(2),
      I1 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry__0_i_4__0_n_0\
    );
\dout_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => \^out_col_1_reg_2114_reg[7]\(4),
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I3 => \^out_col_1_reg_2114_reg[7]\(3),
      O => \dout_carry__0_i_5__0_n_0\
    );
\dout_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0227800007888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => Q(6),
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I3 => Q(5),
      I4 => or_ln1027_1_reg_2198,
      I5 => \^out_col_1_reg_2114_reg[3]\,
      O => \dout_carry__0_i_6__0_n_0\
    );
\dout_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DF7A208A208A208"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => Q(5),
      I2 => or_ln1027_1_reg_2198,
      I3 => \^out_col_1_reg_2114_reg[3]\,
      I4 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I5 => \^out_col_1_reg_2114_reg[7]\(2),
      O => \dout_carry__0_i_7__0_n_0\
    );
\dout_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0227800007888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => Q(4),
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I3 => Q(3),
      I4 => or_ln1027_1_reg_2198,
      I5 => \dout_carry__0_i_9_n_0\,
      O => \dout_carry__0_i_8__0_n_0\
    );
\dout_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => or_ln1027_1_reg_2198,
      O => \dout_carry__0_i_9_n_0\
    );
\dout_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dout_carry__0_n_0\,
      CO(3) => \NLW_dout_carry__1_CO_UNCONNECTED\(3),
      CO(2) => D(10),
      CO(1) => \NLW_dout_carry__1_CO_UNCONNECTED\(1),
      CO(0) => \dout_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3 downto 2) => \NLW_dout_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"01",
      S(1 downto 0) => S(1 downto 0)
    );
\dout_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F008000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => or_ln1027_1_reg_2198,
      I4 => Q(3),
      I5 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry_i_1__0_n_0\
    );
\dout_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => or_ln1027_1_reg_2198,
      I4 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry_i_2__0_n_0\
    );
\dout_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => Q(0),
      I1 => or_ln1027_1_reg_2198,
      I2 => Q(1),
      I3 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry_i_3__0_n_0\
    );
\dout_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => \^out_col_1_reg_2114_reg[7]\(1),
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I3 => \^out_col_1_reg_2114_reg[7]\(0),
      O => \dout_carry_i_4__0_n_0\
    );
\dout_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000227800007888"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => Q(2),
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I3 => Q(1),
      I4 => or_ln1027_1_reg_2198,
      I5 => Q(0),
      O => \dout_carry_i_5__0_n_0\
    );
\dout_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F022F078"
    )
        port map (
      I0 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      I1 => Q(1),
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1),
      I3 => or_ln1027_1_reg_2198,
      I4 => Q(0),
      O => \dout_carry_i_6__0_n_0\
    );
\dout_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => Q(0),
      I1 => or_ln1027_1_reg_2198,
      I2 => \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(0),
      O => \dout_carry_i_7__0_n_0\
    );
\out_col_3_reg_2299[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \^out_col_1_reg_2114_reg[7]\(0)
    );
\out_col_3_reg_2299[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => Q(3),
      I1 => or_ln1027_1_reg_2198,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \^out_col_1_reg_2114_reg[7]\(1)
    );
\out_col_3_reg_2299[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => or_ln1027_1_reg_2198,
      I4 => Q(3),
      I5 => Q(4),
      O => \^out_col_1_reg_2114_reg[7]\(2)
    );
\out_col_3_reg_2299[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \^out_col_1_reg_2114_reg[3]\,
      I1 => Q(5),
      I2 => or_ln1027_1_reg_2198,
      I3 => Q(6),
      O => \^out_col_1_reg_2114_reg[7]\(3)
    );
\out_col_3_reg_2299[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => Q(7),
      I1 => \^out_col_1_reg_2114_reg[3]\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => or_ln1027_1_reg_2198,
      O => \^out_col_1_reg_2114_reg[7]\(4)
    );
\out_col_3_reg_2299[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => or_ln1027_1_reg_2198,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^out_col_1_reg_2114_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0 : entity is "yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\dout_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(3),
      I1 => p_reg_reg_2(0),
      O => DI(2)
    );
\dout_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(2),
      I1 => p_reg_reg_2(0),
      O => DI(1)
    );
\dout_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(1),
      I1 => p_reg_reg_2(0),
      O => DI(0)
    );
\dout_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => P(3),
      I1 => p_reg_reg_2(1),
      O => S(3)
    );
\dout_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => p_reg_reg_2(0),
      I1 => P(3),
      I2 => p_reg_reg_2(1),
      I3 => P(2),
      O => S(2)
    );
\dout_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => p_reg_reg_2(0),
      I1 => P(2),
      I2 => p_reg_reg_2(1),
      I3 => P(1),
      O => S(1)
    );
\dout_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => p_reg_reg_2(0),
      I1 => P(1),
      I2 => p_reg_reg_2(1),
      I3 => P(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => p_reg_reg_1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => p_reg_reg_0(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(1),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => D(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    inStream_TVALID_int_regslice : out STD_LOGIC;
    inStream_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both : entity is "yolo_max_pool_top_regslice_both";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^instream_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__6\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[12]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[13]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[15]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[5]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_0_V_1_reg_2421[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[12]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[13]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[14]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[15]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[1]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[2]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[4]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[5]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[6]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[7]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[8]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_1_V_1_reg_2426[9]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[10]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[11]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[12]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[13]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[15]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[3]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[7]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[8]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_2_V_1_reg_2431[9]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[10]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[12]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[13]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[14]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[4]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[5]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[6]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[7]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[8]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \tmp_data_sub_data_3_V_1_reg_2436[9]_i_1\ : label is "soft_lutpair202";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  inStream_TVALID_int_regslice <= \^instream_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^instream_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_0_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_0_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_0_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_0_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_0_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_0_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_0_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_0_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_0_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_0_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_0_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_0_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_0_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_0_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_0_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_0_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_0_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_0_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_0_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_0_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_0_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_0_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_0_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_0_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_0_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_0_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_0_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_0_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_0_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_0_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_0_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_0_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^instream_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_0_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_0_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_0_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_0_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_0_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_0_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_0_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_0_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_0_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_0_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_0_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_0_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_0_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_0_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_0_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_0_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_0_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_0_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_0_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_0_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_0_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_0_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_0_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_0_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_0_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_0_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_0_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_0_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_0_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_0_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_0_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_0_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => \^instream_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0C000"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => inStream_TVALID,
      I2 => ap_rst_n,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^instream_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__11_n_0\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^instream_tvalid_int_regslice\,
      I3 => inStream_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_0\,
      Q => \^instream_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\tmp_data_sub_data_0_V_1_reg_2421[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(0)
    );
\tmp_data_sub_data_0_V_1_reg_2421[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[10]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(10)
    );
\tmp_data_sub_data_0_V_1_reg_2421[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[11]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(11)
    );
\tmp_data_sub_data_0_V_1_reg_2421[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[12]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(12)
    );
\tmp_data_sub_data_0_V_1_reg_2421[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[13]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(13)
    );
\tmp_data_sub_data_0_V_1_reg_2421[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[14]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(14)
    );
\tmp_data_sub_data_0_V_1_reg_2421[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[15]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(15)
    );
\tmp_data_sub_data_0_V_1_reg_2421[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(1)
    );
\tmp_data_sub_data_0_V_1_reg_2421[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(2)
    );
\tmp_data_sub_data_0_V_1_reg_2421[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(3)
    );
\tmp_data_sub_data_0_V_1_reg_2421[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(4)
    );
\tmp_data_sub_data_0_V_1_reg_2421[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(5)
    );
\tmp_data_sub_data_0_V_1_reg_2421[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(6)
    );
\tmp_data_sub_data_0_V_1_reg_2421[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(7)
    );
\tmp_data_sub_data_0_V_1_reg_2421[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[8]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(8)
    );
\tmp_data_sub_data_0_V_1_reg_2421[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[9]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(9)
    );
\tmp_data_sub_data_1_V_1_reg_2426[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[16]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(16)
    );
\tmp_data_sub_data_1_V_1_reg_2426[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[26]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(26)
    );
\tmp_data_sub_data_1_V_1_reg_2426[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[27]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(27)
    );
\tmp_data_sub_data_1_V_1_reg_2426[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[28]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(28)
    );
\tmp_data_sub_data_1_V_1_reg_2426[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[29]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(29)
    );
\tmp_data_sub_data_1_V_1_reg_2426[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[30]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(30)
    );
\tmp_data_sub_data_1_V_1_reg_2426[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[31]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(31)
    );
\tmp_data_sub_data_1_V_1_reg_2426[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[17]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(17)
    );
\tmp_data_sub_data_1_V_1_reg_2426[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[18]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(18)
    );
\tmp_data_sub_data_1_V_1_reg_2426[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[19]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(19)
    );
\tmp_data_sub_data_1_V_1_reg_2426[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[20]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(20)
    );
\tmp_data_sub_data_1_V_1_reg_2426[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[21]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(21)
    );
\tmp_data_sub_data_1_V_1_reg_2426[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[22]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(22)
    );
\tmp_data_sub_data_1_V_1_reg_2426[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[23]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(23)
    );
\tmp_data_sub_data_1_V_1_reg_2426[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[24]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(24)
    );
\tmp_data_sub_data_1_V_1_reg_2426[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[25]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(25)
    );
\tmp_data_sub_data_2_V_1_reg_2431[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[32]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(32)
    );
\tmp_data_sub_data_2_V_1_reg_2431[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[42]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(42)
    );
\tmp_data_sub_data_2_V_1_reg_2431[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[43]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(43)
    );
\tmp_data_sub_data_2_V_1_reg_2431[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[44]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(44)
    );
\tmp_data_sub_data_2_V_1_reg_2431[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[45]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(45)
    );
\tmp_data_sub_data_2_V_1_reg_2431[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[46]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(46)
    );
\tmp_data_sub_data_2_V_1_reg_2431[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[47]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(47)
    );
\tmp_data_sub_data_2_V_1_reg_2431[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[33]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(33)
    );
\tmp_data_sub_data_2_V_1_reg_2431[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[34]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(34)
    );
\tmp_data_sub_data_2_V_1_reg_2431[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[35]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(35)
    );
\tmp_data_sub_data_2_V_1_reg_2431[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[36]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(36)
    );
\tmp_data_sub_data_2_V_1_reg_2431[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[37]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(37)
    );
\tmp_data_sub_data_2_V_1_reg_2431[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[38]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(38)
    );
\tmp_data_sub_data_2_V_1_reg_2431[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[39]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(39)
    );
\tmp_data_sub_data_2_V_1_reg_2431[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[40]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(40)
    );
\tmp_data_sub_data_2_V_1_reg_2431[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[41]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(41)
    );
\tmp_data_sub_data_3_V_1_reg_2436[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[48]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(48)
    );
\tmp_data_sub_data_3_V_1_reg_2436[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[58]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(58)
    );
\tmp_data_sub_data_3_V_1_reg_2436[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[59]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(59)
    );
\tmp_data_sub_data_3_V_1_reg_2436[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[60]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(60)
    );
\tmp_data_sub_data_3_V_1_reg_2436[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[61]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(61)
    );
\tmp_data_sub_data_3_V_1_reg_2436[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[62]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(62)
    );
\tmp_data_sub_data_3_V_1_reg_2436[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[63]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(63)
    );
\tmp_data_sub_data_3_V_1_reg_2436[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[49]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(49)
    );
\tmp_data_sub_data_3_V_1_reg_2436[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[50]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(50)
    );
\tmp_data_sub_data_3_V_1_reg_2436[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[51]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(51)
    );
\tmp_data_sub_data_3_V_1_reg_2436[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[52]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(52)
    );
\tmp_data_sub_data_3_V_1_reg_2436[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[53]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(53)
    );
\tmp_data_sub_data_3_V_1_reg_2436[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[54]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(54)
    );
\tmp_data_sub_data_3_V_1_reg_2436[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[55]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(55)
    );
\tmp_data_sub_data_3_V_1_reg_2436[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[56]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(56)
    );
\tmp_data_sub_data_3_V_1_reg_2436[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[57]\,
      I2 => B_V_data_1_sel,
      O => inStream_TDATA_int_regslice(57)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both_8 is
  port (
    outStream_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    ap_done : out STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_start : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[63]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both_8 : entity is "yolo_max_pool_top_regslice_both";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both_8;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both_8 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^outstream_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \outStream_TDATA[0]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \outStream_TDATA[10]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \outStream_TDATA[11]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \outStream_TDATA[12]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \outStream_TDATA[13]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \outStream_TDATA[14]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \outStream_TDATA[15]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \outStream_TDATA[16]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \outStream_TDATA[17]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \outStream_TDATA[18]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \outStream_TDATA[19]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \outStream_TDATA[1]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \outStream_TDATA[20]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \outStream_TDATA[21]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \outStream_TDATA[22]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \outStream_TDATA[23]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \outStream_TDATA[24]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \outStream_TDATA[25]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \outStream_TDATA[26]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \outStream_TDATA[27]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \outStream_TDATA[28]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \outStream_TDATA[29]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \outStream_TDATA[2]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \outStream_TDATA[30]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \outStream_TDATA[31]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \outStream_TDATA[32]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \outStream_TDATA[33]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \outStream_TDATA[34]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \outStream_TDATA[35]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \outStream_TDATA[36]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \outStream_TDATA[37]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \outStream_TDATA[38]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \outStream_TDATA[39]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \outStream_TDATA[3]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \outStream_TDATA[40]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \outStream_TDATA[41]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \outStream_TDATA[42]_INST_0\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \outStream_TDATA[43]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \outStream_TDATA[44]_INST_0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \outStream_TDATA[45]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \outStream_TDATA[46]_INST_0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \outStream_TDATA[47]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \outStream_TDATA[48]_INST_0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \outStream_TDATA[49]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \outStream_TDATA[4]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \outStream_TDATA[50]_INST_0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \outStream_TDATA[51]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \outStream_TDATA[52]_INST_0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \outStream_TDATA[53]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \outStream_TDATA[54]_INST_0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \outStream_TDATA[55]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \outStream_TDATA[56]_INST_0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \outStream_TDATA[57]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \outStream_TDATA[58]_INST_0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \outStream_TDATA[59]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \outStream_TDATA[5]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \outStream_TDATA[60]_INST_0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \outStream_TDATA[61]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \outStream_TDATA[62]_INST_0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \outStream_TDATA[6]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \outStream_TDATA[7]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \outStream_TDATA[8]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \outStream_TDATA[9]_INST_0\ : label is "soft_lutpair231";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  outStream_TREADY_int_regslice <= \^outstream_tready_int_regslice\;
\B_V_data_1_payload_A[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^outstream_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(32),
      Q => \B_V_data_1_payload_A_reg_n_0_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(33),
      Q => \B_V_data_1_payload_A_reg_n_0_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(34),
      Q => \B_V_data_1_payload_A_reg_n_0_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(35),
      Q => \B_V_data_1_payload_A_reg_n_0_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(36),
      Q => \B_V_data_1_payload_A_reg_n_0_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(37),
      Q => \B_V_data_1_payload_A_reg_n_0_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(38),
      Q => \B_V_data_1_payload_A_reg_n_0_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(39),
      Q => \B_V_data_1_payload_A_reg_n_0_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(40),
      Q => \B_V_data_1_payload_A_reg_n_0_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(41),
      Q => \B_V_data_1_payload_A_reg_n_0_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(42),
      Q => \B_V_data_1_payload_A_reg_n_0_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(43),
      Q => \B_V_data_1_payload_A_reg_n_0_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(44),
      Q => \B_V_data_1_payload_A_reg_n_0_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(45),
      Q => \B_V_data_1_payload_A_reg_n_0_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(46),
      Q => \B_V_data_1_payload_A_reg_n_0_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(47),
      Q => \B_V_data_1_payload_A_reg_n_0_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(48),
      Q => \B_V_data_1_payload_A_reg_n_0_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(49),
      Q => \B_V_data_1_payload_A_reg_n_0_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(50),
      Q => \B_V_data_1_payload_A_reg_n_0_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(51),
      Q => \B_V_data_1_payload_A_reg_n_0_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(52),
      Q => \B_V_data_1_payload_A_reg_n_0_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(53),
      Q => \B_V_data_1_payload_A_reg_n_0_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(54),
      Q => \B_V_data_1_payload_A_reg_n_0_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(55),
      Q => \B_V_data_1_payload_A_reg_n_0_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(56),
      Q => \B_V_data_1_payload_A_reg_n_0_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(57),
      Q => \B_V_data_1_payload_A_reg_n_0_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(58),
      Q => \B_V_data_1_payload_A_reg_n_0_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(59),
      Q => \B_V_data_1_payload_A_reg_n_0_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(60),
      Q => \B_V_data_1_payload_A_reg_n_0_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(61),
      Q => \B_V_data_1_payload_A_reg_n_0_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(62),
      Q => \B_V_data_1_payload_A_reg_n_0_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(63),
      Q => \B_V_data_1_payload_A_reg_n_0_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[63]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^outstream_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(32),
      Q => \B_V_data_1_payload_B_reg_n_0_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(33),
      Q => \B_V_data_1_payload_B_reg_n_0_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(34),
      Q => \B_V_data_1_payload_B_reg_n_0_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(35),
      Q => \B_V_data_1_payload_B_reg_n_0_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(36),
      Q => \B_V_data_1_payload_B_reg_n_0_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(37),
      Q => \B_V_data_1_payload_B_reg_n_0_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(38),
      Q => \B_V_data_1_payload_B_reg_n_0_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(39),
      Q => \B_V_data_1_payload_B_reg_n_0_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(40),
      Q => \B_V_data_1_payload_B_reg_n_0_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(41),
      Q => \B_V_data_1_payload_B_reg_n_0_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(42),
      Q => \B_V_data_1_payload_B_reg_n_0_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(43),
      Q => \B_V_data_1_payload_B_reg_n_0_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(44),
      Q => \B_V_data_1_payload_B_reg_n_0_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(45),
      Q => \B_V_data_1_payload_B_reg_n_0_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(46),
      Q => \B_V_data_1_payload_B_reg_n_0_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(47),
      Q => \B_V_data_1_payload_B_reg_n_0_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(48),
      Q => \B_V_data_1_payload_B_reg_n_0_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(49),
      Q => \B_V_data_1_payload_B_reg_n_0_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(50),
      Q => \B_V_data_1_payload_B_reg_n_0_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(51),
      Q => \B_V_data_1_payload_B_reg_n_0_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(52),
      Q => \B_V_data_1_payload_B_reg_n_0_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(53),
      Q => \B_V_data_1_payload_B_reg_n_0_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(54),
      Q => \B_V_data_1_payload_B_reg_n_0_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(55),
      Q => \B_V_data_1_payload_B_reg_n_0_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(56),
      Q => \B_V_data_1_payload_B_reg_n_0_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(57),
      Q => \B_V_data_1_payload_B_reg_n_0_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(58),
      Q => \B_V_data_1_payload_B_reg_n_0_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(59),
      Q => \B_V_data_1_payload_B_reg_n_0_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(60),
      Q => \B_V_data_1_payload_B_reg_n_0_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(61),
      Q => \B_V_data_1_payload_B_reg_n_0_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(62),
      Q => \B_V_data_1_payload_B_reg_n_0_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(63),
      Q => \B_V_data_1_payload_B_reg_n_0_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[63]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_sel_rd_i_1__5_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_0\,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^outstream_tready_int_regslice\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__5_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^outstream_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF8F008F00"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^outstream_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => ap_start,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^outstream_tready_int_regslice\,
      I3 => outStream_TREADY,
      O => \ap_CS_fsm_reg[9]\
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^outstream_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      O => ap_done
    );
\outStream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(0)
    );
\outStream_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(10)
    );
\outStream_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(11)
    );
\outStream_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(12)
    );
\outStream_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(13)
    );
\outStream_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(14)
    );
\outStream_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(15)
    );
\outStream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(16)
    );
\outStream_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(17)
    );
\outStream_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(18)
    );
\outStream_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(19)
    );
\outStream_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(1)
    );
\outStream_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(20)
    );
\outStream_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(21)
    );
\outStream_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(22)
    );
\outStream_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(23)
    );
\outStream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[24]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(24)
    );
\outStream_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[25]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(25)
    );
\outStream_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[26]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(26)
    );
\outStream_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[27]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(27)
    );
\outStream_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[28]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(28)
    );
\outStream_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[29]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(29)
    );
\outStream_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(2)
    );
\outStream_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[30]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(30)
    );
\outStream_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[31]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(31)
    );
\outStream_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[32]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(32)
    );
\outStream_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[33]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(33)
    );
\outStream_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[34]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(34)
    );
\outStream_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[35]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(35)
    );
\outStream_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[36]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(36)
    );
\outStream_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[37]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(37)
    );
\outStream_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[38]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(38)
    );
\outStream_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[39]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(39)
    );
\outStream_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(3)
    );
\outStream_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[40]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(40)
    );
\outStream_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[41]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(41)
    );
\outStream_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[42]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(42)
    );
\outStream_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[43]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(43)
    );
\outStream_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[44]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(44)
    );
\outStream_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[45]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(45)
    );
\outStream_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[46]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(46)
    );
\outStream_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[47]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(47)
    );
\outStream_TDATA[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[48]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(48)
    );
\outStream_TDATA[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[49]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(49)
    );
\outStream_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(4)
    );
\outStream_TDATA[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[50]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(50)
    );
\outStream_TDATA[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[51]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(51)
    );
\outStream_TDATA[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[52]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(52)
    );
\outStream_TDATA[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[53]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(53)
    );
\outStream_TDATA[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[54]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(54)
    );
\outStream_TDATA[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[55]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(55)
    );
\outStream_TDATA[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[56]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(56)
    );
\outStream_TDATA[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[57]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(57)
    );
\outStream_TDATA[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[58]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(58)
    );
\outStream_TDATA[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[59]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(59)
    );
\outStream_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(5)
    );
\outStream_TDATA[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[60]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(60)
    );
\outStream_TDATA[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[61]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(61)
    );
\outStream_TDATA[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[62]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(62)
    );
\outStream_TDATA[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[63]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(63)
    );
\outStream_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(6)
    );
\outStream_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(7)
    );
\outStream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(8)
    );
\outStream_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__7\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__10\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[4]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_2396[6]_i_1\ : label is "soft_lutpair217";
begin
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TKEEP(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TKEEP(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_sel_rd_i_1__3_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_0\,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0C000"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => inStream_TVALID,
      I2 => ap_rst_n,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__10_n_0\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      I3 => inStream_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_keep_V_reg_2396[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\tmp_keep_V_reg_2396[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\tmp_keep_V_reg_2396[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\tmp_keep_V_reg_2396[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(3)
    );
\tmp_keep_V_reg_2396[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(4)
    );
\tmp_keep_V_reg_2396[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(5)
    );
\tmp_keep_V_reg_2396[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(6)
    );
\tmp_keep_V_reg_2396[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_11\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_11\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_11\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_11\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \outStream_TKEEP[0]_INST_0\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \outStream_TKEEP[1]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \outStream_TKEEP[2]_INST_0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \outStream_TKEEP[3]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \outStream_TKEEP[4]_INST_0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \outStream_TKEEP[5]_INST_0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \outStream_TKEEP[6]_INST_0\ : label is "soft_lutpair267";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_sel_rd_i_1__6_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_0\,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__4_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(0)
    );
\outStream_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(1)
    );
\outStream_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(2)
    );
\outStream_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(3)
    );
\outStream_TKEEP[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(4)
    );
\outStream_TKEEP[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(5)
    );
\outStream_TKEEP[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(6)
    );
\outStream_TKEEP[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TKEEP(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_12\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_12\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_12\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_12\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \outStream_TSTRB[0]_INST_0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \outStream_TSTRB[1]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \outStream_TSTRB[2]_INST_0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \outStream_TSTRB[3]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \outStream_TSTRB[4]_INST_0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \outStream_TSTRB[5]_INST_0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \outStream_TSTRB[6]_INST_0\ : label is "soft_lutpair272";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_sel_rd_i_1__7_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_0\,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__3_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(0)
    );
\outStream_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(1)
    );
\outStream_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(2)
    );
\outStream_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(3)
    );
\outStream_TSTRB[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(4)
    );
\outStream_TSTRB[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(5)
    );
\outStream_TSTRB[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(6)
    );
\outStream_TSTRB[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => outStream_TSTRB(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_7\ is
  port (
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_7\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_7\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_7\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__8\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__9\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[0]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[4]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_2401[6]_i_1\ : label is "soft_lutpair222";
begin
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TSTRB(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TSTRB(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_sel_rd_i_1__2_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_0\,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0C000"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => inStream_TVALID,
      I2 => ap_rst_n,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__9_n_0\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      I3 => inStream_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_strb_V_reg_2401[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\tmp_strb_V_reg_2401[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\tmp_strb_V_reg_2401[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\tmp_strb_V_reg_2401[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(3)
    );
\tmp_strb_V_reg_2401[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(4)
    );
\tmp_strb_V_reg_2401[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(5)
    );
\tmp_strb_V_reg_2401[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(6)
    );
\tmp_strb_V_reg_2401[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => \B_V_data_1_payload_B_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1\ is
  port (
    \B_V_data_1_payload_B_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__9\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__8\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \tmp_user_V_reg_2406[0]_i_1\ : label is "soft_lutpair224";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => inStream_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => inStream_TUSER(1),
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_0\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => inStream_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => inStream_TUSER(1),
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_0\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0C000"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => inStream_TVALID,
      I2 => ap_rst_n,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__8_n_0\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      I3 => inStream_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_user_V_reg_2406[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[1]_0\(0)
    );
\tmp_user_V_reg_2406[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[1]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1_13\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1_13\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1_13\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1_13\ is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[1]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \outStream_TUSER[0]_INST_0\ : label is "soft_lutpair273";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_sel_wr\,
      I4 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_sel_wr\,
      I4 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[1]_i_1_n_0\,
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_sel_wr\,
      I4 => B_V_data_1_payload_B(0),
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[1]_0\(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_sel_wr\,
      I4 => B_V_data_1_payload_B(1),
      O => \B_V_data_1_payload_B[1]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[1]_i_1_n_0\,
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__2_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => outStream_TUSER(0)
    );
\outStream_TUSER[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => outStream_TUSER(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized2\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized2\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized2\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized2\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \outStream_TLAST[0]_INST_0\ : label is "soft_lutpair268";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_sel_wr\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFA200"
    )
        port map (
      I0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_sel_wr\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__1_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => outStream_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3\ is
  port (
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__10\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__7\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_2411[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_2411[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_2411[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_2411[3]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \tmp_id_V_reg_2411[4]_i_1\ : label is "soft_lutpair212";
begin
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TID(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TID(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TID(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TID(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TID(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TID(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TID(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TID(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TID(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TID(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0C000"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => inStream_TVALID,
      I2 => ap_rst_n,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__7_n_0\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      I3 => inStream_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_id_V_reg_2411[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\tmp_id_V_reg_2411[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[4]_0\(1)
    );
\tmp_id_V_reg_2411[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[4]_0\(2)
    );
\tmp_id_V_reg_2411[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[4]_0\(3)
    );
\tmp_id_V_reg_2411[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3_10\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3_10\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3_10\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3_10\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \outStream_TID[0]_INST_0\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \outStream_TID[1]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \outStream_TID[2]_INST_0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \outStream_TID[3]_INST_0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \outStream_TID[4]_INST_0\ : label is "soft_lutpair263";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_B[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => outStream_TID(0)
    );
\outStream_TID[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => outStream_TID(1)
    );
\outStream_TID[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => outStream_TID(2)
    );
\outStream_TID[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => outStream_TID(3)
    );
\outStream_TID[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => outStream_TID(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4\ is
  port (
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__11\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_2416[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_2416[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_2416[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_2416[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \tmp_dest_V_reg_2416[4]_i_1\ : label is "soft_lutpair208";
begin
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDEST(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDEST(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDEST(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDEST(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDEST(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => inStream_TDEST(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDEST(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDEST(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDEST(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDEST(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDEST(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => inStream_TDEST(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_0
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_0,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F0C000"
    )
        port map (
      I0 => inStream_TREADY_int_regslice,
      I1 => inStream_TVALID,
      I2 => ap_rst_n,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__6_n_0\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => inStream_TVALID,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => \B_V_data_1_state_reg_n_0_[0]\,
      I3 => inStream_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\tmp_dest_V_reg_2416[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[5]_0\(0)
    );
\tmp_dest_V_reg_2416[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[5]_0\(1)
    );
\tmp_dest_V_reg_2416[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[5]_0\(2)
    );
\tmp_dest_V_reg_2416[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[5]_0\(3)
    );
\tmp_dest_V_reg_2416[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[5]_0\(4)
    );
\tmp_dest_V_reg_2416[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => \B_V_data_1_payload_B_reg[5]_0\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4_9\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4_9\ : entity is "yolo_max_pool_top_regslice_both";
end \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4_9\;

architecture STRUCTURE of \design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4_9\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \outStream_TDEST[0]_INST_0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \outStream_TDEST[1]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \outStream_TDEST[2]_INST_0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \outStream_TDEST[3]_INST_0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \outStream_TDEST[4]_INST_0\ : label is "soft_lutpair260";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => D(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_B[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC00000"
    )
        port map (
      I0 => outStream_TREADY,
      I1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => ap_rst_n,
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\outStream_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => outStream_TDEST(0)
    );
\outStream_TDEST[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => outStream_TDEST(1)
    );
\outStream_TDEST[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => outStream_TDEST(2)
    );
\outStream_TDEST[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => outStream_TDEST(3)
    );
\outStream_TDEST[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(4),
      O => outStream_TDEST(4)
    );
\outStream_TDEST[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(5),
      O => outStream_TDEST(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool is
  port (
    \p_read_reg_72_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln160_1_reg_78_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_read_reg_72_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_read_reg_72_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_ce_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool : entity is "yolo_max_pool_top_window_max_pool";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool is
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_10_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_11_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_12_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_10_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_11_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_12_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_13_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_14_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_15_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_16_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_17_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_18_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_19_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_20_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_21_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_22_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_23_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_24_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_3 : STD_LOGIC;
  signal max_V_fu_66_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_read_reg_72 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_read_reg_72[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[12]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[13]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[14]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[15]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[8]_i_1_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[9]_i_1_n_0\ : STD_LOGIC;
  signal select_ln160_1_fu_54_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln160_1_reg_78 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \select_ln160_fu_40_p3__47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_return_int_reg[15]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1\ : label is "soft_lutpair50";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1649_1_fu_48_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1649_1_fu_48_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_10\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_11\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_12\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_9\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of icmp_ln1649_1_fu_48_p2_carry_i_10 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of icmp_ln1649_1_fu_48_p2_carry_i_11 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of icmp_ln1649_1_fu_48_p2_carry_i_12 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of icmp_ln1649_1_fu_48_p2_carry_i_9 : label is "soft_lutpair25";
  attribute COMPARATOR_THRESHOLD of icmp_ln1649_2_fu_62_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1649_2_fu_62_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1649_fu_34_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1649_fu_34_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_11\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_12\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_13\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_14\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_15\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_16\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_17\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_18\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_19\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_20\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_21\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_22\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_23\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_24\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_10 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_11 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_12 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_13 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_14 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_15 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_16 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_17 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_18 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_19 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_20 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_21 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_22 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_23 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_24 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of icmp_ln1649_fu_34_p2_carry_i_9 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \p_read_reg_72[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_read_reg_72[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_read_reg_72[11]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \p_read_reg_72[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_read_reg_72[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \p_read_reg_72[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_read_reg_72[15]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \p_read_reg_72[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \p_read_reg_72[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_read_reg_72[3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_read_reg_72[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_read_reg_72[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_read_reg_72[6]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_read_reg_72[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \p_read_reg_72[8]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \p_read_reg_72[9]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[13]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[15]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[3]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[7]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[9]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[11]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[13]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[15]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \val_output_0_V_reg_2681[9]_i_1\ : label is "soft_lutpair50";
begin
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => p_0_in,
      O => max_V_fu_66_p3(0)
    );
\ap_return_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => p_0_in,
      O => max_V_fu_66_p3(10)
    );
\ap_return_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(11),
      I1 => select_ln160_1_reg_78(11),
      I2 => p_0_in,
      O => max_V_fu_66_p3(11)
    );
\ap_return_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => p_0_in,
      O => max_V_fu_66_p3(12)
    );
\ap_return_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(13),
      I1 => select_ln160_1_reg_78(13),
      I2 => p_0_in,
      O => max_V_fu_66_p3(13)
    );
\ap_return_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => p_0_in,
      O => max_V_fu_66_p3(14)
    );
\ap_return_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(15),
      I1 => select_ln160_1_reg_78(15),
      I2 => p_0_in,
      O => max_V_fu_66_p3(15)
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(1),
      I1 => select_ln160_1_reg_78(1),
      I2 => p_0_in,
      O => max_V_fu_66_p3(1)
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => p_0_in,
      O => max_V_fu_66_p3(2)
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(3),
      I1 => select_ln160_1_reg_78(3),
      I2 => p_0_in,
      O => max_V_fu_66_p3(3)
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => p_0_in,
      O => max_V_fu_66_p3(4)
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(5),
      I1 => select_ln160_1_reg_78(5),
      I2 => p_0_in,
      O => max_V_fu_66_p3(5)
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => p_0_in,
      O => max_V_fu_66_p3(6)
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(7),
      I1 => select_ln160_1_reg_78(7),
      I2 => p_0_in,
      O => max_V_fu_66_p3(7)
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => p_0_in,
      O => max_V_fu_66_p3(8)
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(9),
      I1 => select_ln160_1_reg_78(9),
      I2 => p_0_in,
      O => max_V_fu_66_p3(9)
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_ce_reg,
      D => max_V_fu_66_p3(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
icmp_ln1649_1_fu_48_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1649_1_fu_48_p2_carry_n_0,
      CO(2) => icmp_ln1649_1_fu_48_p2_carry_n_1,
      CO(1) => icmp_ln1649_1_fu_48_p2_carry_n_2,
      CO(0) => icmp_ln1649_1_fu_48_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1649_1_fu_48_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1649_1_fu_48_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1649_1_fu_48_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1649_1_fu_48_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1649_1_fu_48_p2_carry_i_5_n_0,
      S(2) => icmp_ln1649_1_fu_48_p2_carry_i_6_n_0,
      S(1) => icmp_ln1649_1_fu_48_p2_carry_i_7_n_0,
      S(0) => icmp_ln1649_1_fu_48_p2_carry_i_8_n_0
    );
\icmp_ln1649_1_fu_48_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1649_1_fu_48_p2_carry_n_0,
      CO(3) => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1649_1_fu_48_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1649_1_fu_48_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1649_1_fu_48_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_1_fu_48_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1649_1_fu_48_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1649_1_fu_48_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1649_1_fu_48_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1649_1_fu_48_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1649_1_fu_48_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1649_1_fu_48_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1649_1_fu_48_p2_carry__0_i_8_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(14),
      I3 => \select_ln160_fu_40_p3__47\(14),
      I4 => \icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0\,
      I5 => \select_ln160_fu_40_p3__47\(15),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_1_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(13),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(11),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(9),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(12),
      I3 => \select_ln160_fu_40_p3__47\(12),
      I4 => \select_ln160_fu_40_p3__47\(13),
      I5 => \icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_2_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(10),
      I3 => \select_ln160_fu_40_p3__47\(10),
      I4 => \select_ln160_fu_40_p3__47\(11),
      I5 => \icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_3_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(8),
      I3 => \select_ln160_fu_40_p3__47\(8),
      I4 => \select_ln160_fu_40_p3__47\(9),
      I5 => \icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_4_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0\,
      I1 => \select_ln160_fu_40_p3__47\(15),
      I2 => \select_ln160_fu_40_p3__47\(14),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(14),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(14),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_5_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(13),
      I1 => \icmp_ln1649_1_fu_48_p2_carry__0_i_10_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(12),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(12),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(12),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_6_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(11),
      I1 => \icmp_ln1649_1_fu_48_p2_carry__0_i_11_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(10),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(10),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(10),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_7_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(9),
      I1 => \icmp_ln1649_1_fu_48_p2_carry__0_i_12_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(8),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(8),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(8),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_8_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(15),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_9_n_0\
    );
icmp_ln1649_1_fu_48_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(6),
      I3 => \select_ln160_fu_40_p3__47\(6),
      I4 => \select_ln160_fu_40_p3__47\(7),
      I5 => icmp_ln1649_1_fu_48_p2_carry_i_9_n_0,
      O => icmp_ln1649_1_fu_48_p2_carry_i_1_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(5),
      O => icmp_ln1649_1_fu_48_p2_carry_i_10_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(3),
      O => icmp_ln1649_1_fu_48_p2_carry_i_11_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(1),
      O => icmp_ln1649_1_fu_48_p2_carry_i_12_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(4),
      I3 => \select_ln160_fu_40_p3__47\(4),
      I4 => \select_ln160_fu_40_p3__47\(5),
      I5 => icmp_ln1649_1_fu_48_p2_carry_i_10_n_0,
      O => icmp_ln1649_1_fu_48_p2_carry_i_2_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(2),
      I3 => \select_ln160_fu_40_p3__47\(2),
      I4 => \select_ln160_fu_40_p3__47\(3),
      I5 => icmp_ln1649_1_fu_48_p2_carry_i_11_n_0,
      O => icmp_ln1649_1_fu_48_p2_carry_i_3_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => Q(0),
      I3 => \select_ln160_fu_40_p3__47\(0),
      I4 => \select_ln160_fu_40_p3__47\(1),
      I5 => icmp_ln1649_1_fu_48_p2_carry_i_12_n_0,
      O => icmp_ln1649_1_fu_48_p2_carry_i_4_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(7),
      I1 => icmp_ln1649_1_fu_48_p2_carry_i_9_n_0,
      I2 => \select_ln160_fu_40_p3__47\(6),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(6),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(6),
      O => icmp_ln1649_1_fu_48_p2_carry_i_5_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(5),
      I1 => icmp_ln1649_1_fu_48_p2_carry_i_10_n_0,
      I2 => \select_ln160_fu_40_p3__47\(4),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(4),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(4),
      O => icmp_ln1649_1_fu_48_p2_carry_i_6_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(3),
      I1 => icmp_ln1649_1_fu_48_p2_carry_i_11_n_0,
      I2 => \select_ln160_fu_40_p3__47\(2),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(2),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(2),
      O => icmp_ln1649_1_fu_48_p2_carry_i_7_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(1),
      I1 => icmp_ln1649_1_fu_48_p2_carry_i_12_n_0,
      I2 => \select_ln160_fu_40_p3__47\(0),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => Q(0),
      O => icmp_ln1649_1_fu_48_p2_carry_i_8_n_0
    );
icmp_ln1649_1_fu_48_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(7),
      O => icmp_ln1649_1_fu_48_p2_carry_i_9_n_0
    );
icmp_ln1649_2_fu_62_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1649_2_fu_62_p2_carry_n_0,
      CO(2) => icmp_ln1649_2_fu_62_p2_carry_n_1,
      CO(1) => icmp_ln1649_2_fu_62_p2_carry_n_2,
      CO(0) => icmp_ln1649_2_fu_62_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1649_2_fu_62_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1649_2_fu_62_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1649_2_fu_62_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1649_2_fu_62_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1649_2_fu_62_p2_carry_i_5_n_0,
      S(2) => icmp_ln1649_2_fu_62_p2_carry_i_6_n_0,
      S(1) => icmp_ln1649_2_fu_62_p2_carry_i_7_n_0,
      S(0) => icmp_ln1649_2_fu_62_p2_carry_i_8_n_0
    );
\icmp_ln1649_2_fu_62_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1649_2_fu_62_p2_carry_n_0,
      CO(3) => p_0_in,
      CO(2) => \icmp_ln1649_2_fu_62_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1649_2_fu_62_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1649_2_fu_62_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_2_fu_62_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1649_2_fu_62_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1649_2_fu_62_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1649_2_fu_62_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1649_2_fu_62_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1649_2_fu_62_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1649_2_fu_62_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1649_2_fu_62_p2_carry__0_i_8_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => p_read_reg_72(15),
      I3 => select_ln160_1_reg_78(15),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_1_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => select_ln160_1_reg_78(13),
      I3 => p_read_reg_72(13),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_2_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => select_ln160_1_reg_78(11),
      I3 => p_read_reg_72(11),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_3_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => select_ln160_1_reg_78(9),
      I3 => p_read_reg_72(9),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_4_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => select_ln160_1_reg_78(15),
      I3 => p_read_reg_72(15),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_5_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => p_read_reg_72(13),
      I3 => select_ln160_1_reg_78(13),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_6_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => p_read_reg_72(11),
      I3 => select_ln160_1_reg_78(11),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_7_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => p_read_reg_72(9),
      I3 => select_ln160_1_reg_78(9),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_8_n_0\
    );
icmp_ln1649_2_fu_62_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => select_ln160_1_reg_78(7),
      I3 => p_read_reg_72(7),
      O => icmp_ln1649_2_fu_62_p2_carry_i_1_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => select_ln160_1_reg_78(5),
      I3 => p_read_reg_72(5),
      O => icmp_ln1649_2_fu_62_p2_carry_i_2_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => select_ln160_1_reg_78(3),
      I3 => p_read_reg_72(3),
      O => icmp_ln1649_2_fu_62_p2_carry_i_3_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => select_ln160_1_reg_78(1),
      I3 => p_read_reg_72(1),
      O => icmp_ln1649_2_fu_62_p2_carry_i_4_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => p_read_reg_72(7),
      I3 => select_ln160_1_reg_78(7),
      O => icmp_ln1649_2_fu_62_p2_carry_i_5_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => p_read_reg_72(5),
      I3 => select_ln160_1_reg_78(5),
      O => icmp_ln1649_2_fu_62_p2_carry_i_6_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => p_read_reg_72(3),
      I3 => select_ln160_1_reg_78(3),
      O => icmp_ln1649_2_fu_62_p2_carry_i_7_n_0
    );
icmp_ln1649_2_fu_62_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => p_read_reg_72(1),
      I3 => select_ln160_1_reg_78(1),
      O => icmp_ln1649_2_fu_62_p2_carry_i_8_n_0
    );
icmp_ln1649_fu_34_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1649_fu_34_p2_carry_n_0,
      CO(2) => icmp_ln1649_fu_34_p2_carry_n_1,
      CO(1) => icmp_ln1649_fu_34_p2_carry_n_2,
      CO(0) => icmp_ln1649_fu_34_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln1649_fu_34_p2_carry_i_1_n_0,
      DI(2) => icmp_ln1649_fu_34_p2_carry_i_2_n_0,
      DI(1) => icmp_ln1649_fu_34_p2_carry_i_3_n_0,
      DI(0) => icmp_ln1649_fu_34_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1649_fu_34_p2_carry_i_5_n_0,
      S(2) => icmp_ln1649_fu_34_p2_carry_i_6_n_0,
      S(1) => icmp_ln1649_fu_34_p2_carry_i_7_n_0,
      S(0) => icmp_ln1649_fu_34_p2_carry_i_8_n_0
    );
\icmp_ln1649_fu_34_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1649_fu_34_p2_carry_n_0,
      CO(3) => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1649_fu_34_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1649_fu_34_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1649_fu_34_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_fu_34_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln1649_fu_34_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln1649_fu_34_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln1649_fu_34_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1649_fu_34_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln1649_fu_34_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln1649_fu_34_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln1649_fu_34_p2_carry__0_i_8_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(14),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_9_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_10_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_11_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_1_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(15),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_10_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(15),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_11_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(12),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_12_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(13),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_13_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(13),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_14_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(10),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_15_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(11),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_16_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(11),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_17_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(8),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_18_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(9),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_19_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(12),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_12_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_13_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_14_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_2_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(9),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_20_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(15),
      I1 => \select_ln160_1_reg_78_reg[15]_1\(15),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(15),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_3\(15),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_21_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(13),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(13),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(13),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(13),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_22_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(11),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(11),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(11),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(11),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_23_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(9),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(9),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(9),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(9),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_24_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(10),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_15_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_16_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_17_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_3_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(8),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_18_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_19_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_20_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_4_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_21_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(14),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(14),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(14),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(14),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_5_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_22_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(12),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(12),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(12),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(12),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_6_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_23_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(10),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(10),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(10),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(10),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_7_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_24_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(8),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(8),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(8),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(8),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_8_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(14),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_9_n_0\
    );
icmp_ln1649_fu_34_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(6),
      I3 => icmp_ln1649_fu_34_p2_carry_i_9_n_0,
      I4 => icmp_ln1649_fu_34_p2_carry_i_10_n_0,
      I5 => icmp_ln1649_fu_34_p2_carry_i_11_n_0,
      O => icmp_ln1649_fu_34_p2_carry_i_1_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(7),
      O => icmp_ln1649_fu_34_p2_carry_i_10_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(7),
      O => icmp_ln1649_fu_34_p2_carry_i_11_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(4),
      O => icmp_ln1649_fu_34_p2_carry_i_12_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(5),
      O => icmp_ln1649_fu_34_p2_carry_i_13_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(5),
      O => icmp_ln1649_fu_34_p2_carry_i_14_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(2),
      O => icmp_ln1649_fu_34_p2_carry_i_15_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(3),
      O => icmp_ln1649_fu_34_p2_carry_i_16_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(3),
      O => icmp_ln1649_fu_34_p2_carry_i_17_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(0),
      O => icmp_ln1649_fu_34_p2_carry_i_18_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(1),
      O => icmp_ln1649_fu_34_p2_carry_i_19_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(4),
      I3 => icmp_ln1649_fu_34_p2_carry_i_12_n_0,
      I4 => icmp_ln1649_fu_34_p2_carry_i_13_n_0,
      I5 => icmp_ln1649_fu_34_p2_carry_i_14_n_0,
      O => icmp_ln1649_fu_34_p2_carry_i_2_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(1),
      O => icmp_ln1649_fu_34_p2_carry_i_20_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(7),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(7),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(7),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(7),
      O => icmp_ln1649_fu_34_p2_carry_i_21_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(5),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(5),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(5),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(5),
      O => icmp_ln1649_fu_34_p2_carry_i_22_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(3),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(3),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(3),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(3),
      O => icmp_ln1649_fu_34_p2_carry_i_23_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(1),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(1),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(1),
      O => icmp_ln1649_fu_34_p2_carry_i_24_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(2),
      I3 => icmp_ln1649_fu_34_p2_carry_i_15_n_0,
      I4 => icmp_ln1649_fu_34_p2_carry_i_16_n_0,
      I5 => icmp_ln1649_fu_34_p2_carry_i_17_n_0,
      O => icmp_ln1649_fu_34_p2_carry_i_3_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(0),
      I3 => icmp_ln1649_fu_34_p2_carry_i_18_n_0,
      I4 => icmp_ln1649_fu_34_p2_carry_i_19_n_0,
      I5 => icmp_ln1649_fu_34_p2_carry_i_20_n_0,
      O => icmp_ln1649_fu_34_p2_carry_i_4_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => icmp_ln1649_fu_34_p2_carry_i_21_n_0,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(6),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(6),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(6),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(6),
      O => icmp_ln1649_fu_34_p2_carry_i_5_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => icmp_ln1649_fu_34_p2_carry_i_22_n_0,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(4),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(4),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(4),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(4),
      O => icmp_ln1649_fu_34_p2_carry_i_6_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => icmp_ln1649_fu_34_p2_carry_i_23_n_0,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(2),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(2),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(2),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(2),
      O => icmp_ln1649_fu_34_p2_carry_i_7_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => icmp_ln1649_fu_34_p2_carry_i_24_n_0,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(0),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(0),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(0),
      O => icmp_ln1649_fu_34_p2_carry_i_8_n_0
    );
icmp_ln1649_fu_34_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(6),
      O => icmp_ln1649_fu_34_p2_carry_i_9_n_0
    );
\p_read_reg_72[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(0),
      O => \p_read_reg_72[0]_i_1_n_0\
    );
\p_read_reg_72[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(10),
      O => \p_read_reg_72[10]_i_1_n_0\
    );
\p_read_reg_72[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(11),
      O => \p_read_reg_72[11]_i_1_n_0\
    );
\p_read_reg_72[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(12),
      O => \p_read_reg_72[12]_i_1_n_0\
    );
\p_read_reg_72[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(13),
      O => \p_read_reg_72[13]_i_1_n_0\
    );
\p_read_reg_72[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(14),
      O => \p_read_reg_72[14]_i_1_n_0\
    );
\p_read_reg_72[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(15),
      O => \p_read_reg_72[15]_i_1_n_0\
    );
\p_read_reg_72[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(1),
      O => \p_read_reg_72[1]_i_1_n_0\
    );
\p_read_reg_72[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(2),
      O => \p_read_reg_72[2]_i_1_n_0\
    );
\p_read_reg_72[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(3),
      O => \p_read_reg_72[3]_i_1_n_0\
    );
\p_read_reg_72[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(4),
      O => \p_read_reg_72[4]_i_1_n_0\
    );
\p_read_reg_72[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(5),
      O => \p_read_reg_72[5]_i_1_n_0\
    );
\p_read_reg_72[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(6),
      O => \p_read_reg_72[6]_i_1_n_0\
    );
\p_read_reg_72[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(7),
      O => \p_read_reg_72[7]_i_1_n_0\
    );
\p_read_reg_72[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(8),
      O => \p_read_reg_72[8]_i_1_n_0\
    );
\p_read_reg_72[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \p_read_reg_72_reg[15]_2\(9),
      O => \p_read_reg_72[9]_i_1_n_0\
    );
\p_read_reg_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[0]_i_1_n_0\,
      Q => p_read_reg_72(0),
      R => '0'
    );
\p_read_reg_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[10]_i_1_n_0\,
      Q => p_read_reg_72(10),
      R => '0'
    );
\p_read_reg_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[11]_i_1_n_0\,
      Q => p_read_reg_72(11),
      R => '0'
    );
\p_read_reg_72_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[12]_i_1_n_0\,
      Q => p_read_reg_72(12),
      R => '0'
    );
\p_read_reg_72_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[13]_i_1_n_0\,
      Q => p_read_reg_72(13),
      R => '0'
    );
\p_read_reg_72_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[14]_i_1_n_0\,
      Q => p_read_reg_72(14),
      R => '0'
    );
\p_read_reg_72_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[15]_i_1_n_0\,
      Q => p_read_reg_72(15),
      R => '0'
    );
\p_read_reg_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[1]_i_1_n_0\,
      Q => p_read_reg_72(1),
      R => '0'
    );
\p_read_reg_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[2]_i_1_n_0\,
      Q => p_read_reg_72(2),
      R => '0'
    );
\p_read_reg_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[3]_i_1_n_0\,
      Q => p_read_reg_72(3),
      R => '0'
    );
\p_read_reg_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[4]_i_1_n_0\,
      Q => p_read_reg_72(4),
      R => '0'
    );
\p_read_reg_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[5]_i_1_n_0\,
      Q => p_read_reg_72(5),
      R => '0'
    );
\p_read_reg_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[6]_i_1_n_0\,
      Q => p_read_reg_72(6),
      R => '0'
    );
\p_read_reg_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[7]_i_1_n_0\,
      Q => p_read_reg_72(7),
      R => '0'
    );
\p_read_reg_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[8]_i_1_n_0\,
      Q => p_read_reg_72(8),
      R => '0'
    );
\p_read_reg_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[9]_i_1_n_0\,
      Q => p_read_reg_72(9),
      R => '0'
    );
\select_ln160_1_reg_78[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(0),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(0),
      O => select_ln160_1_fu_54_p3(0)
    );
\select_ln160_1_reg_78[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(0),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(0),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(0),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(0),
      O => \select_ln160_fu_40_p3__47\(0)
    );
\select_ln160_1_reg_78[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(10),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(10),
      O => select_ln160_1_fu_54_p3(10)
    );
\select_ln160_1_reg_78[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(10),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(10),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(10),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(10),
      O => \select_ln160_fu_40_p3__47\(10)
    );
\select_ln160_1_reg_78[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(11),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(11),
      O => select_ln160_1_fu_54_p3(11)
    );
\select_ln160_1_reg_78[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(11),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(11),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(11),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(11),
      O => \select_ln160_fu_40_p3__47\(11)
    );
\select_ln160_1_reg_78[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(12),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(12),
      O => select_ln160_1_fu_54_p3(12)
    );
\select_ln160_1_reg_78[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(12),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(12),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(12),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(12),
      O => \select_ln160_fu_40_p3__47\(12)
    );
\select_ln160_1_reg_78[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(13),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(13),
      O => select_ln160_1_fu_54_p3(13)
    );
\select_ln160_1_reg_78[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(13),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(13),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(13),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(13),
      O => \select_ln160_fu_40_p3__47\(13)
    );
\select_ln160_1_reg_78[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(14),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(14),
      O => select_ln160_1_fu_54_p3(14)
    );
\select_ln160_1_reg_78[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(14),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(14),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(14),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(14),
      O => \select_ln160_fu_40_p3__47\(14)
    );
\select_ln160_1_reg_78[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(15),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(15),
      O => select_ln160_1_fu_54_p3(15)
    );
\select_ln160_1_reg_78[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(15),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(15),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(15),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(15),
      O => \select_ln160_fu_40_p3__47\(15)
    );
\select_ln160_1_reg_78[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(1),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(1),
      O => select_ln160_1_fu_54_p3(1)
    );
\select_ln160_1_reg_78[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(1),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(1),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(1),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(1),
      O => \select_ln160_fu_40_p3__47\(1)
    );
\select_ln160_1_reg_78[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(2),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(2),
      O => select_ln160_1_fu_54_p3(2)
    );
\select_ln160_1_reg_78[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(2),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(2),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(2),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(2),
      O => \select_ln160_fu_40_p3__47\(2)
    );
\select_ln160_1_reg_78[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(3),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(3),
      O => select_ln160_1_fu_54_p3(3)
    );
\select_ln160_1_reg_78[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(3),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(3),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(3),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(3),
      O => \select_ln160_fu_40_p3__47\(3)
    );
\select_ln160_1_reg_78[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(4),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(4),
      O => select_ln160_1_fu_54_p3(4)
    );
\select_ln160_1_reg_78[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(4),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(4),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(4),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(4),
      O => \select_ln160_fu_40_p3__47\(4)
    );
\select_ln160_1_reg_78[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(5),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(5),
      O => select_ln160_1_fu_54_p3(5)
    );
\select_ln160_1_reg_78[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(5),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(5),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(5),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(5),
      O => \select_ln160_fu_40_p3__47\(5)
    );
\select_ln160_1_reg_78[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(6),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(6),
      O => select_ln160_1_fu_54_p3(6)
    );
\select_ln160_1_reg_78[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(6),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(6),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(6),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(6),
      O => \select_ln160_fu_40_p3__47\(6)
    );
\select_ln160_1_reg_78[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(7),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(7),
      O => select_ln160_1_fu_54_p3(7)
    );
\select_ln160_1_reg_78[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(7),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(7),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(7),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(7),
      O => \select_ln160_fu_40_p3__47\(7)
    );
\select_ln160_1_reg_78[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(8),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(8),
      O => select_ln160_1_fu_54_p3(8)
    );
\select_ln160_1_reg_78[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(8),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(8),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(8),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(8),
      O => \select_ln160_fu_40_p3__47\(8)
    );
\select_ln160_1_reg_78[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(9),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(9),
      O => select_ln160_1_fu_54_p3(9)
    );
\select_ln160_1_reg_78[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(9),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(9),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(9),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(9),
      O => \select_ln160_fu_40_p3__47\(9)
    );
\select_ln160_1_reg_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(0),
      Q => select_ln160_1_reg_78(0),
      R => '0'
    );
\select_ln160_1_reg_78_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(10),
      Q => select_ln160_1_reg_78(10),
      R => '0'
    );
\select_ln160_1_reg_78_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(11),
      Q => select_ln160_1_reg_78(11),
      R => '0'
    );
\select_ln160_1_reg_78_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(12),
      Q => select_ln160_1_reg_78(12),
      R => '0'
    );
\select_ln160_1_reg_78_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(13),
      Q => select_ln160_1_reg_78(13),
      R => '0'
    );
\select_ln160_1_reg_78_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(14),
      Q => select_ln160_1_reg_78(14),
      R => '0'
    );
\select_ln160_1_reg_78_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(15),
      Q => select_ln160_1_reg_78(15),
      R => '0'
    );
\select_ln160_1_reg_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(1),
      Q => select_ln160_1_reg_78(1),
      R => '0'
    );
\select_ln160_1_reg_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(2),
      Q => select_ln160_1_reg_78(2),
      R => '0'
    );
\select_ln160_1_reg_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(3),
      Q => select_ln160_1_reg_78(3),
      R => '0'
    );
\select_ln160_1_reg_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(4),
      Q => select_ln160_1_reg_78(4),
      R => '0'
    );
\select_ln160_1_reg_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(5),
      Q => select_ln160_1_reg_78(5),
      R => '0'
    );
\select_ln160_1_reg_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(6),
      Q => select_ln160_1_reg_78(6),
      R => '0'
    );
\select_ln160_1_reg_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(7),
      Q => select_ln160_1_reg_78(7),
      R => '0'
    );
\select_ln160_1_reg_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(8),
      Q => select_ln160_1_reg_78(8),
      R => '0'
    );
\select_ln160_1_reg_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(9),
      Q => select_ln160_1_reg_78(9),
      R => '0'
    );
\val_output_0_V_reg_2681[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => p_0_in,
      I3 => ap_return_int_reg(0),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(0)
    );
\val_output_0_V_reg_2681[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => p_0_in,
      I3 => ap_return_int_reg(10),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(10)
    );
\val_output_0_V_reg_2681[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(11),
      I1 => select_ln160_1_reg_78(11),
      I2 => p_0_in,
      I3 => ap_return_int_reg(11),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(11)
    );
\val_output_0_V_reg_2681[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => p_0_in,
      I3 => ap_return_int_reg(12),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(12)
    );
\val_output_0_V_reg_2681[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(13),
      I1 => select_ln160_1_reg_78(13),
      I2 => p_0_in,
      I3 => ap_return_int_reg(13),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(13)
    );
\val_output_0_V_reg_2681[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => p_0_in,
      I3 => ap_return_int_reg(14),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(14)
    );
\val_output_0_V_reg_2681[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(15),
      I1 => select_ln160_1_reg_78(15),
      I2 => p_0_in,
      I3 => ap_return_int_reg(15),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(15)
    );
\val_output_0_V_reg_2681[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(1),
      I1 => select_ln160_1_reg_78(1),
      I2 => p_0_in,
      I3 => ap_return_int_reg(1),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(1)
    );
\val_output_0_V_reg_2681[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => p_0_in,
      I3 => ap_return_int_reg(2),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(2)
    );
\val_output_0_V_reg_2681[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(3),
      I1 => select_ln160_1_reg_78(3),
      I2 => p_0_in,
      I3 => ap_return_int_reg(3),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(3)
    );
\val_output_0_V_reg_2681[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => p_0_in,
      I3 => ap_return_int_reg(4),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(4)
    );
\val_output_0_V_reg_2681[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(5),
      I1 => select_ln160_1_reg_78(5),
      I2 => p_0_in,
      I3 => ap_return_int_reg(5),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(5)
    );
\val_output_0_V_reg_2681[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => p_0_in,
      I3 => ap_return_int_reg(6),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(6)
    );
\val_output_0_V_reg_2681[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(7),
      I1 => select_ln160_1_reg_78(7),
      I2 => p_0_in,
      I3 => ap_return_int_reg(7),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(7)
    );
\val_output_0_V_reg_2681[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => p_0_in,
      I3 => ap_return_int_reg(8),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(8)
    );
\val_output_0_V_reg_2681[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(9),
      I1 => select_ln160_1_reg_78(9),
      I2 => p_0_in,
      I3 => ap_return_int_reg(9),
      I4 => ap_ce_reg,
      O => \p_read_reg_72_reg[15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool_14 is
  port (
    ap_ce_reg : out STD_LOGIC;
    \p_read_reg_72_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln160_1_reg_78_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \select_ln160_1_reg_78_reg[15]_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_23_in : in STD_LOGIC;
    \p_read_reg_72_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_read_reg_72_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool_14 : entity is "yolo_max_pool_top_window_max_pool";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool_14;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool_14 is
  signal \^ap_ce_reg\ : STD_LOGIC;
  signal ap_return_int_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_window_max_pool_fu_743_ap_ce : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1649_1_fu_48_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_2_fu_62_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1649_2_fu_62_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_14__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_15__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_16__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_17__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_18__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_19__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_20__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_21__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_22__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_23__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_24__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_16__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_18__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_19__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_20__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_21__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_22__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_23__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_24__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1649_fu_34_p2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1649_fu_34_p2_carry_n_3 : STD_LOGIC;
  signal max_V_fu_66_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_read_reg_72 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_read_reg_72[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_read_reg_72[9]_i_1__0_n_0\ : STD_LOGIC;
  signal select_ln160_1_fu_54_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal select_ln160_1_reg_78 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \select_ln160_fu_40_p3__47\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_ce_reg_i_1 : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ap_return_int_reg[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ap_return_int_reg[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_return_int_reg[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ap_return_int_reg[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \ap_return_int_reg[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_return_int_reg[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \ap_return_int_reg[15]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \ap_return_int_reg[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ap_return_int_reg[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ap_return_int_reg[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ap_return_int_reg[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ap_return_int_reg[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_return_int_reg[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ap_return_int_reg[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ap_return_int_reg[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_return_int_reg[9]_i_1\ : label is "soft_lutpair98";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1649_1_fu_48_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1649_1_fu_48_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_10__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_11__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_12__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry__0_i_9__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry_i_10__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry_i_11__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry_i_12__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \icmp_ln1649_1_fu_48_p2_carry_i_9__0\ : label is "soft_lutpair73";
  attribute COMPARATOR_THRESHOLD of icmp_ln1649_2_fu_62_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1649_2_fu_62_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln1649_fu_34_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1649_fu_34_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_10__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_11__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_12__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_13__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_14__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_15__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_16__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_17__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_18__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_19__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_20__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_21__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_22__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_23__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_24__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry__0_i_9__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_10__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_11__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_12__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_13__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_14__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_15__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_16__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_17__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_18__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_19__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_20__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_21__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_22__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_23__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_24__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \icmp_ln1649_fu_34_p2_carry_i_9__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \p_read_reg_72[10]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \p_read_reg_72[11]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \p_read_reg_72[12]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \p_read_reg_72[13]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \p_read_reg_72[14]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \p_read_reg_72[15]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \p_read_reg_72[1]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_read_reg_72[2]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \p_read_reg_72[3]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \p_read_reg_72[4]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \p_read_reg_72[5]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_read_reg_72[6]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \p_read_reg_72[7]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \p_read_reg_72[8]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \p_read_reg_72[9]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[11]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[13]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[15]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[1]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[3]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[5]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[7]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \select_ln160_1_reg_78[9]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[13]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[14]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[15]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[7]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[8]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \val_output_1_V_reg_2686[9]_i_1\ : label is "soft_lutpair98";
begin
  ap_ce_reg <= \^ap_ce_reg\;
ap_ce_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(0),
      I2 => p_23_in,
      O => grp_window_max_pool_fu_743_ap_ce
    );
ap_ce_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_window_max_pool_fu_743_ap_ce,
      Q => \^ap_ce_reg\,
      R => '0'
    );
\ap_return_int_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => p_0_in,
      O => max_V_fu_66_p3(0)
    );
\ap_return_int_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => p_0_in,
      O => max_V_fu_66_p3(10)
    );
\ap_return_int_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(11),
      I1 => select_ln160_1_reg_78(11),
      I2 => p_0_in,
      O => max_V_fu_66_p3(11)
    );
\ap_return_int_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => p_0_in,
      O => max_V_fu_66_p3(12)
    );
\ap_return_int_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(13),
      I1 => select_ln160_1_reg_78(13),
      I2 => p_0_in,
      O => max_V_fu_66_p3(13)
    );
\ap_return_int_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => p_0_in,
      O => max_V_fu_66_p3(14)
    );
\ap_return_int_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(15),
      I1 => select_ln160_1_reg_78(15),
      I2 => p_0_in,
      O => max_V_fu_66_p3(15)
    );
\ap_return_int_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(1),
      I1 => select_ln160_1_reg_78(1),
      I2 => p_0_in,
      O => max_V_fu_66_p3(1)
    );
\ap_return_int_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => p_0_in,
      O => max_V_fu_66_p3(2)
    );
\ap_return_int_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(3),
      I1 => select_ln160_1_reg_78(3),
      I2 => p_0_in,
      O => max_V_fu_66_p3(3)
    );
\ap_return_int_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => p_0_in,
      O => max_V_fu_66_p3(4)
    );
\ap_return_int_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(5),
      I1 => select_ln160_1_reg_78(5),
      I2 => p_0_in,
      O => max_V_fu_66_p3(5)
    );
\ap_return_int_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => p_0_in,
      O => max_V_fu_66_p3(6)
    );
\ap_return_int_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(7),
      I1 => select_ln160_1_reg_78(7),
      I2 => p_0_in,
      O => max_V_fu_66_p3(7)
    );
\ap_return_int_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => p_0_in,
      O => max_V_fu_66_p3(8)
    );
\ap_return_int_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_read_reg_72(9),
      I1 => select_ln160_1_reg_78(9),
      I2 => p_0_in,
      O => max_V_fu_66_p3(9)
    );
\ap_return_int_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(0),
      Q => ap_return_int_reg(0),
      R => '0'
    );
\ap_return_int_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(10),
      Q => ap_return_int_reg(10),
      R => '0'
    );
\ap_return_int_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(11),
      Q => ap_return_int_reg(11),
      R => '0'
    );
\ap_return_int_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(12),
      Q => ap_return_int_reg(12),
      R => '0'
    );
\ap_return_int_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(13),
      Q => ap_return_int_reg(13),
      R => '0'
    );
\ap_return_int_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(14),
      Q => ap_return_int_reg(14),
      R => '0'
    );
\ap_return_int_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(15),
      Q => ap_return_int_reg(15),
      R => '0'
    );
\ap_return_int_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(1),
      Q => ap_return_int_reg(1),
      R => '0'
    );
\ap_return_int_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(2),
      Q => ap_return_int_reg(2),
      R => '0'
    );
\ap_return_int_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(3),
      Q => ap_return_int_reg(3),
      R => '0'
    );
\ap_return_int_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(4),
      Q => ap_return_int_reg(4),
      R => '0'
    );
\ap_return_int_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(5),
      Q => ap_return_int_reg(5),
      R => '0'
    );
\ap_return_int_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(6),
      Q => ap_return_int_reg(6),
      R => '0'
    );
\ap_return_int_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(7),
      Q => ap_return_int_reg(7),
      R => '0'
    );
\ap_return_int_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(8),
      Q => ap_return_int_reg(8),
      R => '0'
    );
\ap_return_int_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_ce_reg\,
      D => max_V_fu_66_p3(9),
      Q => ap_return_int_reg(9),
      R => '0'
    );
icmp_ln1649_1_fu_48_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1649_1_fu_48_p2_carry_n_0,
      CO(2) => icmp_ln1649_1_fu_48_p2_carry_n_1,
      CO(1) => icmp_ln1649_1_fu_48_p2_carry_n_2,
      CO(0) => icmp_ln1649_1_fu_48_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_1_fu_48_p2_carry_i_1__0_n_0\,
      DI(2) => \icmp_ln1649_1_fu_48_p2_carry_i_2__0_n_0\,
      DI(1) => \icmp_ln1649_1_fu_48_p2_carry_i_3__0_n_0\,
      DI(0) => \icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_icmp_ln1649_1_fu_48_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \icmp_ln1649_1_fu_48_p2_carry_i_5__0_n_0\,
      S(2) => \icmp_ln1649_1_fu_48_p2_carry_i_6__0_n_0\,
      S(1) => \icmp_ln1649_1_fu_48_p2_carry_i_7__0_n_0\,
      S(0) => \icmp_ln1649_1_fu_48_p2_carry_i_8__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1649_1_fu_48_p2_carry_n_0,
      CO(3) => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1649_1_fu_48_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1649_1_fu_48_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1649_1_fu_48_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_1_fu_48_p2_carry__0_i_1__0_n_0\,
      DI(2) => \icmp_ln1649_1_fu_48_p2_carry__0_i_2__0_n_0\,
      DI(1) => \icmp_ln1649_1_fu_48_p2_carry__0_i_3__0_n_0\,
      DI(0) => \icmp_ln1649_1_fu_48_p2_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1649_1_fu_48_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1649_1_fu_48_p2_carry__0_i_5__0_n_0\,
      S(2) => \icmp_ln1649_1_fu_48_p2_carry__0_i_6__0_n_0\,
      S(1) => \icmp_ln1649_1_fu_48_p2_carry__0_i_7__0_n_0\,
      S(0) => \icmp_ln1649_1_fu_48_p2_carry__0_i_8__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(13),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(11),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(9),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(14),
      I3 => \select_ln160_fu_40_p3__47\(14),
      I4 => \icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0\,
      I5 => \select_ln160_fu_40_p3__47\(15),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_1__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(12),
      I3 => \select_ln160_fu_40_p3__47\(12),
      I4 => \select_ln160_fu_40_p3__47\(13),
      I5 => \icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_2__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(10),
      I3 => \select_ln160_fu_40_p3__47\(10),
      I4 => \select_ln160_fu_40_p3__47\(11),
      I5 => \icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_3__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(8),
      I3 => \select_ln160_fu_40_p3__47\(8),
      I4 => \select_ln160_fu_40_p3__47\(9),
      I5 => \icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_4__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0\,
      I1 => \select_ln160_fu_40_p3__47\(15),
      I2 => \select_ln160_fu_40_p3__47\(14),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(14),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(14),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_5__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(13),
      I1 => \icmp_ln1649_1_fu_48_p2_carry__0_i_10__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(12),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(12),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(12),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_6__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(11),
      I1 => \icmp_ln1649_1_fu_48_p2_carry__0_i_11__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(10),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(10),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(10),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_7__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(9),
      I1 => \icmp_ln1649_1_fu_48_p2_carry__0_i_12__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(8),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(8),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(8),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_8__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(15),
      O => \icmp_ln1649_1_fu_48_p2_carry__0_i_9__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(5),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(3),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(1),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(6),
      I3 => \select_ln160_fu_40_p3__47\(6),
      I4 => \select_ln160_fu_40_p3__47\(7),
      I5 => \icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry_i_1__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(4),
      I3 => \select_ln160_fu_40_p3__47\(4),
      I4 => \select_ln160_fu_40_p3__47\(5),
      I5 => \icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry_i_2__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(2),
      I3 => \select_ln160_fu_40_p3__47\(2),
      I4 => \select_ln160_fu_40_p3__47\(3),
      I5 => \icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry_i_3__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_0\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => Q(0),
      I3 => \select_ln160_fu_40_p3__47\(0),
      I4 => \select_ln160_fu_40_p3__47\(1),
      I5 => \icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0\,
      O => \icmp_ln1649_1_fu_48_p2_carry_i_4__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(7),
      I1 => \icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(6),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(6),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(6),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_5__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(5),
      I1 => \icmp_ln1649_1_fu_48_p2_carry_i_10__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(4),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(4),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(4),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_6__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(3),
      I1 => \icmp_ln1649_1_fu_48_p2_carry_i_11__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(2),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(2),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(2),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_7__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9090900909099009"
    )
        port map (
      I0 => \select_ln160_fu_40_p3__47\(1),
      I1 => \icmp_ln1649_1_fu_48_p2_carry_i_12__0_n_0\,
      I2 => \select_ln160_fu_40_p3__47\(0),
      I3 => \select_ln160_1_reg_78_reg[15]_0\(0),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => Q(0),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_8__0_n_0\
    );
\icmp_ln1649_1_fu_48_p2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(7),
      O => \icmp_ln1649_1_fu_48_p2_carry_i_9__0_n_0\
    );
icmp_ln1649_2_fu_62_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1649_2_fu_62_p2_carry_n_0,
      CO(2) => icmp_ln1649_2_fu_62_p2_carry_n_1,
      CO(1) => icmp_ln1649_2_fu_62_p2_carry_n_2,
      CO(0) => icmp_ln1649_2_fu_62_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_2_fu_62_p2_carry_i_1__0_n_0\,
      DI(2) => \icmp_ln1649_2_fu_62_p2_carry_i_2__0_n_0\,
      DI(1) => \icmp_ln1649_2_fu_62_p2_carry_i_3__0_n_0\,
      DI(0) => \icmp_ln1649_2_fu_62_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_icmp_ln1649_2_fu_62_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \icmp_ln1649_2_fu_62_p2_carry_i_5__0_n_0\,
      S(2) => \icmp_ln1649_2_fu_62_p2_carry_i_6__0_n_0\,
      S(1) => \icmp_ln1649_2_fu_62_p2_carry_i_7__0_n_0\,
      S(0) => \icmp_ln1649_2_fu_62_p2_carry_i_8__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1649_2_fu_62_p2_carry_n_0,
      CO(3) => p_0_in,
      CO(2) => \icmp_ln1649_2_fu_62_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1649_2_fu_62_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1649_2_fu_62_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_2_fu_62_p2_carry__0_i_1__0_n_0\,
      DI(2) => \icmp_ln1649_2_fu_62_p2_carry__0_i_2__0_n_0\,
      DI(1) => \icmp_ln1649_2_fu_62_p2_carry__0_i_3__0_n_0\,
      DI(0) => \icmp_ln1649_2_fu_62_p2_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1649_2_fu_62_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1649_2_fu_62_p2_carry__0_i_5__0_n_0\,
      S(2) => \icmp_ln1649_2_fu_62_p2_carry__0_i_6__0_n_0\,
      S(1) => \icmp_ln1649_2_fu_62_p2_carry__0_i_7__0_n_0\,
      S(0) => \icmp_ln1649_2_fu_62_p2_carry__0_i_8__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => p_read_reg_72(15),
      I3 => select_ln160_1_reg_78(15),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_1__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => select_ln160_1_reg_78(13),
      I3 => p_read_reg_72(13),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_2__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => select_ln160_1_reg_78(11),
      I3 => p_read_reg_72(11),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_3__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => select_ln160_1_reg_78(9),
      I3 => p_read_reg_72(9),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_4__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => select_ln160_1_reg_78(15),
      I3 => p_read_reg_72(15),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_5__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => p_read_reg_72(13),
      I3 => select_ln160_1_reg_78(13),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_6__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => p_read_reg_72(11),
      I3 => select_ln160_1_reg_78(11),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_7__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => p_read_reg_72(9),
      I3 => select_ln160_1_reg_78(9),
      O => \icmp_ln1649_2_fu_62_p2_carry__0_i_8__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => select_ln160_1_reg_78(7),
      I3 => p_read_reg_72(7),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_1__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => select_ln160_1_reg_78(5),
      I3 => p_read_reg_72(5),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_2__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => select_ln160_1_reg_78(3),
      I3 => p_read_reg_72(3),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_3__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => select_ln160_1_reg_78(1),
      I3 => p_read_reg_72(1),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_4__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => p_read_reg_72(7),
      I3 => select_ln160_1_reg_78(7),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_5__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => p_read_reg_72(5),
      I3 => select_ln160_1_reg_78(5),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_6__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => p_read_reg_72(3),
      I3 => select_ln160_1_reg_78(3),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_7__0_n_0\
    );
\icmp_ln1649_2_fu_62_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => p_read_reg_72(1),
      I3 => select_ln160_1_reg_78(1),
      O => \icmp_ln1649_2_fu_62_p2_carry_i_8__0_n_0\
    );
icmp_ln1649_fu_34_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1649_fu_34_p2_carry_n_0,
      CO(2) => icmp_ln1649_fu_34_p2_carry_n_1,
      CO(1) => icmp_ln1649_fu_34_p2_carry_n_2,
      CO(0) => icmp_ln1649_fu_34_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_fu_34_p2_carry_i_1__0_n_0\,
      DI(2) => \icmp_ln1649_fu_34_p2_carry_i_2__0_n_0\,
      DI(1) => \icmp_ln1649_fu_34_p2_carry_i_3__0_n_0\,
      DI(0) => \icmp_ln1649_fu_34_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_icmp_ln1649_fu_34_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \icmp_ln1649_fu_34_p2_carry_i_5__0_n_0\,
      S(2) => \icmp_ln1649_fu_34_p2_carry_i_6__0_n_0\,
      S(1) => \icmp_ln1649_fu_34_p2_carry_i_7__0_n_0\,
      S(0) => \icmp_ln1649_fu_34_p2_carry_i_8__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1649_fu_34_p2_carry_n_0,
      CO(3) => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1649_fu_34_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1649_fu_34_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1649_fu_34_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln1649_fu_34_p2_carry__0_i_1__0_n_0\,
      DI(2) => \icmp_ln1649_fu_34_p2_carry__0_i_2__0_n_0\,
      DI(1) => \icmp_ln1649_fu_34_p2_carry__0_i_3__0_n_0\,
      DI(0) => \icmp_ln1649_fu_34_p2_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_icmp_ln1649_fu_34_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1649_fu_34_p2_carry__0_i_5__0_n_0\,
      S(2) => \icmp_ln1649_fu_34_p2_carry__0_i_6__0_n_0\,
      S(1) => \icmp_ln1649_fu_34_p2_carry__0_i_7__0_n_0\,
      S(0) => \icmp_ln1649_fu_34_p2_carry__0_i_8__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(15),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_10__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(15),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_11__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(12),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_12__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(13),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_13__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(13),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_14__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(10),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_15__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(11),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_16__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(11),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_17__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(8),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_18__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(9),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_19__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(14),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_9__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_10__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_11__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_1__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(9),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_20__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(15),
      I1 => \select_ln160_1_reg_78_reg[15]_1\(15),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(15),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_3\(15),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_21__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(13),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(13),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(13),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(13),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_22__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(11),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(11),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(11),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(11),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_23__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(9),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(9),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(9),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(9),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_24__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(12),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_12__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_13__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_14__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_2__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(10),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_15__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_16__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_17__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_3__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(8),
      I3 => \icmp_ln1649_fu_34_p2_carry__0_i_18__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry__0_i_19__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry__0_i_20__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry__0_i_4__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_21__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(14),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(14),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(14),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(14),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_5__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_22__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(12),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(12),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(12),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(12),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_6__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_23__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(10),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(10),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(10),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(10),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_7__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry__0_i_24__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(8),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(8),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(8),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(8),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_8__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry__0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(14),
      O => \icmp_ln1649_fu_34_p2_carry__0_i_9__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(7),
      O => \icmp_ln1649_fu_34_p2_carry_i_10__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(7),
      O => \icmp_ln1649_fu_34_p2_carry_i_11__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(4),
      O => \icmp_ln1649_fu_34_p2_carry_i_12__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(5),
      O => \icmp_ln1649_fu_34_p2_carry_i_13__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(5),
      O => \icmp_ln1649_fu_34_p2_carry_i_14__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(2),
      O => \icmp_ln1649_fu_34_p2_carry_i_15__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(3),
      O => \icmp_ln1649_fu_34_p2_carry_i_16__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(3),
      O => \icmp_ln1649_fu_34_p2_carry_i_17__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(0),
      O => \icmp_ln1649_fu_34_p2_carry_i_18__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(1),
      O => \icmp_ln1649_fu_34_p2_carry_i_19__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(6),
      I3 => \icmp_ln1649_fu_34_p2_carry_i_9__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry_i_10__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry_i_11__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry_i_1__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(1),
      O => \icmp_ln1649_fu_34_p2_carry_i_20__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(7),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(7),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(7),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(7),
      O => \icmp_ln1649_fu_34_p2_carry_i_21__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(5),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(5),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(5),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(5),
      O => \icmp_ln1649_fu_34_p2_carry_i_22__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(3),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(3),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(3),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(3),
      O => \icmp_ln1649_fu_34_p2_carry_i_23__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_4\(1),
      I1 => \select_ln160_1_reg_78_reg[15]_3\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_2\(1),
      I3 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I4 => \select_ln160_1_reg_78_reg[15]_1\(1),
      O => \icmp_ln1649_fu_34_p2_carry_i_24__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(4),
      I3 => \icmp_ln1649_fu_34_p2_carry_i_12__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry_i_13__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry_i_14__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry_i_2__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(2),
      I3 => \icmp_ln1649_fu_34_p2_carry_i_15__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry_i_16__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry_i_17__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry_i_3__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_2\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(0),
      I3 => \icmp_ln1649_fu_34_p2_carry_i_18__0_n_0\,
      I4 => \icmp_ln1649_fu_34_p2_carry_i_19__0_n_0\,
      I5 => \icmp_ln1649_fu_34_p2_carry_i_20__0_n_0\,
      O => \icmp_ln1649_fu_34_p2_carry_i_4__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry_i_21__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(6),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(6),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(6),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(6),
      O => \icmp_ln1649_fu_34_p2_carry_i_5__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry_i_22__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(4),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(4),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(4),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(4),
      O => \icmp_ln1649_fu_34_p2_carry_i_6__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry_i_23__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(2),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(2),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(2),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(2),
      O => \icmp_ln1649_fu_34_p2_carry_i_7__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A088220A0A8822"
    )
        port map (
      I0 => \icmp_ln1649_fu_34_p2_carry_i_24__0_n_0\,
      I1 => \select_ln160_1_reg_78_reg[15]_2\(0),
      I2 => \select_ln160_1_reg_78_reg[15]_1\(0),
      I3 => \select_ln160_1_reg_78_reg[15]_4\(0),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_3\(0),
      O => \icmp_ln1649_fu_34_p2_carry_i_8__0_n_0\
    );
\icmp_ln1649_fu_34_p2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_3\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_4\(6),
      O => \icmp_ln1649_fu_34_p2_carry_i_9__0_n_0\
    );
\p_read_reg_72[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(0),
      O => \p_read_reg_72[0]_i_1__0_n_0\
    );
\p_read_reg_72[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(10),
      O => \p_read_reg_72[10]_i_1__0_n_0\
    );
\p_read_reg_72[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(11),
      O => \p_read_reg_72[11]_i_1__0_n_0\
    );
\p_read_reg_72[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(12),
      O => \p_read_reg_72[12]_i_1__0_n_0\
    );
\p_read_reg_72[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(13),
      O => \p_read_reg_72[13]_i_1__0_n_0\
    );
\p_read_reg_72[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(14),
      O => \p_read_reg_72[14]_i_1__0_n_0\
    );
\p_read_reg_72[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(15),
      O => \p_read_reg_72[15]_i_1__0_n_0\
    );
\p_read_reg_72[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(1),
      O => \p_read_reg_72[1]_i_1__0_n_0\
    );
\p_read_reg_72[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(2),
      O => \p_read_reg_72[2]_i_1__0_n_0\
    );
\p_read_reg_72[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(3),
      O => \p_read_reg_72[3]_i_1__0_n_0\
    );
\p_read_reg_72[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(4),
      O => \p_read_reg_72[4]_i_1__0_n_0\
    );
\p_read_reg_72[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(5),
      O => \p_read_reg_72[5]_i_1__0_n_0\
    );
\p_read_reg_72[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(6),
      O => \p_read_reg_72[6]_i_1__0_n_0\
    );
\p_read_reg_72[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(7),
      O => \p_read_reg_72[7]_i_1__0_n_0\
    );
\p_read_reg_72[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(8),
      O => \p_read_reg_72[8]_i_1__0_n_0\
    );
\p_read_reg_72[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_read_reg_72_reg[15]_1\(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \p_read_reg_72_reg[15]_2\(9),
      O => \p_read_reg_72[9]_i_1__0_n_0\
    );
\p_read_reg_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[0]_i_1__0_n_0\,
      Q => p_read_reg_72(0),
      R => '0'
    );
\p_read_reg_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[10]_i_1__0_n_0\,
      Q => p_read_reg_72(10),
      R => '0'
    );
\p_read_reg_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[11]_i_1__0_n_0\,
      Q => p_read_reg_72(11),
      R => '0'
    );
\p_read_reg_72_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[12]_i_1__0_n_0\,
      Q => p_read_reg_72(12),
      R => '0'
    );
\p_read_reg_72_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[13]_i_1__0_n_0\,
      Q => p_read_reg_72(13),
      R => '0'
    );
\p_read_reg_72_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[14]_i_1__0_n_0\,
      Q => p_read_reg_72(14),
      R => '0'
    );
\p_read_reg_72_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[15]_i_1__0_n_0\,
      Q => p_read_reg_72(15),
      R => '0'
    );
\p_read_reg_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[1]_i_1__0_n_0\,
      Q => p_read_reg_72(1),
      R => '0'
    );
\p_read_reg_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[2]_i_1__0_n_0\,
      Q => p_read_reg_72(2),
      R => '0'
    );
\p_read_reg_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[3]_i_1__0_n_0\,
      Q => p_read_reg_72(3),
      R => '0'
    );
\p_read_reg_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[4]_i_1__0_n_0\,
      Q => p_read_reg_72(4),
      R => '0'
    );
\p_read_reg_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[5]_i_1__0_n_0\,
      Q => p_read_reg_72(5),
      R => '0'
    );
\p_read_reg_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[6]_i_1__0_n_0\,
      Q => p_read_reg_72(6),
      R => '0'
    );
\p_read_reg_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[7]_i_1__0_n_0\,
      Q => p_read_reg_72(7),
      R => '0'
    );
\p_read_reg_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[8]_i_1__0_n_0\,
      Q => p_read_reg_72(8),
      R => '0'
    );
\p_read_reg_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \p_read_reg_72[9]_i_1__0_n_0\,
      Q => p_read_reg_72(9),
      R => '0'
    );
\select_ln160_1_reg_78[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(0),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(0),
      O => select_ln160_1_fu_54_p3(0)
    );
\select_ln160_1_reg_78[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(0),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(0),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(0),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(0),
      O => \select_ln160_fu_40_p3__47\(0)
    );
\select_ln160_1_reg_78[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(10),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(10),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(10),
      O => select_ln160_1_fu_54_p3(10)
    );
\select_ln160_1_reg_78[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(10),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(10),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(10),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(10),
      O => \select_ln160_fu_40_p3__47\(10)
    );
\select_ln160_1_reg_78[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(11),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(11),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(11),
      O => select_ln160_1_fu_54_p3(11)
    );
\select_ln160_1_reg_78[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(11),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(11),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(11),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(11),
      O => \select_ln160_fu_40_p3__47\(11)
    );
\select_ln160_1_reg_78[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(12),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(12),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(12),
      O => select_ln160_1_fu_54_p3(12)
    );
\select_ln160_1_reg_78[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(12),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(12),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(12),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(12),
      O => \select_ln160_fu_40_p3__47\(12)
    );
\select_ln160_1_reg_78[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(13),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(13),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(13),
      O => select_ln160_1_fu_54_p3(13)
    );
\select_ln160_1_reg_78[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(13),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(13),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(13),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(13),
      O => \select_ln160_fu_40_p3__47\(13)
    );
\select_ln160_1_reg_78[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(14),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(14),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(14),
      O => select_ln160_1_fu_54_p3(14)
    );
\select_ln160_1_reg_78[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(14),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(14),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(14),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(14),
      O => \select_ln160_fu_40_p3__47\(14)
    );
\select_ln160_1_reg_78[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(15),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(15),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(15),
      O => select_ln160_1_fu_54_p3(15)
    );
\select_ln160_1_reg_78[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(15),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(15),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(15),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(15),
      O => \select_ln160_fu_40_p3__47\(15)
    );
\select_ln160_1_reg_78[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(1),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(1),
      O => select_ln160_1_fu_54_p3(1)
    );
\select_ln160_1_reg_78[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(1),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(1),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(1),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(1),
      O => \select_ln160_fu_40_p3__47\(1)
    );
\select_ln160_1_reg_78[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(2),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(2),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(2),
      O => select_ln160_1_fu_54_p3(2)
    );
\select_ln160_1_reg_78[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(2),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(2),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(2),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(2),
      O => \select_ln160_fu_40_p3__47\(2)
    );
\select_ln160_1_reg_78[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(3),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(3),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(3),
      O => select_ln160_1_fu_54_p3(3)
    );
\select_ln160_1_reg_78[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(3),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(3),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(3),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(3),
      O => \select_ln160_fu_40_p3__47\(3)
    );
\select_ln160_1_reg_78[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(4),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(4),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(4),
      O => select_ln160_1_fu_54_p3(4)
    );
\select_ln160_1_reg_78[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(4),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(4),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(4),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(4),
      O => \select_ln160_fu_40_p3__47\(4)
    );
\select_ln160_1_reg_78[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(5),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(5),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(5),
      O => select_ln160_1_fu_54_p3(5)
    );
\select_ln160_1_reg_78[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(5),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(5),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(5),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(5),
      O => \select_ln160_fu_40_p3__47\(5)
    );
\select_ln160_1_reg_78[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(6),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(6),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(6),
      O => select_ln160_1_fu_54_p3(6)
    );
\select_ln160_1_reg_78[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(6),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(6),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(6),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(6),
      O => \select_ln160_fu_40_p3__47\(6)
    );
\select_ln160_1_reg_78[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(7),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(7),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(7),
      O => select_ln160_1_fu_54_p3(7)
    );
\select_ln160_1_reg_78[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(7),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(7),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(7),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(7),
      O => \select_ln160_fu_40_p3__47\(7)
    );
\select_ln160_1_reg_78[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(8),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(8),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(8),
      O => select_ln160_1_fu_54_p3(8)
    );
\select_ln160_1_reg_78[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(8),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(8),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(8),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(8),
      O => \select_ln160_fu_40_p3__47\(8)
    );
\select_ln160_1_reg_78[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(9),
      I1 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I2 => \select_ln160_1_reg_78_reg[15]_0\(9),
      I3 => \icmp_ln1649_1_fu_48_p2_carry__0_n_0\,
      I4 => \select_ln160_fu_40_p3__47\(9),
      O => select_ln160_1_fu_54_p3(9)
    );
\select_ln160_1_reg_78[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \select_ln160_1_reg_78_reg[15]_1\(9),
      I1 => \select_ln160_1_reg_78_reg[15]_2\(9),
      I2 => \icmp_ln1649_fu_34_p2_carry__0_n_0\,
      I3 => \select_ln160_1_reg_78_reg[15]_3\(9),
      I4 => \select_ln160_1_reg_78_reg[7]_0\(1),
      I5 => \select_ln160_1_reg_78_reg[15]_4\(9),
      O => \select_ln160_fu_40_p3__47\(9)
    );
\select_ln160_1_reg_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(0),
      Q => select_ln160_1_reg_78(0),
      R => '0'
    );
\select_ln160_1_reg_78_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(10),
      Q => select_ln160_1_reg_78(10),
      R => '0'
    );
\select_ln160_1_reg_78_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(11),
      Q => select_ln160_1_reg_78(11),
      R => '0'
    );
\select_ln160_1_reg_78_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(12),
      Q => select_ln160_1_reg_78(12),
      R => '0'
    );
\select_ln160_1_reg_78_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(13),
      Q => select_ln160_1_reg_78(13),
      R => '0'
    );
\select_ln160_1_reg_78_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(14),
      Q => select_ln160_1_reg_78(14),
      R => '0'
    );
\select_ln160_1_reg_78_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(15),
      Q => select_ln160_1_reg_78(15),
      R => '0'
    );
\select_ln160_1_reg_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(1),
      Q => select_ln160_1_reg_78(1),
      R => '0'
    );
\select_ln160_1_reg_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(2),
      Q => select_ln160_1_reg_78(2),
      R => '0'
    );
\select_ln160_1_reg_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(3),
      Q => select_ln160_1_reg_78(3),
      R => '0'
    );
\select_ln160_1_reg_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(4),
      Q => select_ln160_1_reg_78(4),
      R => '0'
    );
\select_ln160_1_reg_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(5),
      Q => select_ln160_1_reg_78(5),
      R => '0'
    );
\select_ln160_1_reg_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(6),
      Q => select_ln160_1_reg_78(6),
      R => '0'
    );
\select_ln160_1_reg_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(7),
      Q => select_ln160_1_reg_78(7),
      R => '0'
    );
\select_ln160_1_reg_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(8),
      Q => select_ln160_1_reg_78(8),
      R => '0'
    );
\select_ln160_1_reg_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln160_1_fu_54_p3(9),
      Q => select_ln160_1_reg_78(9),
      R => '0'
    );
\val_output_1_V_reg_2686[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(0),
      I1 => select_ln160_1_reg_78(0),
      I2 => p_0_in,
      I3 => ap_return_int_reg(0),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(0)
    );
\val_output_1_V_reg_2686[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(10),
      I1 => select_ln160_1_reg_78(10),
      I2 => p_0_in,
      I3 => ap_return_int_reg(10),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(10)
    );
\val_output_1_V_reg_2686[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(11),
      I1 => select_ln160_1_reg_78(11),
      I2 => p_0_in,
      I3 => ap_return_int_reg(11),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(11)
    );
\val_output_1_V_reg_2686[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(12),
      I1 => select_ln160_1_reg_78(12),
      I2 => p_0_in,
      I3 => ap_return_int_reg(12),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(12)
    );
\val_output_1_V_reg_2686[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(13),
      I1 => select_ln160_1_reg_78(13),
      I2 => p_0_in,
      I3 => ap_return_int_reg(13),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(13)
    );
\val_output_1_V_reg_2686[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(14),
      I1 => select_ln160_1_reg_78(14),
      I2 => p_0_in,
      I3 => ap_return_int_reg(14),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(14)
    );
\val_output_1_V_reg_2686[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(15),
      I1 => select_ln160_1_reg_78(15),
      I2 => p_0_in,
      I3 => ap_return_int_reg(15),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(15)
    );
\val_output_1_V_reg_2686[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(1),
      I1 => select_ln160_1_reg_78(1),
      I2 => p_0_in,
      I3 => ap_return_int_reg(1),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(1)
    );
\val_output_1_V_reg_2686[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(2),
      I1 => select_ln160_1_reg_78(2),
      I2 => p_0_in,
      I3 => ap_return_int_reg(2),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(2)
    );
\val_output_1_V_reg_2686[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(3),
      I1 => select_ln160_1_reg_78(3),
      I2 => p_0_in,
      I3 => ap_return_int_reg(3),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(3)
    );
\val_output_1_V_reg_2686[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(4),
      I1 => select_ln160_1_reg_78(4),
      I2 => p_0_in,
      I3 => ap_return_int_reg(4),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(4)
    );
\val_output_1_V_reg_2686[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(5),
      I1 => select_ln160_1_reg_78(5),
      I2 => p_0_in,
      I3 => ap_return_int_reg(5),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(5)
    );
\val_output_1_V_reg_2686[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(6),
      I1 => select_ln160_1_reg_78(6),
      I2 => p_0_in,
      I3 => ap_return_int_reg(6),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(6)
    );
\val_output_1_V_reg_2686[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(7),
      I1 => select_ln160_1_reg_78(7),
      I2 => p_0_in,
      I3 => ap_return_int_reg(7),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(7)
    );
\val_output_1_V_reg_2686[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(8),
      I1 => select_ln160_1_reg_78(8),
      I2 => p_0_in,
      I3 => ap_return_int_reg(8),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(8)
    );
\val_output_1_V_reg_2686[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => p_read_reg_72(9),
      I1 => select_ln160_1_reg_78(9),
      I2 => p_0_in,
      I3 => ap_return_int_reg(9),
      I4 => \^ap_ce_reg\,
      O => \p_read_reg_72_reg[15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1 : entity is "yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1 is
begin
yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0
     port map (
      D(25 downto 0) => D(25 downto 0),
      DI(2 downto 0) => DI(2 downto 0),
      P(3 downto 0) => P(3 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      S(3 downto 0) => S(3 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0(8 downto 0) => p_reg_reg(8 downto 0),
      p_reg_reg_1(16 downto 0) => p_reg_reg_0(16 downto 0),
      p_reg_reg_2(1 downto 0) => p_reg_reg_1(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS is
  port (
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we1 : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state_5 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : out STD_LOGIC;
    inStream_TREADY_int_regslice : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    add_ln984_1_reg_2456_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_5 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_2 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_4 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_5 : out STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg_6 : out STD_LOGIC;
    \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_read_reg_72_reg[15]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    \curr_input_keep_V_load_reg_2656_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curr_input_strb_V_load_reg_2661_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \curr_input_user_V_load_reg_2666_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \curr_input_id_V_load_reg_2671_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \curr_input_dest_V_load_reg_2676_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    notlhs1_mid1182_reg_884 : in STD_LOGIC;
    \select_ln1027_33_reg_2349_reg[0]_0\ : in STD_LOGIC;
    grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC;
    inStream_TVALID_int_regslice : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_2\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_3\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_4\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_5\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_6\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_7\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_8\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_9\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_10\ : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_11\ : in STD_LOGIC;
    outStream_TREADY_int_regslice : in STD_LOGIC;
    \select_ln1027_37_reg_2376_reg[0]_0\ : in STD_LOGIC;
    \last_reg_2441_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    notrhs_mid1192_reg_889 : in STD_LOGIC;
    \select_ln1027_22_reg_2281_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \select_ln1027_23_reg_2286_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \select_ln1027_23_reg_2286_reg[0]_1\ : in STD_LOGIC;
    \select_ln1027_10_reg_2184_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln1027_3_reg_2152_reg[0]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \icmp_ln1027_4_reg_2162_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 14 downto 0 );
    notrhs_fu_991_p2_carry_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    notlhs_fu_885_p2_carry_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    B_V_data_1_sel_wr : in STD_LOGIC;
    B_V_data_1_sel_wr_6 : in STD_LOGIC;
    B_V_data_1_sel_wr_7 : in STD_LOGIC;
    B_V_data_1_sel_wr_8 : in STD_LOGIC;
    B_V_data_1_sel_wr_9 : in STD_LOGIC;
    B_V_data_1_sel_wr_10 : in STD_LOGIC;
    B_V_data_1_sel_wr_11 : in STD_LOGIC;
    \stride_cast2_cast_reg_2092_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \input_w_cast_cast_reg_2100_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \input_h_cast_cast_reg_2107_reg[8]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    inStream_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \tmp_keep_V_reg_2396_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_strb_V_reg_2401_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_user_V_reg_2406_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_id_V_reg_2411_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_dest_V_reg_2416_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_8_reg_2556_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_2_reg_2541_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_10_reg_2561_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_4_reg_2546_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_12_reg_2566_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_6_reg_2551_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \kernel_window_val_V_14_reg_2571_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS : entity is "yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS is
  signal \B_V_data_1_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_0\ : STD_LOGIC;
  signal add_ln1027_1_fu_1642_p2 : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal add_ln1027_2_fu_1654_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal add_ln1027_3_fu_1217_p2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal add_ln1027_fu_1630_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln39_fu_1850_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln871_reg_24460 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_10_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_11_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_12_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_13_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_14_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_15_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_16_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_17_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_18_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_19_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_20_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_21_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_22_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_23_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_24_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_25_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_2_n_2 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_2_n_3 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_2_n_5 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_2_n_6 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_2_n_7 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_1 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_2 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_3 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_4 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_5 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_6 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_3_n_7 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_1 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_2 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_3 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_4 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_5 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_6 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_4_n_7 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_5_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_6_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_7_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_8_n_0 : STD_LOGIC;
  signal add_ln871_reg_2446_reg_i_9_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_10_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_11_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_12_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_13_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_14_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_15_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_16_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_17_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_18_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_19_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_20_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_21_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_22_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_23_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_24_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_25_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_26_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_27_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_28_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_29_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_2_n_2 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_2_n_3 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_30_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_31_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_32_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_33_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_34_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_35_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_36_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_37_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_38_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_39_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_3_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_3_n_1 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_3_n_2 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_3_n_3 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_40_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_41_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_42_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_43_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_44_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_45_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_46_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_47_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_4_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_4_n_1 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_4_n_2 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_4_n_3 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_5_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_6_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_7_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_8_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_i_9_n_0 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_100 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_101 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_102 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_103 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_104 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_105 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_94 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_95 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_96 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_97 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_98 : STD_LOGIC;
  signal add_ln984_1_reg_2456_reg_n_99 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_i_13_n_0 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_i_14_n_0 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_i_15_n_0 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_100 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_101 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_102 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_103 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_104 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_105 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_94 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_95 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_96 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_97 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_98 : STD_LOGIC;
  signal add_ln984_fu_1808_p2_n_99 : STD_LOGIC;
  signal \^address1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_ce_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950 : STD_LOGIC;
  signal brmerge_mid131_reg_2344 : STD_LOGIC;
  signal brmerge_mid131_reg_23440 : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_2_n_0\ : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_3_n_0\ : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_4_n_0\ : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_5_n_0\ : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_6_n_0\ : STD_LOGIC;
  signal \brmerge_mid131_reg_2344[0]_i_7_n_0\ : STD_LOGIC;
  signal brmerge_mid1_reg_2371 : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_10_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_11_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_1_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_3_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_5_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_6_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371[0]_i_7_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \brmerge_mid1_reg_2371_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal brmerge_reg_2334 : STD_LOGIC;
  signal \brmerge_reg_2334[0]_i_2_n_0\ : STD_LOGIC;
  signal \brmerge_reg_2334[0]_i_3_n_0\ : STD_LOGIC;
  signal cmp_not_fu_972_p2 : STD_LOGIC;
  signal \cmp_not_mid1178_reg_2254_reg_n_0_[0]\ : STD_LOGIC;
  signal cmp_not_reg_2214 : STD_LOGIC;
  signal \cmp_not_reg_2214[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmp_not_reg_2214[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmp_not_reg_2214[0]_i_5_n_0\ : STD_LOGIC;
  signal \cmp_not_reg_2214[0]_i_6_n_0\ : STD_LOGIC;
  signal \cmp_not_reg_2214_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \cmp_not_reg_2214_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \cmp_not_reg_2214_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \cmp_not_reg_2214_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal col_idx_fu_1000_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_idx_reg_2231 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \col_idx_reg_2231[3]_i_2_n_0\ : STD_LOGIC;
  signal \col_idx_reg_2231[3]_i_3_n_0\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \col_idx_reg_2231_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal col_stride_3_reg_2356 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_stride_fu_224 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_stride_fu_22407_out : STD_LOGIC;
  signal conv3_i_i_i2821607_reg_2140 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal conv3_i_i_i3291609_mid1_reg_2315 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal conv3_i_i_i3291609_mid1_reg_23150 : STD_LOGIC;
  signal conv3_i_i_i3291609_reg_2146 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal conv_count_fu_1175_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal conv_count_mid125_fu_1353_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal conv_count_mid125_reg_2339 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \conv_count_mid125_reg_2339[11]_i_2_n_0\ : STD_LOGIC;
  signal \conv_count_mid125_reg_2339[6]_i_2_n_0\ : STD_LOGIC;
  signal conv_count_mid1_fu_1463_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal conv_count_mid1_reg_2366 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \conv_count_mid1_reg_2366[11]_i_3_n_0\ : STD_LOGIC;
  signal \conv_count_mid1_reg_2366_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \conv_count_mid1_reg_2366_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal conv_count_reg_2329 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \conv_count_reg_2329[11]_i_2_n_0\ : STD_LOGIC;
  signal curr_input_dest_V_fu_272 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal curr_input_dest_V_load_reg_26760 : STD_LOGIC;
  signal curr_input_id_V_fu_268 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal curr_input_keep_V_fu_256 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal curr_input_strb_V_fu_260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal curr_input_user_V_fu_264 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dout : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \dout_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \dout_carry__1_i_4_n_0\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2 : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln1027_3_fu_899_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1027_3_fu_899_p2_carry_n_3 : STD_LOGIC;
  signal \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1027_3_reg_2152_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1027_4_fu_910_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_4_fu_910_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_4_fu_910_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln1027_4_fu_910_p2_carry__0_n_3\ : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1027_4_fu_910_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln1027_4_reg_2162 : STD_LOGIC;
  signal icmp_ln1027_4_reg_21620 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2 : STD_LOGIC;
  signal \icmp_ln1027_7_fu_932_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln1027_7_fu_932_p2_carry_n_3 : STD_LOGIC;
  signal indvar_flatten136_fu_244 : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[13]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[14]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[15]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[16]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten136_fu_244_reg_n_0_[9]\ : STD_LOGIC;
  signal indvar_flatten136_load_reg_2125 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal indvar_flatten242_fu_252 : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[13]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[14]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[15]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[16]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[17]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[18]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[19]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[20]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[21]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[22]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[23]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[24]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[25]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten242_fu_252_reg_n_0_[9]\ : STD_LOGIC;
  signal indvar_flatten242_load_reg_2135 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal indvar_flatten57_fu_236 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \indvar_flatten57_fu_236_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[13]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[14]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten57_fu_236_reg_n_0_[9]\ : STD_LOGIC;
  signal indvar_flatten57_load_reg_2120 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal indvar_flatten_fu_228 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \indvar_flatten_fu_228_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_228_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_228_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_228_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_228_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_228_reg_n_0_[5]\ : STD_LOGIC;
  signal indvar_flatten_load_reg_2209 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal input_ch_idx_fu_220 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_ch_idx_load_reg_2244 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_h_cast_cast_reg_2107_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w_cast_cast_reg_2100 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal kernel_window_val_V_10_reg_2561 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_10_reg_25610 : STD_LOGIC;
  signal kernel_window_val_V_11_reg_2641 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_11_reg_26410 : STD_LOGIC;
  signal kernel_window_val_V_12_reg_2566 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_13_reg_2646 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_14_reg_2571 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_15_reg_2651 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_1_reg_2616 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_2_reg_2541 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_3_reg_2621 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_4_reg_2546 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_5_reg_2626 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_6_reg_2551 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_7_reg_2631 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_8_reg_2556 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_9_reg_2636 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal kernel_window_val_V_reg_2536 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal last_reg_2441 : STD_LOGIC;
  signal \last_reg_2441[0]_i_1_n_0\ : STD_LOGIC;
  signal \last_reg_2441[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_reg_2441[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_reg_2441[0]_i_5_n_0\ : STD_LOGIC;
  signal line_buff_group_0_val_V_addr_reg_25760 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_0 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_1 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_10 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_2 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_3 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_4 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_5 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_6 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_7 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_8 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U5_n_9 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_11 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_12 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_13 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_14 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_15 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_16 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_17 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_18 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_19 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_20 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_21 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U7_n_22 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_0 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_1 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_10 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_11 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_12 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_13 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_14 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_15 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_16 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_2 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_3 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_4 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_5 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_6 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_7 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_8 : STD_LOGIC;
  signal mul_9ns_2ns_11_1_1_U8_n_9 : STD_LOGIC;
  signal notlhs1_fu_983_p2 : STD_LOGIC;
  signal notlhs1_reg_2225 : STD_LOGIC;
  signal notlhs_fu_885_p2 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_i_1_n_0 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_i_2_n_0 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_i_3_n_0 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_i_4_n_0 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_n_1 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_n_2 : STD_LOGIC;
  signal notlhs_fu_885_p2_carry_n_3 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_1_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_2_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_3_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_4_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_5_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_6_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_i_7_n_0 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_n_1 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_n_2 : STD_LOGIC;
  signal notlhs_mid1_fu_919_p2_carry_n_3 : STD_LOGIC;
  signal notrhs2_fu_1009_p2 : STD_LOGIC;
  signal notrhs2_reg_2239 : STD_LOGIC;
  signal notrhs_fu_991_p2 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_i_1_n_0 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_i_2_n_0 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_i_3_n_0 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_i_4_n_0 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_n_1 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_n_2 : STD_LOGIC;
  signal notrhs_fu_991_p2_carry_n_3 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_i_1_n_0 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_i_2_n_0 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_i_3_n_0 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_i_4_n_0 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_i_5_n_0 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_n_1 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_n_2 : STD_LOGIC;
  signal notrhs_mid1_fu_1154_p2_carry_n_3 : STD_LOGIC;
  signal or_ln1027_1_fu_944_p2 : STD_LOGIC;
  signal or_ln1027_1_reg_2198 : STD_LOGIC;
  signal or_ln1027_4_reg_2304 : STD_LOGIC;
  signal out_col_1_reg_2114 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal out_col_3_reg_2299 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \out_col_3_reg_2299[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_col_3_reg_2299[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_col_3_reg_2299[5]_i_1_n_0\ : STD_LOGIC;
  signal \out_col_3_reg_2299[8]_i_1_n_0\ : STD_LOGIC;
  signal out_col_fu_232 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal out_row_1_reg_2130 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal out_row_3_reg_2156 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \out_row_3_reg_2156[8]_i_2_n_0\ : STD_LOGIC;
  signal out_row_cast3_mid1_fu_915_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal out_row_fu_248 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in0_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal \^p_read_reg_72_reg[15]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal row_idx_fu_963_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal row_idx_mid1_fu_1093_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \row_idx_mid1_reg_2275[3]_i_2_n_0\ : STD_LOGIC;
  signal \row_idx_mid1_reg_2275[3]_i_3_n_0\ : STD_LOGIC;
  signal row_stride_3_reg_2264 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_stride_fu_240 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln1027_10_fu_937_p3 : STD_LOGIC;
  signal select_ln1027_10_reg_2184 : STD_LOGIC;
  signal select_ln1027_11_fu_1261_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal select_ln1027_12_fu_1083_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln1027_12_reg_2270 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \select_ln1027_12_reg_2270[8]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln1027_15_fu_1303_p3__1\ : STD_LOGIC;
  signal select_ln1027_22_fu_1105_p3 : STD_LOGIC;
  signal select_ln1027_22_reg_2281 : STD_LOGIC;
  signal \select_ln1027_22_reg_2281[0]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1027_22_reg_2281[0]_i_3_n_0\ : STD_LOGIC;
  signal select_ln1027_23_reg_2286 : STD_LOGIC;
  signal \select_ln1027_23_reg_2286[0]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1027_23_reg_2286[0]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1027_23_reg_2286[0]_i_4_n_0\ : STD_LOGIC;
  signal select_ln1027_24_fu_1339_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \select_ln1027_25_reg_2309[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln1027_25_reg_2309[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln1027_25_reg_2309_reg_n_0_[0]\ : STD_LOGIC;
  signal \select_ln1027_25_reg_2309_reg_n_0_[1]\ : STD_LOGIC;
  signal select_ln1027_26_fu_1344_p3 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal select_ln1027_27_fu_1159_p3 : STD_LOGIC;
  signal select_ln1027_27_reg_2324 : STD_LOGIC;
  signal select_ln1027_2_fu_924_p3 : STD_LOGIC;
  signal select_ln1027_2_reg_2179 : STD_LOGIC;
  signal select_ln1027_33_reg_2349 : STD_LOGIC;
  signal select_ln1027_34_fu_1422_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal select_ln1027_35_fu_1442_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln1027_35_reg_2361 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal select_ln1027_36_fu_1767_p3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal select_ln1027_37_reg_2376 : STD_LOGIC;
  signal select_ln1027_37_reg_23760 : STD_LOGIC;
  signal select_ln1027_38_reg_2380 : STD_LOGIC;
  signal select_ln1027_39_fu_1535_p3 : STD_LOGIC;
  signal select_ln1027_39_reg_2385 : STD_LOGIC;
  signal \select_ln1027_39_reg_2385[0]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln1027_39_reg_2385[0]_i_3_n_0\ : STD_LOGIC;
  signal \select_ln1027_39_reg_2385[0]_i_4_n_0\ : STD_LOGIC;
  signal \select_ln1027_39_reg_2385[0]_i_5_n_0\ : STD_LOGIC;
  signal \select_ln1027_39_reg_2385[0]_i_7_n_0\ : STD_LOGIC;
  signal \select_ln1027_39_reg_2385[0]_i_8_n_0\ : STD_LOGIC;
  signal \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal select_ln1027_40_fu_1787_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal select_ln1027_41_fu_1798_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal select_ln1027_fu_1017_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal select_ln1027_reg_2249 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal stride_cast2_cast_reg_2092_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_data_sub_data_0_V_1_reg_2421 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_data_sub_data_0_V_1_reg_24210 : STD_LOGIC;
  signal tmp_data_sub_data_1_V_1_reg_2426 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_data_sub_data_2_V_1_reg_2431 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_data_sub_data_3_V_1_reg_2436 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_dest_V_reg_2416 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_id_V_reg_2411 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tmp_keep_V_reg_2396 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_strb_V_reg_2401 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_user_V_reg_2406 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ult63_fu_1191_p2 : STD_LOGIC;
  signal \ult63_fu_1191_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ult63_fu_1191_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ult63_fu_1191_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ult63_fu_1191_p2_carry__0_n_3\ : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_5_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_6_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_7_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_i_8_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_n_0 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_n_1 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_n_2 : STD_LOGIC;
  signal ult63_fu_1191_p2_carry_n_3 : STD_LOGIC;
  signal ult65_fu_1044_p2 : STD_LOGIC;
  signal \ult65_fu_1044_p2_carry__0_n_3\ : STD_LOGIC;
  signal ult65_fu_1044_p2_carry_n_0 : STD_LOGIC;
  signal ult65_fu_1044_p2_carry_n_1 : STD_LOGIC;
  signal ult65_fu_1044_p2_carry_n_2 : STD_LOGIC;
  signal ult65_fu_1044_p2_carry_n_3 : STD_LOGIC;
  signal ult65_reg_2259 : STD_LOGIC;
  signal ult67_fu_1281_p2 : STD_LOGIC;
  signal \ult67_fu_1281_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ult67_fu_1281_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ult67_fu_1281_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ult67_fu_1281_p2_carry__0_n_3\ : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_5_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_6_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_7_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_i_8_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_n_0 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_n_1 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_n_2 : STD_LOGIC;
  signal ult67_fu_1281_p2_carry_n_3 : STD_LOGIC;
  signal ult69_fu_1370_p2 : STD_LOGIC;
  signal \ult69_fu_1370_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ult69_fu_1370_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ult69_fu_1370_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ult69_fu_1370_p2_carry__0_n_3\ : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_5_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_6_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_7_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_i_8_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_n_0 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_n_1 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_n_2 : STD_LOGIC;
  signal ult69_fu_1370_p2_carry_n_3 : STD_LOGIC;
  signal ult71_fu_1485_p2 : STD_LOGIC;
  signal \ult71_fu_1485_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ult71_fu_1485_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ult71_fu_1485_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ult71_fu_1485_p2_carry__0_n_3\ : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_5_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_6_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_7_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_i_8_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_n_0 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_n_1 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_n_2 : STD_LOGIC;
  signal ult71_fu_1485_p2_carry_n_3 : STD_LOGIC;
  signal ult_fu_978_p2 : STD_LOGIC;
  signal \ult_fu_978_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ult_fu_978_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ult_fu_978_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ult_fu_978_p2_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \ult_fu_978_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \ult_fu_978_p2_carry__0_n_3\ : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_1_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_2_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_3_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_4_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_5_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_6_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_7_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_8_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_9_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_9_n_1 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_9_n_2 : STD_LOGIC;
  signal ult_fu_978_p2_carry_i_9_n_3 : STD_LOGIC;
  signal ult_fu_978_p2_carry_n_0 : STD_LOGIC;
  signal ult_fu_978_p2_carry_n_1 : STD_LOGIC;
  signal ult_fu_978_p2_carry_n_2 : STD_LOGIC;
  signal ult_fu_978_p2_carry_n_3 : STD_LOGIC;
  signal ult_reg_2220 : STD_LOGIC;
  signal val_output_0_V_reg_26810 : STD_LOGIC;
  signal zext_ln1027_5_fu_1089_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln1027_7_fu_1449_p1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_add_ln871_reg_2446_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln871_reg_2446_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln871_reg_2446_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln871_reg_2446_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln871_reg_2446_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln871_reg_2446_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln871_reg_2446_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln871_reg_2446_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln871_reg_2446_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln871_reg_2446_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln871_reg_2446_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln871_reg_2446_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln871_reg_2446_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln984_1_reg_2456_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_1_reg_2456_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_1_reg_2456_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_1_reg_2456_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_1_reg_2456_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_1_reg_2456_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_1_reg_2456_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln984_1_reg_2456_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln984_1_reg_2456_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln984_1_reg_2456_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln984_1_reg_2456_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_add_ln984_1_reg_2456_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln984_1_reg_2456_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln984_fu_1808_p2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_fu_1808_p2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_fu_1808_p2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_fu_1808_p2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_fu_1808_p2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_fu_1808_p2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_add_ln984_fu_1808_p2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_add_ln984_fu_1808_p2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_add_ln984_fu_1808_p2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln984_fu_1808_p2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_add_ln984_fu_1808_p2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_col_idx_reg_2231_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_col_idx_reg_2231_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_conv_count_mid1_reg_2366_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_conv_count_mid1_reg_2366_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1027_3_fu_899_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1027_3_fu_899_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1027_3_fu_899_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1027_3_fu_899_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1027_4_fu_910_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1027_4_fu_910_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln1027_4_fu_910_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1027_7_fu_932_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1027_7_fu_932_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_icmp_ln1027_7_fu_932_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten136_fu_244_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten242_fu_252_reg[25]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten242_fu_252_reg[25]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten57_fu_236_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_indvar_flatten57_fu_236_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_notlhs_fu_885_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notlhs_mid1_fu_919_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notrhs_fu_991_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_notrhs_mid1_fu_1154_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ult63_fu_1191_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult63_fu_1191_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult63_fu_1191_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ult65_fu_1044_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult65_fu_1044_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult65_fu_1044_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ult67_fu_1281_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult67_fu_1281_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult67_fu_1281_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ult69_fu_1370_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult69_fu_1370_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult69_fu_1370_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ult71_fu_1485_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult71_fu_1485_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult71_fu_1485_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ult_fu_978_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_fu_978_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult_fu_978_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_fu_978_p2_carry__0_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ult_fu_978_p2_carry__0_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_3\ : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of add_ln984_1_reg_2456_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_19 : label is "soft_lutpair125";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln984_1_reg_2456_reg_i_2 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of add_ln984_1_reg_2456_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of add_ln984_1_reg_2456_reg_i_3 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of add_ln984_1_reg_2456_reg_i_3 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_34 : label is "soft_lutpair126";
  attribute ADDER_THRESHOLD of add_ln984_1_reg_2456_reg_i_4 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of add_ln984_1_reg_2456_reg_i_4 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_40 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_41 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_42 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_43 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_44 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_45 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_46 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of add_ln984_1_reg_2456_reg_i_47 : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS of add_ln984_fu_1808_p2 : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of add_ln984_fu_1808_p2_i_13 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of add_ln984_fu_1808_p2_i_14 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of add_ln984_fu_1808_p2_i_15 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_4\ : label is "soft_lutpair137";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \brmerge_mid131_reg_2344[0]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \brmerge_mid131_reg_2344[0]_i_5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \brmerge_mid1_reg_2371[0]_i_3\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \brmerge_mid1_reg_2371[0]_i_6\ : label is "soft_lutpair132";
  attribute ADDER_THRESHOLD of \brmerge_mid1_reg_2371_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \brmerge_mid1_reg_2371_reg[0]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \brmerge_reg_2334[0]_i_2\ : label is "soft_lutpair150";
  attribute ADDER_THRESHOLD of \cmp_not_reg_2214_reg[0]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \col_idx_reg_2231_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_idx_reg_2231_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \col_idx_reg_2231_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \col_stride_fu_224[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \col_stride_fu_224[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[6]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[8]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \conv_count_mid125_reg_2339[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[4]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \conv_count_mid1_reg_2366[9]_i_1\ : label is "soft_lutpair128";
  attribute ADDER_THRESHOLD of \conv_count_mid1_reg_2366_reg[11]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \conv_count_reg_2329[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \conv_count_reg_2329[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \conv_count_reg_2329[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \conv_count_reg_2329[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \conv_count_reg_2329[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \conv_count_reg_2329[8]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \conv_count_reg_2329[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dout_carry__1_i_4\ : label is "soft_lutpair141";
  attribute ADDER_THRESHOLD of \indvar_flatten136_fu_244_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten136_fu_244_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten136_fu_244_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten136_fu_244_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[25]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten242_fu_252_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten57_fu_236_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten57_fu_236_reg[14]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten57_fu_236_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten57_fu_236_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \indvar_flatten_fu_228[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_228[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_228[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_228[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \input_ch_idx_fu_220[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \input_ch_idx_fu_220[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \input_ch_idx_fu_220[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \input_ch_idx_fu_220[3]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \last_reg_2441[0]_i_4\ : label is "soft_lutpair148";
  attribute METHODOLOGY_DRC_VIOS of notlhs_fu_885_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of notlhs_mid1_fu_919_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of notlhs_mid1_fu_919_p2_carry_i_5 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of notlhs_mid1_fu_919_p2_carry_i_6 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of notlhs_mid1_fu_919_p2_carry_i_7 : label is "soft_lutpair131";
  attribute METHODOLOGY_DRC_VIOS of notrhs_fu_991_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of notrhs_mid1_fu_1154_p2_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \or_ln1027_1_reg_2198[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \or_ln1027_4_reg_2304[0]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \out_col_3_reg_2299[0]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \out_col_3_reg_2299[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \out_col_3_reg_2299[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \out_col_fu_232[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \out_col_fu_232[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \out_col_fu_232[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \out_col_fu_232[4]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \out_col_fu_232[5]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \out_col_fu_232[6]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \out_col_fu_232[7]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \out_col_fu_232[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[6]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[7]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \out_row_3_reg_2156[8]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \out_row_fu_248[1]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \out_row_fu_248[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \out_row_fu_248[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \out_row_fu_248[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \out_row_fu_248[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \out_row_fu_248[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \out_row_fu_248[7]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \out_row_fu_248[8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \row_stride_3_reg_2264[0]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \row_stride_3_reg_2264[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \row_stride_fu_240[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \row_stride_fu_240[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \select_ln1027_10_reg_2184[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \select_ln1027_12_reg_2270[0]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \select_ln1027_12_reg_2270[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \select_ln1027_12_reg_2270[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \select_ln1027_12_reg_2270[7]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \select_ln1027_23_reg_2286[0]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \select_ln1027_reg_2249[1]_i_1\ : label is "soft_lutpair147";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of ult63_fu_1191_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult63_fu_1191_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ult65_fu_1044_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult65_fu_1044_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ult67_fu_1281_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult67_fu_1281_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ult69_fu_1370_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult69_fu_1370_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ult71_fu_1485_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult71_fu_1485_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of ult_fu_978_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \ult_fu_978_p2_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \ult_fu_978_p2_carry__0_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of ult_fu_978_p2_carry_i_9 : label is 35;
begin
  address1(11 downto 0) <= \^address1\(11 downto 0);
  \p_read_reg_72_reg[15]\(63 downto 0) <= \^p_read_reg_72_reg[15]\(63 downto 0);
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => B_V_data_1_sel_wr,
      O => ap_enable_reg_pp0_iter3_reg_0
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg[1]_2\,
      I4 => B_V_data_1_sel_wr_6,
      O => ap_enable_reg_pp0_iter3_reg_1
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg[1]_4\,
      I4 => B_V_data_1_sel_wr_7,
      O => ap_enable_reg_pp0_iter3_reg_2
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg[1]_6\,
      I4 => B_V_data_1_sel_wr_8,
      O => ap_enable_reg_pp0_iter3_reg_3
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg[1]_8\,
      I4 => B_V_data_1_sel_wr_9,
      O => ap_enable_reg_pp0_iter3_reg_4
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => \B_V_data_1_state_reg[1]_10\,
      I4 => B_V_data_1_sel_wr_10,
      O => ap_enable_reg_pp0_iter3_reg_5
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I3 => outStream_TREADY_int_regslice,
      I4 => B_V_data_1_sel_wr_11,
      O => ap_enable_reg_pp0_iter3_reg_6
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A20000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => \B_V_data_1_state[0]_i_3_n_0\,
      I2 => select_ln1027_37_reg_23760,
      I3 => flow_control_loop_pipe_sequential_init_U_n_12,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      O => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID
    );
\B_V_data_1_state[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => inStream_TVALID_int_regslice,
      O => \B_V_data_1_state[0]_i_3_n_0\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \B_V_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_1\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \B_V_data_1_state_reg[1]_2\,
      O => B_V_data_1_state_0(0)
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_3\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \B_V_data_1_state_reg[1]_4\,
      O => B_V_data_1_state_1(0)
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_5\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \B_V_data_1_state_reg[1]_6\,
      O => B_V_data_1_state_2(0)
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_7\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \B_V_data_1_state_reg[1]_8\,
      O => B_V_data_1_state_3(0)
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_9\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => \B_V_data_1_state_reg[1]_10\,
      O => B_V_data_1_state_4(0)
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFDDDDDDDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_11\,
      I1 => outStream_TREADY,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I5 => outStream_TREADY_int_regslice,
      O => B_V_data_1_state_5(0)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => inStream_TVALID_int_regslice,
      I2 => \B_V_data_1_state[1]_i_4_n_0\,
      I3 => flow_control_loop_pipe_sequential_init_U_n_12,
      I4 => \ap_CS_fsm_reg[9]\(1),
      I5 => select_ln1027_37_reg_23760,
      O => inStream_TREADY_int_regslice
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      O => \B_V_data_1_state[1]_i_4_n_0\
    );
add_ln871_reg_2446_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => select_ln1027_35_fu_1442_p3(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln871_reg_2446_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110100010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln871_reg_2446_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 11) => B"0000000000000000000000000000000000000",
      C(10) => add_ln871_reg_2446_reg_i_2_n_5,
      C(9) => add_ln871_reg_2446_reg_i_2_n_6,
      C(8) => add_ln871_reg_2446_reg_i_2_n_7,
      C(7) => add_ln871_reg_2446_reg_i_3_n_4,
      C(6) => add_ln871_reg_2446_reg_i_3_n_5,
      C(5) => add_ln871_reg_2446_reg_i_3_n_6,
      C(4) => add_ln871_reg_2446_reg_i_3_n_7,
      C(3) => add_ln871_reg_2446_reg_i_4_n_4,
      C(2) => add_ln871_reg_2446_reg_i_4_n_5,
      C(1) => add_ln871_reg_2446_reg_i_4_n_6,
      C(0) => add_ln871_reg_2446_reg_i_4_n_7,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln871_reg_2446_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln871_reg_2446_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => brmerge_mid131_reg_23440,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => brmerge_mid131_reg_23440,
      CEP => add_ln871_reg_24460,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln871_reg_2446_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln871_reg_2446_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln871_reg_2446_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => \^address1\(11 downto 0),
      PATTERNBDETECT => NLW_add_ln871_reg_2446_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln871_reg_2446_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln871_reg_2446_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => select_ln1027_38_reg_2380,
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln871_reg_2446_reg_UNDERFLOW_UNCONNECTED
    );
add_ln871_reg_2446_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => select_ln1027_22_reg_2281,
      I1 => select_ln1027_23_reg_2286,
      I2 => or_ln1027_1_reg_2198,
      I3 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I4 => p_23_in,
      O => select_ln1027_38_reg_2380
    );
add_ln871_reg_2446_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I1 => conv3_i_i_i3291609_reg_2146(7),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_10_n_0
    );
add_ln871_reg_2446_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I1 => conv3_i_i_i3291609_reg_2146(6),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_11_n_0
    );
add_ln871_reg_2446_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(5),
      I1 => conv3_i_i_i3291609_reg_2146(5),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_12_n_0
    );
add_ln871_reg_2446_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I1 => conv3_i_i_i3291609_reg_2146(4),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_13_n_0
    );
add_ln871_reg_2446_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(7),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(7),
      O => add_ln871_reg_2446_reg_i_14_n_0
    );
add_ln871_reg_2446_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(6),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(6),
      O => add_ln871_reg_2446_reg_i_15_n_0
    );
add_ln871_reg_2446_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(5),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(5),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(5),
      O => add_ln871_reg_2446_reg_i_16_n_0
    );
add_ln871_reg_2446_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(4),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(4),
      O => add_ln871_reg_2446_reg_i_17_n_0
    );
add_ln871_reg_2446_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I1 => conv3_i_i_i3291609_reg_2146(3),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_18_n_0
    );
add_ln871_reg_2446_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I1 => conv3_i_i_i3291609_reg_2146(2),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_19_n_0
    );
add_ln871_reg_2446_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln871_reg_2446_reg_i_3_n_0,
      CO(3 downto 2) => NLW_add_ln871_reg_2446_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln871_reg_2446_reg_i_2_n_2,
      CO(0) => add_ln871_reg_2446_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln871_reg_2446_reg_i_5_n_0,
      DI(0) => add_ln871_reg_2446_reg_i_6_n_0,
      O(3) => NLW_add_ln871_reg_2446_reg_i_2_O_UNCONNECTED(3),
      O(2) => add_ln871_reg_2446_reg_i_2_n_5,
      O(1) => add_ln871_reg_2446_reg_i_2_n_6,
      O(0) => add_ln871_reg_2446_reg_i_2_n_7,
      S(3) => '0',
      S(2) => add_ln871_reg_2446_reg_i_7_n_0,
      S(1) => add_ln871_reg_2446_reg_i_8_n_0,
      S(0) => add_ln871_reg_2446_reg_i_9_n_0
    );
add_ln871_reg_2446_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I1 => conv3_i_i_i3291609_reg_2146(1),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_20_n_0
    );
add_ln871_reg_2446_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I1 => conv3_i_i_i3291609_reg_2146(0),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_21_n_0
    );
add_ln871_reg_2446_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(3),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(3),
      O => add_ln871_reg_2446_reg_i_22_n_0
    );
add_ln871_reg_2446_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(2),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(2),
      O => add_ln871_reg_2446_reg_i_23_n_0
    );
add_ln871_reg_2446_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => add_ln871_reg_2446_reg_i_20_n_0,
      I1 => col_idx_reg_2231(1),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I4 => p_3_in,
      I5 => zext_ln1027_7_fu_1449_p1(1),
      O => add_ln871_reg_2446_reg_i_24_n_0
    );
add_ln871_reg_2446_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA56A6555556A6"
    )
        port map (
      I0 => add_ln871_reg_2446_reg_i_21_n_0,
      I1 => col_idx_reg_2231(0),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I4 => p_3_in,
      I5 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      O => add_ln871_reg_2446_reg_i_25_n_0
    );
add_ln871_reg_2446_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln871_reg_2446_reg_i_4_n_0,
      CO(3) => add_ln871_reg_2446_reg_i_3_n_0,
      CO(2) => add_ln871_reg_2446_reg_i_3_n_1,
      CO(1) => add_ln871_reg_2446_reg_i_3_n_2,
      CO(0) => add_ln871_reg_2446_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => add_ln871_reg_2446_reg_i_10_n_0,
      DI(2) => add_ln871_reg_2446_reg_i_11_n_0,
      DI(1) => add_ln871_reg_2446_reg_i_12_n_0,
      DI(0) => add_ln871_reg_2446_reg_i_13_n_0,
      O(3) => add_ln871_reg_2446_reg_i_3_n_4,
      O(2) => add_ln871_reg_2446_reg_i_3_n_5,
      O(1) => add_ln871_reg_2446_reg_i_3_n_6,
      O(0) => add_ln871_reg_2446_reg_i_3_n_7,
      S(3) => add_ln871_reg_2446_reg_i_14_n_0,
      S(2) => add_ln871_reg_2446_reg_i_15_n_0,
      S(1) => add_ln871_reg_2446_reg_i_16_n_0,
      S(0) => add_ln871_reg_2446_reg_i_17_n_0
    );
add_ln871_reg_2446_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln871_reg_2446_reg_i_4_n_0,
      CO(2) => add_ln871_reg_2446_reg_i_4_n_1,
      CO(1) => add_ln871_reg_2446_reg_i_4_n_2,
      CO(0) => add_ln871_reg_2446_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => add_ln871_reg_2446_reg_i_18_n_0,
      DI(2) => add_ln871_reg_2446_reg_i_19_n_0,
      DI(1) => add_ln871_reg_2446_reg_i_20_n_0,
      DI(0) => add_ln871_reg_2446_reg_i_21_n_0,
      O(3) => add_ln871_reg_2446_reg_i_4_n_4,
      O(2) => add_ln871_reg_2446_reg_i_4_n_5,
      O(1) => add_ln871_reg_2446_reg_i_4_n_6,
      O(0) => add_ln871_reg_2446_reg_i_4_n_7,
      S(3) => add_ln871_reg_2446_reg_i_22_n_0,
      S(2) => add_ln871_reg_2446_reg_i_23_n_0,
      S(1) => add_ln871_reg_2446_reg_i_24_n_0,
      S(0) => add_ln871_reg_2446_reg_i_25_n_0
    );
add_ln871_reg_2446_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I1 => conv3_i_i_i3291609_reg_2146(9),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_5_n_0
    );
add_ln871_reg_2446_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0C0000000C00"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I1 => conv3_i_i_i3291609_reg_2146(8),
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => add_ln871_reg_2446_reg_i_6_n_0
    );
add_ln871_reg_2446_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(10),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(10),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(10),
      O => add_ln871_reg_2446_reg_i_7_n_0
    );
add_ln871_reg_2446_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(9),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(9),
      O => add_ln871_reg_2446_reg_i_8_n_0
    );
add_ln871_reg_2446_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004F4FFF004040"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(8),
      I2 => p_3_in,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I4 => select_ln1027_23_reg_2286,
      I5 => col_idx_reg_2231(8),
      O => add_ln871_reg_2446_reg_i_9_n_0
    );
add_ln984_1_reg_2456_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => select_ln1027_35_fu_1442_p3(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln984_1_reg_2456_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110100010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln984_1_reg_2456_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 11) => B"0000000000000000000000000000000000000",
      C(10 downto 0) => select_ln1027_40_fu_1787_p3(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln984_1_reg_2456_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln984_1_reg_2456_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => brmerge_mid131_reg_23440,
      CEP => add_ln871_reg_24460,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln984_1_reg_2456_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln984_1_reg_2456_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln984_1_reg_2456_reg_P_UNCONNECTED(47 downto 12),
      P(11) => add_ln984_1_reg_2456_reg_n_94,
      P(10) => add_ln984_1_reg_2456_reg_n_95,
      P(9) => add_ln984_1_reg_2456_reg_n_96,
      P(8) => add_ln984_1_reg_2456_reg_n_97,
      P(7) => add_ln984_1_reg_2456_reg_n_98,
      P(6) => add_ln984_1_reg_2456_reg_n_99,
      P(5) => add_ln984_1_reg_2456_reg_n_100,
      P(4) => add_ln984_1_reg_2456_reg_n_101,
      P(3) => add_ln984_1_reg_2456_reg_n_102,
      P(2) => add_ln984_1_reg_2456_reg_n_103,
      P(1) => add_ln984_1_reg_2456_reg_n_104,
      P(0) => add_ln984_1_reg_2456_reg_n_105,
      PATTERNBDETECT => NLW_add_ln984_1_reg_2456_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln984_1_reg_2456_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln984_1_reg_2456_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln984_1_reg_2456_reg_UNDERFLOW_UNCONNECTED
    );
add_ln984_1_reg_2456_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      O => add_ln871_reg_24460
    );
add_ln984_1_reg_2456_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_29_n_0,
      I1 => add_ln984_1_reg_2456_reg_i_19_n_0,
      I2 => conv_count_mid1_reg_2366(5),
      I3 => add_ln984_fu_1808_p2_i_14_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_30_n_0,
      I5 => add_ln984_1_reg_2456_reg_i_31_n_0,
      O => add_ln984_1_reg_2456_reg_i_10_n_0
    );
add_ln984_1_reg_2456_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAEAEAEA"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_32_n_0,
      I1 => conv_count_reg_2329(4),
      I2 => add_ln984_fu_1808_p2_i_15_n_0,
      I3 => conv_count_reg_2329(3),
      I4 => add_ln984_1_reg_2456_reg_i_33_n_0,
      O => add_ln984_1_reg_2456_reg_i_11_n_0
    );
add_ln984_1_reg_2456_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A20"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_34_n_0,
      I1 => brmerge_reg_2334,
      I2 => conv_count_reg_2329(3),
      I3 => add_ln984_1_reg_2456_reg_i_33_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_35_n_0,
      I5 => add_ln984_1_reg_2456_reg_i_36_n_0,
      O => add_ln984_1_reg_2456_reg_i_12_n_0
    );
add_ln984_1_reg_2456_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEEAAAA"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_37_n_0,
      I1 => conv_count_reg_2329(2),
      I2 => conv_count_reg_2329(0),
      I3 => conv_count_reg_2329(1),
      I4 => add_ln984_fu_1808_p2_i_15_n_0,
      O => add_ln984_1_reg_2456_reg_i_13_n_0
    );
add_ln984_1_reg_2456_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEAA"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_38_n_0,
      I1 => conv_count_reg_2329(1),
      I2 => conv_count_reg_2329(0),
      I3 => add_ln984_fu_1808_p2_i_15_n_0,
      O => add_ln984_1_reg_2456_reg_i_14_n_0
    );
add_ln984_1_reg_2456_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFDDDDF000"
    )
        port map (
      I0 => conv_count_mid1_reg_2366(0),
      I1 => brmerge_mid1_reg_2371,
      I2 => brmerge_mid131_reg_2344,
      I3 => select_ln1027_23_reg_2286,
      I4 => select_ln1027_33_reg_2349,
      I5 => add_ln984_1_reg_2456_reg_i_39_n_0,
      O => add_ln984_1_reg_2456_reg_i_15_n_0
    );
add_ln984_1_reg_2456_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8888F8888888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_14_n_0,
      I1 => conv_count_mid1_reg_2366(10),
      I2 => add_ln984_1_reg_2456_reg_i_18_n_0,
      I3 => conv_count_reg_2329(9),
      I4 => add_ln984_fu_1808_p2_i_15_n_0,
      I5 => conv_count_reg_2329(10),
      O => add_ln984_1_reg_2456_reg_i_16_n_0
    );
add_ln984_1_reg_2456_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => conv_count_mid125_reg_2339(8),
      I1 => conv_count_mid125_reg_2339(7),
      I2 => brmerge_mid131_reg_2344,
      I3 => conv_count_mid125_reg_2339(6),
      I4 => conv_count_mid125_reg_2339(5),
      I5 => add_ln984_1_reg_2456_reg_i_28_n_0,
      O => add_ln984_1_reg_2456_reg_i_17_n_0
    );
add_ln984_1_reg_2456_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => conv_count_reg_2329(8),
      I1 => conv_count_reg_2329(7),
      I2 => brmerge_reg_2334,
      I3 => conv_count_reg_2329(6),
      I4 => conv_count_reg_2329(5),
      I5 => add_ln984_1_reg_2456_reg_i_29_n_0,
      O => add_ln984_1_reg_2456_reg_i_18_n_0
    );
add_ln984_1_reg_2456_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => select_ln1027_33_reg_2349,
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_23_reg_2286,
      I3 => brmerge_reg_2334,
      O => add_ln984_1_reg_2456_reg_i_19_n_0
    );
add_ln984_1_reg_2456_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln984_1_reg_2456_reg_i_3_n_0,
      CO(3 downto 2) => NLW_add_ln984_1_reg_2456_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln984_1_reg_2456_reg_i_2_n_2,
      CO(0) => add_ln984_1_reg_2456_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_add_ln984_1_reg_2456_reg_i_2_O_UNCONNECTED(3),
      O(2 downto 0) => select_ln1027_40_fu_1787_p3(10 downto 8),
      S(3) => '0',
      S(2) => add_ln984_1_reg_2456_reg_i_5_n_0,
      S(1) => add_ln984_1_reg_2456_reg_i_6_n_0,
      S(0) => add_ln984_1_reg_2456_reg_i_7_n_0
    );
add_ln984_1_reg_2456_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_17_n_0,
      I1 => add_ln984_1_reg_2456_reg_i_40_n_0,
      I2 => add_ln984_1_reg_2456_reg_i_18_n_0,
      I3 => select_ln1027_33_reg_2349,
      I4 => add_ln984_1_reg_2456_reg_i_41_n_0,
      I5 => conv_count_reg_2329(9),
      O => add_ln984_1_reg_2456_reg_i_20_n_0
    );
add_ln984_1_reg_2456_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5D0C0CFF0C0C0C"
    )
        port map (
      I0 => brmerge_mid131_reg_2344,
      I1 => add_ln984_1_reg_2456_reg_i_42_n_0,
      I2 => add_ln984_1_reg_2456_reg_i_18_n_0,
      I3 => add_ln984_1_reg_2456_reg_i_17_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_43_n_0,
      I5 => conv_count_mid125_reg_2339(9),
      O => add_ln984_1_reg_2456_reg_i_21_n_0
    );
add_ln984_1_reg_2456_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8888F8888888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_14_n_0,
      I1 => conv_count_mid1_reg_2366(8),
      I2 => add_ln984_1_reg_2456_reg_i_24_n_0,
      I3 => conv_count_reg_2329(7),
      I4 => add_ln984_fu_1808_p2_i_15_n_0,
      I5 => conv_count_reg_2329(8),
      O => add_ln984_1_reg_2456_reg_i_22_n_0
    );
add_ln984_1_reg_2456_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => brmerge_mid131_reg_2344,
      I1 => conv_count_mid125_reg_2339(6),
      I2 => conv_count_mid125_reg_2339(5),
      I3 => add_ln984_1_reg_2456_reg_i_28_n_0,
      O => add_ln984_1_reg_2456_reg_i_23_n_0
    );
add_ln984_1_reg_2456_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => brmerge_reg_2334,
      I1 => conv_count_reg_2329(6),
      I2 => conv_count_reg_2329(5),
      I3 => add_ln984_1_reg_2456_reg_i_29_n_0,
      O => add_ln984_1_reg_2456_reg_i_24_n_0
    );
add_ln984_1_reg_2456_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_23_n_0,
      I1 => add_ln984_1_reg_2456_reg_i_40_n_0,
      I2 => add_ln984_1_reg_2456_reg_i_24_n_0,
      I3 => select_ln1027_33_reg_2349,
      I4 => add_ln984_1_reg_2456_reg_i_41_n_0,
      I5 => conv_count_reg_2329(7),
      O => add_ln984_1_reg_2456_reg_i_25_n_0
    );
add_ln984_1_reg_2456_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5D0C0CFF0C0C0C"
    )
        port map (
      I0 => brmerge_mid131_reg_2344,
      I1 => add_ln984_1_reg_2456_reg_i_44_n_0,
      I2 => add_ln984_1_reg_2456_reg_i_24_n_0,
      I3 => add_ln984_1_reg_2456_reg_i_23_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_43_n_0,
      I5 => conv_count_mid125_reg_2339(7),
      O => add_ln984_1_reg_2456_reg_i_26_n_0
    );
add_ln984_1_reg_2456_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8888F8888888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_14_n_0,
      I1 => conv_count_mid1_reg_2366(6),
      I2 => add_ln984_1_reg_2456_reg_i_29_n_0,
      I3 => conv_count_reg_2329(5),
      I4 => add_ln984_fu_1808_p2_i_15_n_0,
      I5 => conv_count_reg_2329(6),
      O => add_ln984_1_reg_2456_reg_i_27_n_0
    );
add_ln984_1_reg_2456_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => conv_count_mid125_reg_2339(4),
      I1 => conv_count_mid125_reg_2339(3),
      I2 => brmerge_mid131_reg_2344,
      I3 => conv_count_mid125_reg_2339(2),
      I4 => conv_count_mid125_reg_2339(1),
      I5 => conv_count_mid125_reg_2339(0),
      O => add_ln984_1_reg_2456_reg_i_28_n_0
    );
add_ln984_1_reg_2456_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => conv_count_reg_2329(4),
      I1 => conv_count_reg_2329(3),
      I2 => brmerge_reg_2334,
      I3 => conv_count_reg_2329(2),
      I4 => conv_count_reg_2329(1),
      I5 => conv_count_reg_2329(0),
      O => add_ln984_1_reg_2456_reg_i_29_n_0
    );
add_ln984_1_reg_2456_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln984_1_reg_2456_reg_i_4_n_0,
      CO(3) => add_ln984_1_reg_2456_reg_i_3_n_0,
      CO(2) => add_ln984_1_reg_2456_reg_i_3_n_1,
      CO(1) => add_ln984_1_reg_2456_reg_i_3_n_2,
      CO(0) => add_ln984_1_reg_2456_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => select_ln1027_40_fu_1787_p3(7 downto 4),
      S(3) => add_ln984_1_reg_2456_reg_i_8_n_0,
      S(2) => add_ln984_1_reg_2456_reg_i_9_n_0,
      S(1) => add_ln984_1_reg_2456_reg_i_10_n_0,
      S(0) => add_ln984_1_reg_2456_reg_i_11_n_0
    );
add_ln984_1_reg_2456_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_28_n_0,
      I1 => add_ln984_1_reg_2456_reg_i_40_n_0,
      I2 => add_ln984_1_reg_2456_reg_i_29_n_0,
      I3 => select_ln1027_33_reg_2349,
      I4 => add_ln984_1_reg_2456_reg_i_41_n_0,
      I5 => conv_count_reg_2329(5),
      O => add_ln984_1_reg_2456_reg_i_30_n_0
    );
add_ln984_1_reg_2456_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C5D0C0CFF0C0C0C"
    )
        port map (
      I0 => brmerge_mid131_reg_2344,
      I1 => add_ln984_1_reg_2456_reg_i_45_n_0,
      I2 => add_ln984_1_reg_2456_reg_i_29_n_0,
      I3 => add_ln984_1_reg_2456_reg_i_28_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_43_n_0,
      I5 => conv_count_mid125_reg_2339(5),
      O => add_ln984_1_reg_2456_reg_i_31_n_0
    );
add_ln984_1_reg_2456_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404040FF4040"
    )
        port map (
      I0 => brmerge_mid1_reg_2371,
      I1 => select_ln1027_33_reg_2349,
      I2 => conv_count_mid1_reg_2366(4),
      I3 => add_ln984_1_reg_2456_reg_i_46_n_0,
      I4 => add_ln984_fu_1808_p2_i_13_n_0,
      I5 => conv_count_mid125_reg_2339(4),
      O => add_ln984_1_reg_2456_reg_i_32_n_0
    );
add_ln984_1_reg_2456_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => brmerge_reg_2334,
      I1 => conv_count_reg_2329(2),
      I2 => conv_count_reg_2329(1),
      I3 => conv_count_reg_2329(0),
      O => add_ln984_1_reg_2456_reg_i_33_n_0
    );
add_ln984_1_reg_2456_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => select_ln1027_23_reg_2286,
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_33_reg_2349,
      O => add_ln984_1_reg_2456_reg_i_34_n_0
    );
add_ln984_1_reg_2456_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808888888"
    )
        port map (
      I0 => conv_count_mid125_reg_2339(3),
      I1 => add_ln984_fu_1808_p2_i_13_n_0,
      I2 => conv_count_mid125_reg_2339(0),
      I3 => conv_count_mid125_reg_2339(1),
      I4 => conv_count_mid125_reg_2339(2),
      I5 => brmerge_mid131_reg_2344,
      O => add_ln984_1_reg_2456_reg_i_35_n_0
    );
add_ln984_1_reg_2456_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8888888FF888888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_14_n_0,
      I1 => conv_count_mid1_reg_2366(3),
      I2 => brmerge_mid131_reg_2344,
      I3 => add_ln984_1_reg_2456_reg_i_47_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_43_n_0,
      I5 => conv_count_mid125_reg_2339(3),
      O => add_ln984_1_reg_2456_reg_i_36_n_0
    );
add_ln984_1_reg_2456_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F8F8888888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_14_n_0,
      I1 => conv_count_mid1_reg_2366(2),
      I2 => add_ln984_fu_1808_p2_i_13_n_0,
      I3 => conv_count_mid125_reg_2339(1),
      I4 => conv_count_mid125_reg_2339(0),
      I5 => conv_count_mid125_reg_2339(2),
      O => add_ln984_1_reg_2456_reg_i_37_n_0
    );
add_ln984_1_reg_2456_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040FF40FF404040"
    )
        port map (
      I0 => brmerge_mid1_reg_2371,
      I1 => select_ln1027_33_reg_2349,
      I2 => conv_count_mid1_reg_2366(1),
      I3 => add_ln984_fu_1808_p2_i_13_n_0,
      I4 => conv_count_mid125_reg_2339(1),
      I5 => conv_count_mid125_reg_2339(0),
      O => add_ln984_1_reg_2456_reg_i_38_n_0
    );
add_ln984_1_reg_2456_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FFEFEF"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => brmerge_reg_2334,
      I2 => conv_count_reg_2329(0),
      I3 => conv_count_mid125_reg_2339(0),
      I4 => select_ln1027_23_reg_2286,
      I5 => select_ln1027_33_reg_2349,
      O => add_ln984_1_reg_2456_reg_i_39_n_0
    );
add_ln984_1_reg_2456_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln984_1_reg_2456_reg_i_4_n_0,
      CO(2) => add_ln984_1_reg_2456_reg_i_4_n_1,
      CO(1) => add_ln984_1_reg_2456_reg_i_4_n_2,
      CO(0) => add_ln984_1_reg_2456_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => select_ln1027_33_reg_2349,
      O(3 downto 0) => select_ln1027_40_fu_1787_p3(3 downto 0),
      S(3) => add_ln984_1_reg_2456_reg_i_12_n_0,
      S(2) => add_ln984_1_reg_2456_reg_i_13_n_0,
      S(1) => add_ln984_1_reg_2456_reg_i_14_n_0,
      S(0) => add_ln984_1_reg_2456_reg_i_15_n_0
    );
add_ln984_1_reg_2456_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => select_ln1027_33_reg_2349,
      I1 => select_ln1027_23_reg_2286,
      I2 => brmerge_mid131_reg_2344,
      O => add_ln984_1_reg_2456_reg_i_40_n_0
    );
add_ln984_1_reg_2456_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => select_ln1027_23_reg_2286,
      O => add_ln984_1_reg_2456_reg_i_41_n_0
    );
add_ln984_1_reg_2456_reg_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => brmerge_reg_2334,
      I1 => select_ln1027_23_reg_2286,
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_33_reg_2349,
      I4 => conv_count_reg_2329(9),
      O => add_ln984_1_reg_2456_reg_i_42_n_0
    );
add_ln984_1_reg_2456_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln1027_23_reg_2286,
      I1 => select_ln1027_33_reg_2349,
      O => add_ln984_1_reg_2456_reg_i_43_n_0
    );
add_ln984_1_reg_2456_reg_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => brmerge_reg_2334,
      I1 => select_ln1027_23_reg_2286,
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_33_reg_2349,
      I4 => conv_count_reg_2329(7),
      O => add_ln984_1_reg_2456_reg_i_44_n_0
    );
add_ln984_1_reg_2456_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => brmerge_reg_2334,
      I1 => select_ln1027_23_reg_2286,
      I2 => or_ln1027_1_reg_2198,
      I3 => select_ln1027_33_reg_2349,
      I4 => conv_count_reg_2329(5),
      O => add_ln984_1_reg_2456_reg_i_45_n_0
    );
add_ln984_1_reg_2456_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => conv_count_mid125_reg_2339(0),
      I1 => conv_count_mid125_reg_2339(1),
      I2 => conv_count_mid125_reg_2339(2),
      I3 => brmerge_mid131_reg_2344,
      I4 => conv_count_mid125_reg_2339(3),
      O => add_ln984_1_reg_2456_reg_i_46_n_0
    );
add_ln984_1_reg_2456_reg_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => brmerge_mid131_reg_2344,
      I1 => conv_count_mid125_reg_2339(2),
      I2 => conv_count_mid125_reg_2339(1),
      I3 => conv_count_mid125_reg_2339(0),
      O => add_ln984_1_reg_2456_reg_i_47_n_0
    );
add_ln984_1_reg_2456_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAEAEAEA"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_16_n_0,
      I1 => conv_count_mid125_reg_2339(10),
      I2 => add_ln984_fu_1808_p2_i_13_n_0,
      I3 => conv_count_mid125_reg_2339(9),
      I4 => add_ln984_1_reg_2456_reg_i_17_n_0,
      O => add_ln984_1_reg_2456_reg_i_5_n_0
    );
add_ln984_1_reg_2456_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_18_n_0,
      I1 => add_ln984_1_reg_2456_reg_i_19_n_0,
      I2 => conv_count_mid1_reg_2366(9),
      I3 => add_ln984_fu_1808_p2_i_14_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_20_n_0,
      I5 => add_ln984_1_reg_2456_reg_i_21_n_0,
      O => add_ln984_1_reg_2456_reg_i_6_n_0
    );
add_ln984_1_reg_2456_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAEAEAEA"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_22_n_0,
      I1 => conv_count_mid125_reg_2339(8),
      I2 => add_ln984_fu_1808_p2_i_13_n_0,
      I3 => conv_count_mid125_reg_2339(7),
      I4 => add_ln984_1_reg_2456_reg_i_23_n_0,
      O => add_ln984_1_reg_2456_reg_i_7_n_0
    );
add_ln984_1_reg_2456_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF888"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_24_n_0,
      I1 => add_ln984_1_reg_2456_reg_i_19_n_0,
      I2 => conv_count_mid1_reg_2366(7),
      I3 => add_ln984_fu_1808_p2_i_14_n_0,
      I4 => add_ln984_1_reg_2456_reg_i_25_n_0,
      I5 => add_ln984_1_reg_2456_reg_i_26_n_0,
      O => add_ln984_1_reg_2456_reg_i_8_n_0
    );
add_ln984_1_reg_2456_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAEAEAEA"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_i_27_n_0,
      I1 => conv_count_mid125_reg_2339(6),
      I2 => add_ln984_fu_1808_p2_i_13_n_0,
      I3 => conv_count_mid125_reg_2339(5),
      I4 => add_ln984_1_reg_2456_reg_i_28_n_0,
      O => add_ln984_1_reg_2456_reg_i_9_n_0
    );
add_ln984_fu_1808_p2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => select_ln1027_35_fu_1442_p3(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_add_ln984_fu_1808_p2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000110100010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_add_ln984_fu_1808_p2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 12) => B"000000000000000000000000000000000000",
      C(11 downto 0) => select_ln1027_36_fu_1767_p3(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_add_ln984_fu_1808_p2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_add_ln984_fu_1808_p2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => brmerge_mid131_reg_23440,
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_add_ln984_fu_1808_p2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_add_ln984_fu_1808_p2_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_add_ln984_fu_1808_p2_P_UNCONNECTED(47 downto 12),
      P(11) => add_ln984_fu_1808_p2_n_94,
      P(10) => add_ln984_fu_1808_p2_n_95,
      P(9) => add_ln984_fu_1808_p2_n_96,
      P(8) => add_ln984_fu_1808_p2_n_97,
      P(7) => add_ln984_fu_1808_p2_n_98,
      P(6) => add_ln984_fu_1808_p2_n_99,
      P(5) => add_ln984_fu_1808_p2_n_100,
      P(4) => add_ln984_fu_1808_p2_n_101,
      P(3) => add_ln984_fu_1808_p2_n_102,
      P(2) => add_ln984_fu_1808_p2_n_103,
      P(1) => add_ln984_fu_1808_p2_n_104,
      P(0) => add_ln984_fu_1808_p2_n_105,
      PATTERNBDETECT => NLW_add_ln984_fu_1808_p2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_add_ln984_fu_1808_p2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_add_ln984_fu_1808_p2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_add_ln984_fu_1808_p2_UNDERFLOW_UNCONNECTED
    );
add_ln984_fu_1808_p2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(11),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(11),
      I4 => conv_count_reg_2329(11),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(11)
    );
add_ln984_fu_1808_p2_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(2),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(2),
      I4 => conv_count_reg_2329(2),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(2)
    );
add_ln984_fu_1808_p2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(1),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(1),
      I4 => conv_count_reg_2329(1),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(1)
    );
add_ln984_fu_1808_p2_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(0),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(0),
      I4 => conv_count_reg_2329(0),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(0)
    );
add_ln984_fu_1808_p2_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => select_ln1027_33_reg_2349,
      I1 => select_ln1027_23_reg_2286,
      I2 => brmerge_mid131_reg_2344,
      O => add_ln984_fu_1808_p2_i_13_n_0
    );
add_ln984_fu_1808_p2_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => select_ln1027_33_reg_2349,
      I1 => brmerge_mid1_reg_2371,
      O => add_ln984_fu_1808_p2_i_14_n_0
    );
add_ln984_fu_1808_p2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => select_ln1027_33_reg_2349,
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_23_reg_2286,
      I3 => brmerge_reg_2334,
      O => add_ln984_fu_1808_p2_i_15_n_0
    );
add_ln984_fu_1808_p2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(10),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(10),
      I4 => conv_count_reg_2329(10),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(10)
    );
add_ln984_fu_1808_p2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(9),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(9),
      I4 => conv_count_reg_2329(9),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(9)
    );
add_ln984_fu_1808_p2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(8),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(8),
      I4 => conv_count_reg_2329(8),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(8)
    );
add_ln984_fu_1808_p2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(7),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(7),
      I4 => conv_count_reg_2329(7),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(7)
    );
add_ln984_fu_1808_p2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(6),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(6),
      I4 => conv_count_reg_2329(6),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(6)
    );
add_ln984_fu_1808_p2_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(5),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(5),
      I4 => conv_count_reg_2329(5),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(5)
    );
add_ln984_fu_1808_p2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(4),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(4),
      I4 => conv_count_reg_2329(4),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(4)
    );
add_ln984_fu_1808_p2_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => add_ln984_fu_1808_p2_i_13_n_0,
      I1 => conv_count_mid125_reg_2339(3),
      I2 => add_ln984_fu_1808_p2_i_14_n_0,
      I3 => conv_count_mid1_reg_2366(3),
      I4 => conv_count_reg_2329(3),
      I5 => add_ln984_fu_1808_p2_i_15_n_0,
      O => select_ln1027_36_fu_1767_p3(3)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_0\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm[1]_i_4_n_0\,
      I5 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000007F"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ap_CS_fsm[1]_i_2_n_0\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm[1]_i_4_n_0\,
      I5 => ap_CS_fsm_pp0_stage1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_12,
      I1 => select_ln1027_37_reg_23760,
      I2 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => inStream_TVALID_int_regslice,
      O => \ap_block_pp0_stage0_11001__0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage2,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008A8A8A80808080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => p_23_in,
      I4 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2AAAAA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_2_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2E2E2E2E2E2E2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => p_23_in,
      I5 => \ap_CS_fsm[1]_i_2_n_0\,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => select_ln1027_37_reg_2376,
      I2 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      O => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => select_ln1027_37_reg_2376,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      O => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(0),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(0),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(10),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(10),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(11),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(11),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(12),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(12),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(13),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(13),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(14),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(14),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(15),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(15),
      S => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(1),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(1),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(2),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(2),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(3),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(3),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(4),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(4),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(5),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(5),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(6),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(6),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(7),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(7),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(8),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(8),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_0_V_1_reg_2421(9),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(9),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(0),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(0),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(10),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(10),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(11),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(11),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(12),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(12),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(13),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(13),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(14),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(14),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(15),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(15),
      S => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(1),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(1),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(2),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(2),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(3),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(3),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(4),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(4),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(5),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(5),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(6),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(6),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(7),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(7),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(8),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(8),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_1_V_1_reg_2426(9),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(9),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(0),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(0),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(10),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(10),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(11),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(11),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(12),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(12),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(13),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(13),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(14),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(14),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(15),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(15),
      S => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(1),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(1),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(2),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(2),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(3),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(3),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(4),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(4),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(5),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(5),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(6),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(6),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(7),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(7),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(8),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(8),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_2_V_1_reg_2431(9),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(9),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(0),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(0),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(10),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(10),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(11),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(11),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(12),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(12),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(13),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(13),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(14),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(14),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(15),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(15),
      S => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(1),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(1),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(2),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(2),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(3),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(3),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(4),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(4),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(5),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(5),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(6),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(6),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(7),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(7),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(8),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(8),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_data_sub_data_3_V_1_reg_2436(9),
      Q => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(9),
      R => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      O => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(0),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(10),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(11),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(12),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(13),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(14),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(15),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(1),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(2),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(3),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(4),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(5),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(6),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(7),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(8),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_695(9),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(0),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(10),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(11),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(12),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(13),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(14),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(15),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(1),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(2),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(3),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(4),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(5),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(6),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(7),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(8),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_1_V_2_reg_707(9),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(0),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(10),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(11),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(12),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(13),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(14),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(15),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(1),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(2),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(3),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(4),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(5),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(6),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(7),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(8),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_2_V_2_reg_719(9),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(0),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(10),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(11),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(12),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(13),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(14),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(15),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(1),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(2),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(3),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(4),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(5),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(6),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(7),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(8),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      D => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_3_V_2_reg_731(9),
      Q => \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(9),
      R => '0'
    );
\brmerge_mid131_reg_2344[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEEFEFE"
    )
        port map (
      I0 => \brmerge_mid131_reg_2344[0]_i_2_n_0\,
      I1 => \brmerge_mid131_reg_2344[0]_i_3_n_0\,
      I2 => cmp_not_reg_2214,
      I3 => \cmp_not_mid1178_reg_2254_reg_n_0_[0]\,
      I4 => icmp_ln1027_4_reg_2162,
      I5 => select_ln1027_10_reg_2184,
      O => \brmerge_mid131_reg_2344[0]_i_1_n_0\
    );
\brmerge_mid131_reg_2344[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \brmerge_mid131_reg_2344[0]_i_4_n_0\,
      I1 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(5),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(10),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I5 => \brmerge_mid131_reg_2344[0]_i_5_n_0\,
      O => \brmerge_mid131_reg_2344[0]_i_2_n_0\
    );
\brmerge_mid131_reg_2344[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \brmerge_mid131_reg_2344[0]_i_6_n_0\,
      I1 => sel0(10),
      I2 => select_ln1027_10_reg_2184,
      I3 => sel0(9),
      I4 => sel0(8),
      I5 => \brmerge_mid131_reg_2344[0]_i_7_n_0\,
      O => \brmerge_mid131_reg_2344[0]_i_3_n_0\
    );
\brmerge_mid131_reg_2344[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(7),
      O => \brmerge_mid131_reg_2344[0]_i_4_n_0\
    );
\brmerge_mid131_reg_2344[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(4),
      O => \brmerge_mid131_reg_2344[0]_i_5_n_0\
    );
\brmerge_mid131_reg_2344[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(6),
      I2 => sel0(5),
      I3 => sel0(4),
      O => \brmerge_mid131_reg_2344[0]_i_6_n_0\
    );
\brmerge_mid131_reg_2344[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      O => \brmerge_mid131_reg_2344[0]_i_7_n_0\
    );
\brmerge_mid131_reg_2344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => \brmerge_mid131_reg_2344[0]_i_1_n_0\,
      Q => brmerge_mid131_reg_2344,
      R => '0'
    );
\brmerge_mid1_reg_2371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \brmerge_mid1_reg_2371[0]_i_3_n_0\,
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => \brmerge_mid1_reg_2371[0]_i_5_n_0\,
      I5 => \brmerge_mid1_reg_2371[0]_i_6_n_0\,
      O => \brmerge_mid1_reg_2371[0]_i_1_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666966696999666"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      I1 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      I2 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I3 => select_ln1027_23_reg_2286,
      I4 => conv3_i_i_i3291609_reg_2146(1),
      I5 => or_ln1027_1_reg_2198,
      O => \brmerge_mid1_reg_2371[0]_i_10_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95959A95"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      I1 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_reg_2146(0),
      I4 => or_ln1027_1_reg_2198,
      O => \brmerge_mid1_reg_2371[0]_i_11_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(7),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(7),
      O => select_ln1027_26_fu_1344_p3(7)
    );
\brmerge_mid1_reg_2371[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(6),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(6),
      O => select_ln1027_26_fu_1344_p3(6)
    );
\brmerge_mid1_reg_2371[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(5),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(5),
      O => select_ln1027_26_fu_1344_p3(5)
    );
\brmerge_mid1_reg_2371[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(4),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(4),
      O => select_ln1027_26_fu_1344_p3(4)
    );
\brmerge_mid1_reg_2371[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \brmerge_mid1_reg_2371[0]_i_3_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in(10),
      I2 => p_0_in(5),
      I3 => p_0_in(8),
      I4 => p_0_in(6),
      I5 => p_0_in(7),
      O => \brmerge_mid1_reg_2371[0]_i_5_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5140"
    )
        port map (
      I0 => select_ln1027_10_reg_2184,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => \cmp_not_mid1178_reg_2254_reg_n_0_[0]\,
      I3 => cmp_not_reg_2214,
      I4 => \brmerge_mid131_reg_2344[0]_i_3_n_0\,
      O => \brmerge_mid1_reg_2371[0]_i_6_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      O => \brmerge_mid1_reg_2371[0]_i_7_n_0\
    );
\brmerge_mid1_reg_2371[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(3),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(3),
      O => select_ln1027_26_fu_1344_p3(3)
    );
\brmerge_mid1_reg_2371[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(2),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      O => select_ln1027_26_fu_1344_p3(2)
    );
\brmerge_mid1_reg_2371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => \brmerge_mid1_reg_2371[0]_i_1_n_0\,
      Q => brmerge_mid1_reg_2371,
      R => '0'
    );
\brmerge_mid1_reg_2371_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \brmerge_mid1_reg_2371_reg[0]_i_2_n_0\,
      CO(2) => \brmerge_mid1_reg_2371_reg[0]_i_2_n_1\,
      CO(1) => \brmerge_mid1_reg_2371_reg[0]_i_2_n_2\,
      CO(0) => \brmerge_mid1_reg_2371_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => zext_ln1027_7_fu_1449_p1(1),
      DI(0) => \brmerge_mid1_reg_2371[0]_i_7_n_0\,
      O(3 downto 0) => p_0_in(3 downto 0),
      S(3 downto 2) => select_ln1027_26_fu_1344_p3(3 downto 2),
      S(1) => \brmerge_mid1_reg_2371[0]_i_10_n_0\,
      S(0) => \brmerge_mid1_reg_2371[0]_i_11_n_0\
    );
\brmerge_mid1_reg_2371_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \brmerge_mid1_reg_2371_reg[0]_i_2_n_0\,
      CO(3) => \brmerge_mid1_reg_2371_reg[0]_i_4_n_0\,
      CO(2) => \brmerge_mid1_reg_2371_reg[0]_i_4_n_1\,
      CO(1) => \brmerge_mid1_reg_2371_reg[0]_i_4_n_2\,
      CO(0) => \brmerge_mid1_reg_2371_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3 downto 0) => select_ln1027_26_fu_1344_p3(7 downto 4)
    );
\brmerge_reg_2334[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => col_idx_reg_2231(3),
      I1 => \brmerge_reg_2334[0]_i_2_n_0\,
      I2 => col_idx_reg_2231(2),
      I3 => col_idx_reg_2231(4),
      I4 => \brmerge_reg_2334[0]_i_3_n_0\,
      I5 => cmp_not_reg_2214,
      O => p_4_in
    );
\brmerge_reg_2334[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => col_idx_reg_2231(0),
      I1 => col_idx_reg_2231(1),
      O => \brmerge_reg_2334[0]_i_2_n_0\
    );
\brmerge_reg_2334[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => col_idx_reg_2231(9),
      I1 => col_idx_reg_2231(10),
      I2 => col_idx_reg_2231(5),
      I3 => col_idx_reg_2231(8),
      I4 => col_idx_reg_2231(7),
      I5 => col_idx_reg_2231(6),
      O => \brmerge_reg_2334[0]_i_3_n_0\
    );
\brmerge_reg_2334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => p_4_in,
      Q => brmerge_reg_2334,
      R => '0'
    );
\cmp_not_mid1178_reg_2254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_9ns_2ns_11_1_1_U7_n_11,
      Q => \cmp_not_mid1178_reg_2254_reg_n_0_[0]\,
      R => '0'
    );
\cmp_not_reg_2214[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \cmp_not_reg_2214[0]_i_2_n_0\,
      I1 => \cmp_not_reg_2214[0]_i_3_n_0\,
      I2 => row_idx_fu_963_p2(0),
      I3 => row_idx_fu_963_p2(1),
      I4 => row_idx_fu_963_p2(2),
      O => cmp_not_fu_972_p2
    );
\cmp_not_reg_2214[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => row_idx_fu_963_p2(6),
      I1 => row_idx_fu_963_p2(5),
      I2 => row_idx_fu_963_p2(4),
      I3 => row_idx_fu_963_p2(3),
      O => \cmp_not_reg_2214[0]_i_2_n_0\
    );
\cmp_not_reg_2214[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => row_idx_fu_963_p2(10),
      I1 => row_idx_fu_963_p2(9),
      I2 => row_idx_fu_963_p2(8),
      I3 => row_idx_fu_963_p2(7),
      O => \cmp_not_reg_2214[0]_i_3_n_0\
    );
\cmp_not_reg_2214[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_stride_fu_240(1),
      I1 => conv3_i_i_i2821607_reg_2140(1),
      O => \cmp_not_reg_2214[0]_i_5_n_0\
    );
\cmp_not_reg_2214[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => row_stride_fu_240(0),
      I1 => conv3_i_i_i2821607_reg_2140(0),
      O => \cmp_not_reg_2214[0]_i_6_n_0\
    );
\cmp_not_reg_2214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => cmp_not_fu_972_p2,
      Q => cmp_not_reg_2214,
      R => '0'
    );
\cmp_not_reg_2214_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp_not_reg_2214_reg[0]_i_4_n_0\,
      CO(2) => \cmp_not_reg_2214_reg[0]_i_4_n_1\,
      CO(1) => \cmp_not_reg_2214_reg[0]_i_4_n_2\,
      CO(0) => \cmp_not_reg_2214_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => row_stride_fu_240(1 downto 0),
      O(3 downto 0) => row_idx_fu_963_p2(3 downto 0),
      S(3 downto 2) => conv3_i_i_i2821607_reg_2140(3 downto 2),
      S(1) => \cmp_not_reg_2214[0]_i_5_n_0\,
      S(0) => \cmp_not_reg_2214[0]_i_6_n_0\
    );
\col_idx_reg_2231[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_stride_fu_224(1),
      I1 => conv3_i_i_i3291609_reg_2146(1),
      O => \col_idx_reg_2231[3]_i_2_n_0\
    );
\col_idx_reg_2231[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => col_stride_fu_224(0),
      I1 => conv3_i_i_i3291609_reg_2146(0),
      O => \col_idx_reg_2231[3]_i_3_n_0\
    );
\col_idx_reg_2231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(0),
      Q => col_idx_reg_2231(0),
      R => '0'
    );
\col_idx_reg_2231_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(10),
      Q => col_idx_reg_2231(10),
      R => '0'
    );
\col_idx_reg_2231_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_idx_reg_2231_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_col_idx_reg_2231_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \col_idx_reg_2231_reg[10]_i_1_n_2\,
      CO(0) => \col_idx_reg_2231_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_col_idx_reg_2231_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => col_idx_fu_1000_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => conv3_i_i_i3291609_reg_2146(10 downto 8)
    );
\col_idx_reg_2231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(1),
      Q => col_idx_reg_2231(1),
      R => '0'
    );
\col_idx_reg_2231_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(2),
      Q => col_idx_reg_2231(2),
      R => '0'
    );
\col_idx_reg_2231_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(3),
      Q => col_idx_reg_2231(3),
      R => '0'
    );
\col_idx_reg_2231_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_idx_reg_2231_reg[3]_i_1_n_0\,
      CO(2) => \col_idx_reg_2231_reg[3]_i_1_n_1\,
      CO(1) => \col_idx_reg_2231_reg[3]_i_1_n_2\,
      CO(0) => \col_idx_reg_2231_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => col_stride_fu_224(1 downto 0),
      O(3 downto 0) => col_idx_fu_1000_p2(3 downto 0),
      S(3 downto 2) => conv3_i_i_i3291609_reg_2146(3 downto 2),
      S(1) => \col_idx_reg_2231[3]_i_2_n_0\,
      S(0) => \col_idx_reg_2231[3]_i_3_n_0\
    );
\col_idx_reg_2231_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(4),
      Q => col_idx_reg_2231(4),
      R => '0'
    );
\col_idx_reg_2231_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(5),
      Q => col_idx_reg_2231(5),
      R => '0'
    );
\col_idx_reg_2231_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(6),
      Q => col_idx_reg_2231(6),
      R => '0'
    );
\col_idx_reg_2231_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(7),
      Q => col_idx_reg_2231(7),
      R => '0'
    );
\col_idx_reg_2231_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_idx_reg_2231_reg[3]_i_1_n_0\,
      CO(3) => \col_idx_reg_2231_reg[7]_i_1_n_0\,
      CO(2) => \col_idx_reg_2231_reg[7]_i_1_n_1\,
      CO(1) => \col_idx_reg_2231_reg[7]_i_1_n_2\,
      CO(0) => \col_idx_reg_2231_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => col_idx_fu_1000_p2(7 downto 4),
      S(3 downto 0) => conv3_i_i_i3291609_reg_2146(7 downto 4)
    );
\col_idx_reg_2231_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(8),
      Q => col_idx_reg_2231(8),
      R => '0'
    );
\col_idx_reg_2231_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => col_idx_fu_1000_p2(9),
      Q => col_idx_reg_2231(9),
      R => '0'
    );
\col_stride_3_reg_2356[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      O => zext_ln1027_7_fu_1449_p1(0)
    );
\col_stride_3_reg_2356[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      I1 => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      O => zext_ln1027_7_fu_1449_p1(1)
    );
\col_stride_3_reg_2356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => zext_ln1027_7_fu_1449_p1(0),
      Q => col_stride_3_reg_2356(0),
      R => '0'
    );
\col_stride_3_reg_2356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => zext_ln1027_7_fu_1449_p1(1),
      Q => col_stride_3_reg_2356(1),
      R => '0'
    );
\col_stride_fu_224[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => col_stride_3_reg_2356(0),
      I1 => select_ln1027_33_reg_2349,
      I2 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      O => select_ln1027_41_fu_1798_p3(0)
    );
\col_stride_fu_224[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => col_stride_3_reg_2356(1),
      I1 => select_ln1027_33_reg_2349,
      I2 => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      O => select_ln1027_41_fu_1798_p3(1)
    );
\col_stride_fu_224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_stride_fu_22407_out,
      D => select_ln1027_41_fu_1798_p3(0),
      Q => col_stride_fu_224(0),
      R => indvar_flatten242_fu_252
    );
\col_stride_fu_224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_stride_fu_22407_out,
      D => select_ln1027_41_fu_1798_p3(1),
      Q => col_stride_fu_224(1),
      R => indvar_flatten242_fu_252
    );
\conv3_i_i_i2821607_reg_2140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_10,
      Q => conv3_i_i_i2821607_reg_2140(0),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_0,
      Q => conv3_i_i_i2821607_reg_2140(10),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_9,
      Q => conv3_i_i_i2821607_reg_2140(1),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_8,
      Q => conv3_i_i_i2821607_reg_2140(2),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_7,
      Q => conv3_i_i_i2821607_reg_2140(3),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_6,
      Q => conv3_i_i_i2821607_reg_2140(4),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_5,
      Q => conv3_i_i_i2821607_reg_2140(5),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_4,
      Q => conv3_i_i_i2821607_reg_2140(6),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_3,
      Q => conv3_i_i_i2821607_reg_2140(7),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_2,
      Q => conv3_i_i_i2821607_reg_2140(8),
      R => '0'
    );
\conv3_i_i_i2821607_reg_2140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => mul_9ns_2ns_11_1_1_U5_n_1,
      Q => conv3_i_i_i2821607_reg_2140(9),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_10,
      Q => conv3_i_i_i3291609_mid1_reg_2315(0),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_0,
      Q => conv3_i_i_i3291609_mid1_reg_2315(10),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_9,
      Q => conv3_i_i_i3291609_mid1_reg_2315(1),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_8,
      Q => conv3_i_i_i3291609_mid1_reg_2315(2),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_7,
      Q => conv3_i_i_i3291609_mid1_reg_2315(3),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_6,
      Q => conv3_i_i_i3291609_mid1_reg_2315(4),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_5,
      Q => conv3_i_i_i3291609_mid1_reg_2315(5),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_4,
      Q => conv3_i_i_i3291609_mid1_reg_2315(6),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_3,
      Q => conv3_i_i_i3291609_mid1_reg_2315(7),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_2,
      Q => conv3_i_i_i3291609_mid1_reg_2315(8),
      R => '0'
    );
\conv3_i_i_i3291609_mid1_reg_2315_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_1,
      Q => conv3_i_i_i3291609_mid1_reg_2315(9),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(0),
      Q => conv3_i_i_i3291609_reg_2146(0),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(10),
      Q => conv3_i_i_i3291609_reg_2146(10),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(1),
      Q => conv3_i_i_i3291609_reg_2146(1),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(2),
      Q => conv3_i_i_i3291609_reg_2146(2),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(3),
      Q => conv3_i_i_i3291609_reg_2146(3),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(4),
      Q => conv3_i_i_i3291609_reg_2146(4),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(5),
      Q => conv3_i_i_i3291609_reg_2146(5),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(6),
      Q => conv3_i_i_i3291609_reg_2146(6),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(7),
      Q => conv3_i_i_i3291609_reg_2146(7),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(8),
      Q => conv3_i_i_i3291609_reg_2146(8),
      R => '0'
    );
\conv3_i_i_i3291609_reg_2146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dout(9),
      Q => conv3_i_i_i3291609_reg_2146(9),
      R => '0'
    );
\conv_count_mid125_reg_2339[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(0),
      O => conv_count_mid125_fu_1353_p2(0)
    );
\conv_count_mid125_reg_2339[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I1 => \conv_count_mid125_reg_2339[11]_i_2_n_0\,
      I2 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I5 => conv3_i_i_i3291609_mid1_reg_2315(10),
      O => conv_count_mid125_fu_1353_p2(10)
    );
\conv_count_mid125_reg_2339[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I1 => \conv_count_mid125_reg_2339[11]_i_2_n_0\,
      I2 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I5 => conv3_i_i_i3291609_mid1_reg_2315(10),
      O => conv_count_mid125_fu_1353_p2(11)
    );
\conv_count_mid125_reg_2339[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(5),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I5 => conv3_i_i_i3291609_mid1_reg_2315(3),
      O => \conv_count_mid125_reg_2339[11]_i_2_n_0\
    );
\conv_count_mid125_reg_2339[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(0),
      O => conv_count_mid125_fu_1353_p2(1)
    );
\conv_count_mid125_reg_2339[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(1),
      O => conv_count_mid125_fu_1353_p2(2)
    );
\conv_count_mid125_reg_2339[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      O => conv_count_mid125_fu_1353_p2(3)
    );
\conv_count_mid125_reg_2339[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(3),
      O => conv_count_mid125_fu_1353_p2(4)
    );
\conv_count_mid125_reg_2339[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I5 => conv3_i_i_i3291609_mid1_reg_2315(5),
      O => conv_count_mid125_fu_1353_p2(5)
    );
\conv_count_mid125_reg_2339[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(5),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I4 => \conv_count_mid125_reg_2339[6]_i_2_n_0\,
      I5 => conv3_i_i_i3291609_mid1_reg_2315(3),
      O => conv_count_mid125_fu_1353_p2(6)
    );
\conv_count_mid125_reg_2339[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(1),
      O => \conv_count_mid125_reg_2339[6]_i_2_n_0\
    );
\conv_count_mid125_reg_2339[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \conv_count_mid125_reg_2339[11]_i_2_n_0\,
      I1 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(7),
      O => conv_count_mid125_fu_1353_p2(7)
    );
\conv_count_mid125_reg_2339[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \conv_count_mid125_reg_2339[11]_i_2_n_0\,
      I1 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(8),
      O => conv_count_mid125_fu_1353_p2(8)
    );
\conv_count_mid125_reg_2339[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I1 => \conv_count_mid125_reg_2339[11]_i_2_n_0\,
      I2 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I4 => conv3_i_i_i3291609_mid1_reg_2315(8),
      O => conv_count_mid125_fu_1353_p2(9)
    );
\conv_count_mid125_reg_2339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(0),
      Q => conv_count_mid125_reg_2339(0),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(10),
      Q => conv_count_mid125_reg_2339(10),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(11),
      Q => conv_count_mid125_reg_2339(11),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(1),
      Q => conv_count_mid125_reg_2339(1),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(2),
      Q => conv_count_mid125_reg_2339(2),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(3),
      Q => conv_count_mid125_reg_2339(3),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(4),
      Q => conv_count_mid125_reg_2339(4),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(5),
      Q => conv_count_mid125_reg_2339(5),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(6),
      Q => conv_count_mid125_reg_2339(6),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(7),
      Q => conv_count_mid125_reg_2339(7),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(8),
      Q => conv_count_mid125_reg_2339(8),
      R => '0'
    );
\conv_count_mid125_reg_2339_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid125_fu_1353_p2(9),
      Q => conv_count_mid125_reg_2339(9),
      R => '0'
    );
\conv_count_mid1_reg_2366[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(0),
      O => conv_count_mid1_fu_1463_p2(0)
    );
\conv_count_mid1_reg_2366[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \conv_count_mid1_reg_2366[11]_i_3_n_0\,
      I2 => p_0_in(7),
      I3 => p_0_in(6),
      I4 => p_0_in(8),
      I5 => p_0_in(10),
      O => conv_count_mid1_fu_1463_p2(10)
    );
\conv_count_mid1_reg_2366[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \conv_count_mid1_reg_2366[11]_i_3_n_0\,
      I2 => p_0_in(7),
      I3 => p_0_in(6),
      I4 => p_0_in(8),
      I5 => p_0_in(10),
      O => conv_count_mid1_fu_1463_p2(11)
    );
\conv_count_mid1_reg_2366[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \conv_count_mid1_reg_2366[11]_i_3_n_0\
    );
\conv_count_mid1_reg_2366[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(10),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(10),
      O => select_ln1027_26_fu_1344_p3(10)
    );
\conv_count_mid1_reg_2366[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(9),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(9),
      O => select_ln1027_26_fu_1344_p3(9)
    );
\conv_count_mid1_reg_2366[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F404"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => conv3_i_i_i3291609_reg_2146(8),
      I2 => select_ln1027_23_reg_2286,
      I3 => conv3_i_i_i3291609_mid1_reg_2315(8),
      O => select_ln1027_26_fu_1344_p3(8)
    );
\conv_count_mid1_reg_2366[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => conv_count_mid1_fu_1463_p2(1)
    );
\conv_count_mid1_reg_2366[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      O => conv_count_mid1_fu_1463_p2(2)
    );
\conv_count_mid1_reg_2366[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      O => conv_count_mid1_fu_1463_p2(3)
    );
\conv_count_mid1_reg_2366[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      O => conv_count_mid1_fu_1463_p2(4)
    );
\conv_count_mid1_reg_2366[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => conv_count_mid1_fu_1463_p2(5)
    );
\conv_count_mid1_reg_2366[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(2),
      I4 => \brmerge_mid1_reg_2371[0]_i_3_n_0\,
      I5 => p_0_in(3),
      O => conv_count_mid1_fu_1463_p2(6)
    );
\conv_count_mid1_reg_2366[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C9"
    )
        port map (
      I0 => \conv_count_mid1_reg_2366[11]_i_3_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in(6),
      O => conv_count_mid1_fu_1463_p2(7)
    );
\conv_count_mid1_reg_2366[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \conv_count_mid1_reg_2366[11]_i_3_n_0\,
      I1 => p_0_in(7),
      I2 => p_0_in(6),
      I3 => p_0_in(8),
      O => conv_count_mid1_fu_1463_p2(8)
    );
\conv_count_mid1_reg_2366[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => p_0_in(9),
      I1 => \conv_count_mid1_reg_2366[11]_i_3_n_0\,
      I2 => p_0_in(7),
      I3 => p_0_in(6),
      I4 => p_0_in(8),
      O => conv_count_mid1_fu_1463_p2(9)
    );
\conv_count_mid1_reg_2366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(0),
      Q => conv_count_mid1_reg_2366(0),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(10),
      Q => conv_count_mid1_reg_2366(10),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(11),
      Q => conv_count_mid1_reg_2366(11),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \brmerge_mid1_reg_2371_reg[0]_i_4_n_0\,
      CO(3 downto 2) => \NLW_conv_count_mid1_reg_2366_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \conv_count_mid1_reg_2366_reg[11]_i_2_n_2\,
      CO(0) => \conv_count_mid1_reg_2366_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_conv_count_mid1_reg_2366_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => select_ln1027_26_fu_1344_p3(10 downto 8)
    );
\conv_count_mid1_reg_2366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(1),
      Q => conv_count_mid1_reg_2366(1),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(2),
      Q => conv_count_mid1_reg_2366(2),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(3),
      Q => conv_count_mid1_reg_2366(3),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(4),
      Q => conv_count_mid1_reg_2366(4),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(5),
      Q => conv_count_mid1_reg_2366(5),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(6),
      Q => conv_count_mid1_reg_2366(6),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(7),
      Q => conv_count_mid1_reg_2366(7),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(8),
      Q => conv_count_mid1_reg_2366(8),
      R => '0'
    );
\conv_count_mid1_reg_2366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => conv_count_mid1_fu_1463_p2(9),
      Q => conv_count_mid1_reg_2366(9),
      R => '0'
    );
\conv_count_reg_2329[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_idx_reg_2231(0),
      O => conv_count_fu_1175_p2(0)
    );
\conv_count_reg_2329[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => col_idx_reg_2231(9),
      I1 => \conv_count_reg_2329[11]_i_2_n_0\,
      I2 => col_idx_reg_2231(6),
      I3 => col_idx_reg_2231(7),
      I4 => col_idx_reg_2231(8),
      I5 => col_idx_reg_2231(10),
      O => conv_count_fu_1175_p2(10)
    );
\conv_count_reg_2329[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => col_idx_reg_2231(9),
      I1 => \conv_count_reg_2329[11]_i_2_n_0\,
      I2 => col_idx_reg_2231(6),
      I3 => col_idx_reg_2231(7),
      I4 => col_idx_reg_2231(8),
      I5 => col_idx_reg_2231(10),
      O => conv_count_fu_1175_p2(11)
    );
\conv_count_reg_2329[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => col_idx_reg_2231(5),
      I1 => col_idx_reg_2231(4),
      I2 => col_idx_reg_2231(2),
      I3 => col_idx_reg_2231(0),
      I4 => col_idx_reg_2231(1),
      I5 => col_idx_reg_2231(3),
      O => \conv_count_reg_2329[11]_i_2_n_0\
    );
\conv_count_reg_2329[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => col_idx_reg_2231(1),
      I1 => col_idx_reg_2231(0),
      O => conv_count_fu_1175_p2(1)
    );
\conv_count_reg_2329[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => col_idx_reg_2231(2),
      I1 => col_idx_reg_2231(0),
      I2 => col_idx_reg_2231(1),
      O => conv_count_fu_1175_p2(2)
    );
\conv_count_reg_2329[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => col_idx_reg_2231(3),
      I1 => col_idx_reg_2231(1),
      I2 => col_idx_reg_2231(0),
      I3 => col_idx_reg_2231(2),
      O => conv_count_fu_1175_p2(3)
    );
\conv_count_reg_2329[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => col_idx_reg_2231(4),
      I1 => col_idx_reg_2231(2),
      I2 => col_idx_reg_2231(0),
      I3 => col_idx_reg_2231(1),
      I4 => col_idx_reg_2231(3),
      O => conv_count_fu_1175_p2(4)
    );
\conv_count_reg_2329[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => col_idx_reg_2231(3),
      I1 => col_idx_reg_2231(1),
      I2 => col_idx_reg_2231(0),
      I3 => col_idx_reg_2231(2),
      I4 => col_idx_reg_2231(4),
      I5 => col_idx_reg_2231(5),
      O => conv_count_fu_1175_p2(5)
    );
\conv_count_reg_2329[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => col_idx_reg_2231(6),
      I1 => col_idx_reg_2231(5),
      I2 => col_idx_reg_2231(4),
      I3 => col_idx_reg_2231(2),
      I4 => \brmerge_reg_2334[0]_i_2_n_0\,
      I5 => col_idx_reg_2231(3),
      O => conv_count_fu_1175_p2(6)
    );
\conv_count_reg_2329[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \conv_count_reg_2329[11]_i_2_n_0\,
      I1 => col_idx_reg_2231(6),
      I2 => col_idx_reg_2231(7),
      O => conv_count_fu_1175_p2(7)
    );
\conv_count_reg_2329[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \conv_count_reg_2329[11]_i_2_n_0\,
      I1 => col_idx_reg_2231(6),
      I2 => col_idx_reg_2231(7),
      I3 => col_idx_reg_2231(8),
      O => conv_count_fu_1175_p2(8)
    );
\conv_count_reg_2329[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => col_idx_reg_2231(9),
      I1 => \conv_count_reg_2329[11]_i_2_n_0\,
      I2 => col_idx_reg_2231(6),
      I3 => col_idx_reg_2231(7),
      I4 => col_idx_reg_2231(8),
      O => conv_count_fu_1175_p2(9)
    );
\conv_count_reg_2329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(0),
      Q => conv_count_reg_2329(0),
      R => '0'
    );
\conv_count_reg_2329_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(10),
      Q => conv_count_reg_2329(10),
      R => '0'
    );
\conv_count_reg_2329_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(11),
      Q => conv_count_reg_2329(11),
      R => '0'
    );
\conv_count_reg_2329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(1),
      Q => conv_count_reg_2329(1),
      R => '0'
    );
\conv_count_reg_2329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(2),
      Q => conv_count_reg_2329(2),
      R => '0'
    );
\conv_count_reg_2329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(3),
      Q => conv_count_reg_2329(3),
      R => '0'
    );
\conv_count_reg_2329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(4),
      Q => conv_count_reg_2329(4),
      R => '0'
    );
\conv_count_reg_2329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(5),
      Q => conv_count_reg_2329(5),
      R => '0'
    );
\conv_count_reg_2329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(6),
      Q => conv_count_reg_2329(6),
      R => '0'
    );
\conv_count_reg_2329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(7),
      Q => conv_count_reg_2329(7),
      R => '0'
    );
\conv_count_reg_2329_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(8),
      Q => conv_count_reg_2329(8),
      R => '0'
    );
\conv_count_reg_2329_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => conv_count_fu_1175_p2(9),
      Q => conv_count_reg_2329(9),
      R => '0'
    );
\curr_input_dest_V_fu_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_dest_V_reg_2416(0),
      Q => curr_input_dest_V_fu_272(0),
      R => '0'
    );
\curr_input_dest_V_fu_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_dest_V_reg_2416(1),
      Q => curr_input_dest_V_fu_272(1),
      R => '0'
    );
\curr_input_dest_V_fu_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_dest_V_reg_2416(2),
      Q => curr_input_dest_V_fu_272(2),
      R => '0'
    );
\curr_input_dest_V_fu_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_dest_V_reg_2416(3),
      Q => curr_input_dest_V_fu_272(3),
      R => '0'
    );
\curr_input_dest_V_fu_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_dest_V_reg_2416(4),
      Q => curr_input_dest_V_fu_272(4),
      R => '0'
    );
\curr_input_dest_V_fu_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_dest_V_reg_2416(5),
      Q => curr_input_dest_V_fu_272(5),
      R => '0'
    );
\curr_input_dest_V_load_reg_2676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_dest_V_fu_272(0),
      Q => \curr_input_dest_V_load_reg_2676_reg[5]_0\(0),
      R => '0'
    );
\curr_input_dest_V_load_reg_2676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_dest_V_fu_272(1),
      Q => \curr_input_dest_V_load_reg_2676_reg[5]_0\(1),
      R => '0'
    );
\curr_input_dest_V_load_reg_2676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_dest_V_fu_272(2),
      Q => \curr_input_dest_V_load_reg_2676_reg[5]_0\(2),
      R => '0'
    );
\curr_input_dest_V_load_reg_2676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_dest_V_fu_272(3),
      Q => \curr_input_dest_V_load_reg_2676_reg[5]_0\(3),
      R => '0'
    );
\curr_input_dest_V_load_reg_2676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_dest_V_fu_272(4),
      Q => \curr_input_dest_V_load_reg_2676_reg[5]_0\(4),
      R => '0'
    );
\curr_input_dest_V_load_reg_2676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_dest_V_fu_272(5),
      Q => \curr_input_dest_V_load_reg_2676_reg[5]_0\(5),
      R => '0'
    );
\curr_input_id_V_fu_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_id_V_reg_2411(0),
      Q => curr_input_id_V_fu_268(0),
      R => '0'
    );
\curr_input_id_V_fu_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_id_V_reg_2411(1),
      Q => curr_input_id_V_fu_268(1),
      R => '0'
    );
\curr_input_id_V_fu_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_id_V_reg_2411(2),
      Q => curr_input_id_V_fu_268(2),
      R => '0'
    );
\curr_input_id_V_fu_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_id_V_reg_2411(3),
      Q => curr_input_id_V_fu_268(3),
      R => '0'
    );
\curr_input_id_V_fu_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_id_V_reg_2411(4),
      Q => curr_input_id_V_fu_268(4),
      R => '0'
    );
\curr_input_id_V_load_reg_2671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_id_V_fu_268(0),
      Q => \curr_input_id_V_load_reg_2671_reg[4]_0\(0),
      R => '0'
    );
\curr_input_id_V_load_reg_2671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_id_V_fu_268(1),
      Q => \curr_input_id_V_load_reg_2671_reg[4]_0\(1),
      R => '0'
    );
\curr_input_id_V_load_reg_2671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_id_V_fu_268(2),
      Q => \curr_input_id_V_load_reg_2671_reg[4]_0\(2),
      R => '0'
    );
\curr_input_id_V_load_reg_2671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_id_V_fu_268(3),
      Q => \curr_input_id_V_load_reg_2671_reg[4]_0\(3),
      R => '0'
    );
\curr_input_id_V_load_reg_2671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_id_V_fu_268(4),
      Q => \curr_input_id_V_load_reg_2671_reg[4]_0\(4),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(0),
      Q => curr_input_keep_V_fu_256(0),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(1),
      Q => curr_input_keep_V_fu_256(1),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(2),
      Q => curr_input_keep_V_fu_256(2),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(3),
      Q => curr_input_keep_V_fu_256(3),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(4),
      Q => curr_input_keep_V_fu_256(4),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(5),
      Q => curr_input_keep_V_fu_256(5),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(6),
      Q => curr_input_keep_V_fu_256(6),
      R => '0'
    );
\curr_input_keep_V_fu_256_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_keep_V_reg_2396(7),
      Q => curr_input_keep_V_fu_256(7),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      O => curr_input_dest_V_load_reg_26760
    );
\curr_input_keep_V_load_reg_2656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(0),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(0),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(1),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(1),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(2),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(2),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(3),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(3),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(4),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(4),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(5),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(5),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(6),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(6),
      R => '0'
    );
\curr_input_keep_V_load_reg_2656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_keep_V_fu_256(7),
      Q => \curr_input_keep_V_load_reg_2656_reg[7]_0\(7),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(0),
      Q => curr_input_strb_V_fu_260(0),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(1),
      Q => curr_input_strb_V_fu_260(1),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(2),
      Q => curr_input_strb_V_fu_260(2),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(3),
      Q => curr_input_strb_V_fu_260(3),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(4),
      Q => curr_input_strb_V_fu_260(4),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(5),
      Q => curr_input_strb_V_fu_260(5),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(6),
      Q => curr_input_strb_V_fu_260(6),
      R => '0'
    );
\curr_input_strb_V_fu_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_strb_V_reg_2401(7),
      Q => curr_input_strb_V_fu_260(7),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(0),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(0),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(1),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(1),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(2),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(2),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(3),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(3),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(4),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(4),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(5),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(5),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(6),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(6),
      R => '0'
    );
\curr_input_strb_V_load_reg_2661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_strb_V_fu_260(7),
      Q => \curr_input_strb_V_load_reg_2661_reg[7]_0\(7),
      R => '0'
    );
\curr_input_user_V_fu_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_user_V_reg_2406(0),
      Q => curr_input_user_V_fu_264(0),
      R => '0'
    );
\curr_input_user_V_fu_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_curr_input_data_sub_data_0_V_2_reg_69509_out,
      D => tmp_user_V_reg_2406(1),
      Q => curr_input_user_V_fu_264(1),
      R => '0'
    );
\curr_input_user_V_load_reg_2666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_user_V_fu_264(0),
      Q => \curr_input_user_V_load_reg_2666_reg[1]_0\(0),
      R => '0'
    );
\curr_input_user_V_load_reg_2666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => curr_input_dest_V_load_reg_26760,
      D => curr_input_user_V_fu_264(1),
      Q => \curr_input_user_V_load_reg_2666_reg[1]_0\(1),
      R => '0'
    );
\dout_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_col_fu_232(8),
      I1 => stride_cast2_cast_reg_2092_reg(0),
      O => \dout_carry__1_i_1_n_0\
    );
\dout_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_col_3_reg_2299[8]_i_1_n_0\,
      I1 => stride_cast2_cast_reg_2092_reg(0),
      O => \dout_carry__1_i_1__0_n_0\
    );
\dout_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_row_fu_248(8),
      I1 => stride_cast2_cast_reg_2092_reg(0),
      O => \dout_carry__1_i_1__1_n_0\
    );
\dout_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_col_fu_232(8),
      I1 => stride_cast2_cast_reg_2092_reg(1),
      O => \dout_carry__1_i_2_n_0\
    );
\dout_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out_col_3_reg_2299[8]_i_1_n_0\,
      I1 => stride_cast2_cast_reg_2092_reg(1),
      O => \dout_carry__1_i_2__0_n_0\
    );
\dout_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => out_row_fu_248(8),
      I1 => stride_cast2_cast_reg_2092_reg(1),
      O => \dout_carry__1_i_2__1_n_0\
    );
\dout_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => stride_cast2_cast_reg_2092_reg(0),
      I1 => out_col_fu_232(8),
      I2 => stride_cast2_cast_reg_2092_reg(1),
      I3 => out_col_fu_232(7),
      O => \dout_carry__1_i_3__0_n_0\
    );
\dout_carry__1_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0227800007888"
    )
        port map (
      I0 => stride_cast2_cast_reg_2092_reg(0),
      I1 => out_col_1_reg_2114(8),
      I2 => stride_cast2_cast_reg_2092_reg(1),
      I3 => out_col_1_reg_2114(7),
      I4 => or_ln1027_1_reg_2198,
      I5 => \dout_carry__1_i_4_n_0\,
      O => \dout_carry__1_i_3__1_n_0\
    );
\dout_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => stride_cast2_cast_reg_2092_reg(0),
      I1 => out_row_fu_248(8),
      I2 => stride_cast2_cast_reg_2092_reg(1),
      I3 => out_row_fu_248(7),
      O => \dout_carry__1_i_3__2_n_0\
    );
\dout_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => out_col_1_reg_2114(5),
      I2 => out_col_1_reg_2114(6),
      I3 => mul_9ns_2ns_11_1_1_U8_n_11,
      O => \dout_carry__1_i_4_n_0\
    );
flow_control_loop_pipe_sequential_init_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => ult69_fu_1370_p2,
      D(0) => \indvar_flatten136_fu_244_reg_n_0_[0]\,
      Q(0) => indvar_flatten136_load_reg_2125(0),
      SR(0) => indvar_flatten242_fu_252,
      \ap_CS_fsm_reg[8]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[9]\(1 downto 0) => \ap_CS_fsm_reg[9]\(1 downto 0),
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(1) => ap_CS_fsm_pp0_stage2,
      ap_loop_init_int_reg_0(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      icmp_ln1027_4_reg_2162 => icmp_ln1027_4_reg_2162,
      \icmp_ln1027_4_reg_2162_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      inStream_TVALID_int_regslice => inStream_TVALID_int_regslice,
      indvar_flatten136_fu_244 => indvar_flatten136_fu_244,
      \indvar_flatten136_fu_244_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      indvar_flatten57_fu_236(0) => indvar_flatten57_fu_236(2),
      \indvar_flatten57_fu_236_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_1,
      \indvar_flatten57_fu_236_reg[0]_0\(0) => \indvar_flatten57_fu_236_reg_n_0_[0]\,
      \indvar_flatten57_fu_236_reg[0]_1\(0) => indvar_flatten57_load_reg_2120(0),
      \indvar_flatten57_fu_236_reg[12]\ => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      indvar_flatten_fu_228(0) => indvar_flatten_fu_228(5),
      \indvar_flatten_fu_228_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_2,
      \indvar_flatten_fu_228_reg[0]_0\(0) => \indvar_flatten_fu_228_reg_n_0_[0]\,
      \indvar_flatten_fu_228_reg[0]_1\(0) => indvar_flatten_load_reg_2209(0),
      \indvar_flatten_fu_228_reg[0]_2\ => \B_V_data_1_state[0]_i_3_n_0\,
      \last_reg_2441_pp0_iter2_reg_reg[0]\ => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      or_ln1027_1_reg_2198 => or_ln1027_1_reg_2198,
      or_ln1027_4_reg_2304 => or_ln1027_4_reg_2304,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice,
      p_23_in => p_23_in,
      p_3_in => p_3_in,
      select_ln1027_10_reg_2184 => select_ln1027_10_reg_2184,
      select_ln1027_22_reg_2281 => select_ln1027_22_reg_2281,
      select_ln1027_23_reg_2286 => select_ln1027_23_reg_2286,
      \select_ln1027_33_reg_2349_reg[0]\ => \select_ln1027_33_reg_2349_reg[0]_0\,
      select_ln1027_37_reg_23760 => select_ln1027_37_reg_23760,
      \select_ln1027_37_reg_2376_reg[0]\(0) => ult71_fu_1485_p2,
      \select_ln1027_37_reg_2376_reg[0]_0\ => \select_ln1027_37_reg_2376_reg[0]_0\,
      \select_ln1027_37_reg_2376_reg[0]_1\(0) => ult63_fu_1191_p2,
      \select_ln1027_37_reg_2376_reg[0]_2\(0) => ult67_fu_1281_p2,
      \select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      ult65_reg_2259 => ult65_reg_2259,
      ult_reg_2220 => ult_reg_2220
    );
grp_window_max_pool_fu_743: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool
     port map (
      Q(15 downto 0) => kernel_window_val_V_10_reg_2561(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      \p_read_reg_72_reg[15]_0\(15 downto 0) => \^p_read_reg_72_reg[15]\(47 downto 32),
      \p_read_reg_72_reg[15]_1\(15 downto 0) => kernel_window_val_V_11_reg_2641(15 downto 0),
      \p_read_reg_72_reg[15]_2\(15 downto 0) => kernel_window_val_V_3_reg_2621(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_0\(15 downto 0) => kernel_window_val_V_2_reg_2541(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_1\(15 downto 0) => kernel_window_val_V_9_reg_2636(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_2\(15 downto 0) => kernel_window_val_V_1_reg_2616(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_3\(15 downto 0) => kernel_window_val_V_8_reg_2556(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_4\(15 downto 0) => kernel_window_val_V_reg_2536(15 downto 0),
      \select_ln160_1_reg_78_reg[7]_0\(0) => ap_CS_fsm_pp0_stage2
    );
grp_window_max_pool_fu_744: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_window_max_pool_14
     port map (
      Q(15 downto 0) => kernel_window_val_V_14_reg_2571(15 downto 0),
      ap_ce_reg => ap_ce_reg,
      ap_clk => ap_clk,
      p_23_in => p_23_in,
      \p_read_reg_72_reg[15]_0\(15 downto 0) => \^p_read_reg_72_reg[15]\(63 downto 48),
      \p_read_reg_72_reg[15]_1\(15 downto 0) => kernel_window_val_V_15_reg_2651(15 downto 0),
      \p_read_reg_72_reg[15]_2\(15 downto 0) => kernel_window_val_V_7_reg_2631(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_0\(15 downto 0) => kernel_window_val_V_6_reg_2551(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_1\(15 downto 0) => kernel_window_val_V_13_reg_2646(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_2\(15 downto 0) => kernel_window_val_V_5_reg_2626(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_3\(15 downto 0) => kernel_window_val_V_12_reg_2566(15 downto 0),
      \select_ln160_1_reg_78_reg[15]_4\(15 downto 0) => kernel_window_val_V_4_reg_2546(15 downto 0),
      \select_ln160_1_reg_78_reg[7]_0\(1) => ap_CS_fsm_pp0_stage2,
      \select_ln160_1_reg_78_reg[7]_0\(0) => ap_CS_fsm_pp0_stage1
    );
grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02AAAAAA"
    )
        port map (
      I0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => \ap_CS_fsm_reg[9]\(0),
      O => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg
    );
icmp_ln1027_3_fu_899_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1027_3_fu_899_p2_carry_n_0,
      CO(2) => icmp_ln1027_3_fu_899_p2_carry_n_1,
      CO(1) => icmp_ln1027_3_fu_899_p2_carry_n_2,
      CO(0) => icmp_ln1027_3_fu_899_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1027_3_fu_899_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1027_3_fu_899_p2_carry_i_1_n_0,
      S(2) => icmp_ln1027_3_fu_899_p2_carry_i_2_n_0,
      S(1) => icmp_ln1027_3_fu_899_p2_carry_i_3_n_0,
      S(0) => icmp_ln1027_3_fu_899_p2_carry_i_4_n_0
    );
\icmp_ln1027_3_fu_899_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1027_3_fu_899_p2_carry_n_0,
      CO(3) => \icmp_ln1027_3_fu_899_p2_carry__0_n_0\,
      CO(2) => \icmp_ln1027_3_fu_899_p2_carry__0_n_1\,
      CO(1) => \icmp_ln1027_3_fu_899_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1027_3_fu_899_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1027_3_fu_899_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln1027_3_fu_899_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln1027_3_fu_899_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln1027_3_fu_899_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln1027_3_fu_899_p2_carry__0_i_4_n_0\
    );
\icmp_ln1027_3_fu_899_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[22]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(22),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[21]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(21),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[23]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(23),
      O => \icmp_ln1027_3_fu_899_p2_carry__0_i_1_n_0\
    );
\icmp_ln1027_3_fu_899_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[19]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(19),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[18]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(18),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[20]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(20),
      O => \icmp_ln1027_3_fu_899_p2_carry__0_i_2_n_0\
    );
\icmp_ln1027_3_fu_899_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[16]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(16),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[15]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(15),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[17]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(17),
      O => \icmp_ln1027_3_fu_899_p2_carry__0_i_3_n_0\
    );
\icmp_ln1027_3_fu_899_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[13]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(13),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[12]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(12),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[14]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(14),
      O => \icmp_ln1027_3_fu_899_p2_carry__0_i_4_n_0\
    );
\icmp_ln1027_3_fu_899_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln1027_3_fu_899_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_icmp_ln1027_3_fu_899_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1027_3_fu_899_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1027_3_fu_899_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln1027_3_fu_899_p2_carry__1_i_1_n_0\
    );
\icmp_ln1027_3_fu_899_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[24]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(24),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[25]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(25),
      O => \icmp_ln1027_3_fu_899_p2_carry__1_i_1_n_0\
    );
icmp_ln1027_3_fu_899_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[10]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(10),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[9]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(9),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[11]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(11),
      O => icmp_ln1027_3_fu_899_p2_carry_i_1_n_0
    );
icmp_ln1027_3_fu_899_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[7]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(7),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[6]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(6),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[8]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(8),
      O => icmp_ln1027_3_fu_899_p2_carry_i_2_n_0
    );
icmp_ln1027_3_fu_899_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[4]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(4),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[3]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(3),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[5]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(5),
      O => icmp_ln1027_3_fu_899_p2_carry_i_3_n_0
    );
icmp_ln1027_3_fu_899_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten242_fu_252_reg_n_0_[1]\,
      I1 => \icmp_ln1027_3_reg_2152_reg[0]_0\(1),
      I2 => \indvar_flatten242_fu_252_reg_n_0_[0]\,
      I3 => \icmp_ln1027_3_reg_2152_reg[0]_0\(0),
      I4 => \indvar_flatten242_fu_252_reg_n_0_[2]\,
      I5 => \icmp_ln1027_3_reg_2152_reg[0]_0\(2),
      O => icmp_ln1027_3_fu_899_p2_carry_i_4_n_0
    );
\icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      Q => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln1027_3_reg_2152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => icmp_ln1027_3_fu_899_p2,
      Q => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      R => '0'
    );
icmp_ln1027_4_fu_910_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1027_4_fu_910_p2_carry_n_0,
      CO(2) => icmp_ln1027_4_fu_910_p2_carry_n_1,
      CO(1) => icmp_ln1027_4_fu_910_p2_carry_n_2,
      CO(0) => icmp_ln1027_4_fu_910_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1027_4_fu_910_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1027_4_fu_910_p2_carry_i_1_n_0,
      S(2) => icmp_ln1027_4_fu_910_p2_carry_i_2_n_0,
      S(1) => icmp_ln1027_4_fu_910_p2_carry_i_3_n_0,
      S(0) => icmp_ln1027_4_fu_910_p2_carry_i_4_n_0
    );
\icmp_ln1027_4_fu_910_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1027_4_fu_910_p2_carry_n_0,
      CO(3 downto 2) => \NLW_icmp_ln1027_4_fu_910_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \icmp_ln1027_4_fu_910_p2_carry__0_n_2\,
      CO(0) => \icmp_ln1027_4_fu_910_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1027_4_fu_910_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln1027_4_fu_910_p2_carry__0_i_1_n_0\,
      S(0) => \icmp_ln1027_4_fu_910_p2_carry__0_i_2_n_0\
    );
\icmp_ln1027_4_fu_910_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \indvar_flatten136_fu_244_reg_n_0_[15]\,
      I1 => \icmp_ln1027_4_reg_2162_reg[0]_0\(15),
      I2 => \indvar_flatten136_fu_244_reg_n_0_[16]\,
      I3 => \icmp_ln1027_4_reg_2162_reg[0]_0\(16),
      O => \icmp_ln1027_4_fu_910_p2_carry__0_i_1_n_0\
    );
\icmp_ln1027_4_fu_910_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten136_fu_244_reg_n_0_[13]\,
      I1 => \icmp_ln1027_4_reg_2162_reg[0]_0\(13),
      I2 => \indvar_flatten136_fu_244_reg_n_0_[12]\,
      I3 => \icmp_ln1027_4_reg_2162_reg[0]_0\(12),
      I4 => \indvar_flatten136_fu_244_reg_n_0_[14]\,
      I5 => \icmp_ln1027_4_reg_2162_reg[0]_0\(14),
      O => \icmp_ln1027_4_fu_910_p2_carry__0_i_2_n_0\
    );
icmp_ln1027_4_fu_910_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten136_fu_244_reg_n_0_[10]\,
      I1 => \icmp_ln1027_4_reg_2162_reg[0]_0\(10),
      I2 => \indvar_flatten136_fu_244_reg_n_0_[9]\,
      I3 => \icmp_ln1027_4_reg_2162_reg[0]_0\(9),
      I4 => \indvar_flatten136_fu_244_reg_n_0_[11]\,
      I5 => \icmp_ln1027_4_reg_2162_reg[0]_0\(11),
      O => icmp_ln1027_4_fu_910_p2_carry_i_1_n_0
    );
icmp_ln1027_4_fu_910_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten136_fu_244_reg_n_0_[7]\,
      I1 => \icmp_ln1027_4_reg_2162_reg[0]_0\(7),
      I2 => \indvar_flatten136_fu_244_reg_n_0_[6]\,
      I3 => \icmp_ln1027_4_reg_2162_reg[0]_0\(6),
      I4 => \indvar_flatten136_fu_244_reg_n_0_[8]\,
      I5 => \icmp_ln1027_4_reg_2162_reg[0]_0\(8),
      O => icmp_ln1027_4_fu_910_p2_carry_i_2_n_0
    );
icmp_ln1027_4_fu_910_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten136_fu_244_reg_n_0_[4]\,
      I1 => \icmp_ln1027_4_reg_2162_reg[0]_0\(4),
      I2 => \indvar_flatten136_fu_244_reg_n_0_[3]\,
      I3 => \icmp_ln1027_4_reg_2162_reg[0]_0\(3),
      I4 => \indvar_flatten136_fu_244_reg_n_0_[5]\,
      I5 => \icmp_ln1027_4_reg_2162_reg[0]_0\(5),
      O => icmp_ln1027_4_fu_910_p2_carry_i_3_n_0
    );
icmp_ln1027_4_fu_910_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten136_fu_244_reg_n_0_[1]\,
      I1 => \icmp_ln1027_4_reg_2162_reg[0]_0\(1),
      I2 => \indvar_flatten136_fu_244_reg_n_0_[0]\,
      I3 => \icmp_ln1027_4_reg_2162_reg[0]_0\(0),
      I4 => \indvar_flatten136_fu_244_reg_n_0_[2]\,
      I5 => \icmp_ln1027_4_reg_2162_reg[0]_0\(2),
      O => icmp_ln1027_4_fu_910_p2_carry_i_4_n_0
    );
\icmp_ln1027_4_reg_2162[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => icmp_ln1027_3_fu_899_p2,
      O => icmp_ln1027_4_reg_21620
    );
\icmp_ln1027_4_reg_2162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => \icmp_ln1027_4_fu_910_p2_carry__0_n_2\,
      Q => icmp_ln1027_4_reg_2162,
      R => '0'
    );
icmp_ln1027_7_fu_932_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1027_7_fu_932_p2_carry_n_0,
      CO(2) => icmp_ln1027_7_fu_932_p2_carry_n_1,
      CO(1) => icmp_ln1027_7_fu_932_p2_carry_n_2,
      CO(0) => icmp_ln1027_7_fu_932_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln1027_7_fu_932_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1027_7_fu_932_p2_carry_i_1_n_0,
      S(2) => icmp_ln1027_7_fu_932_p2_carry_i_2_n_0,
      S(1) => icmp_ln1027_7_fu_932_p2_carry_i_3_n_0,
      S(0) => icmp_ln1027_7_fu_932_p2_carry_i_4_n_0
    );
\icmp_ln1027_7_fu_932_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1027_7_fu_932_p2_carry_n_0,
      CO(3 downto 1) => \NLW_icmp_ln1027_7_fu_932_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1027_7_fu_932_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln1027_7_fu_932_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \icmp_ln1027_7_fu_932_p2_carry__0_i_1_n_0\
    );
\icmp_ln1027_7_fu_932_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten57_fu_236_reg_n_0_[13]\,
      I1 => P(13),
      I2 => \indvar_flatten57_fu_236_reg_n_0_[12]\,
      I3 => P(12),
      I4 => \indvar_flatten57_fu_236_reg_n_0_[14]\,
      I5 => P(14),
      O => \icmp_ln1027_7_fu_932_p2_carry__0_i_1_n_0\
    );
icmp_ln1027_7_fu_932_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten57_fu_236_reg_n_0_[10]\,
      I1 => P(10),
      I2 => \indvar_flatten57_fu_236_reg_n_0_[9]\,
      I3 => P(9),
      I4 => \indvar_flatten57_fu_236_reg_n_0_[11]\,
      I5 => P(11),
      O => icmp_ln1027_7_fu_932_p2_carry_i_1_n_0
    );
icmp_ln1027_7_fu_932_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten57_fu_236_reg_n_0_[7]\,
      I1 => P(7),
      I2 => \indvar_flatten57_fu_236_reg_n_0_[6]\,
      I3 => P(6),
      I4 => \indvar_flatten57_fu_236_reg_n_0_[8]\,
      I5 => P(8),
      O => icmp_ln1027_7_fu_932_p2_carry_i_2_n_0
    );
icmp_ln1027_7_fu_932_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten57_fu_236_reg_n_0_[4]\,
      I1 => P(4),
      I2 => \indvar_flatten57_fu_236_reg_n_0_[3]\,
      I3 => P(3),
      I4 => \indvar_flatten57_fu_236_reg_n_0_[5]\,
      I5 => P(5),
      O => icmp_ln1027_7_fu_932_p2_carry_i_3_n_0
    );
icmp_ln1027_7_fu_932_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten57_fu_236_reg_n_0_[1]\,
      I1 => P(1),
      I2 => \indvar_flatten57_fu_236_reg_n_0_[0]\,
      I3 => P(0),
      I4 => \indvar_flatten57_fu_236_reg_n_0_[2]\,
      I5 => P(2),
      O => icmp_ln1027_7_fu_932_p2_carry_i_4_n_0
    );
\indvar_flatten136_fu_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => \indvar_flatten136_fu_244_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten136_fu_244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(10),
      Q => \indvar_flatten136_fu_244_reg_n_0_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(11),
      Q => \indvar_flatten136_fu_244_reg_n_0_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(12),
      Q => \indvar_flatten136_fu_244_reg_n_0_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten136_fu_244_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten136_fu_244_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten136_fu_244_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten136_fu_244_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten136_fu_244_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_2_fu_1654_p2(12 downto 9),
      S(3 downto 0) => indvar_flatten136_load_reg_2125(12 downto 9)
    );
\indvar_flatten136_fu_244_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(13),
      Q => \indvar_flatten136_fu_244_reg_n_0_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(14),
      Q => \indvar_flatten136_fu_244_reg_n_0_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(15),
      Q => \indvar_flatten136_fu_244_reg_n_0_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(16),
      Q => \indvar_flatten136_fu_244_reg_n_0_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten136_fu_244_reg[12]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten136_fu_244_reg[16]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten136_fu_244_reg[16]_i_2_n_1\,
      CO(1) => \indvar_flatten136_fu_244_reg[16]_i_2_n_2\,
      CO(0) => \indvar_flatten136_fu_244_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_2_fu_1654_p2(16 downto 13),
      S(3 downto 0) => indvar_flatten136_load_reg_2125(16 downto 13)
    );
\indvar_flatten136_fu_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(1),
      Q => \indvar_flatten136_fu_244_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(2),
      Q => \indvar_flatten136_fu_244_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(3),
      Q => \indvar_flatten136_fu_244_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(4),
      Q => \indvar_flatten136_fu_244_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten136_fu_244_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten136_fu_244_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten136_fu_244_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten136_fu_244_reg[4]_i_1_n_3\,
      CYINIT => indvar_flatten136_load_reg_2125(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_2_fu_1654_p2(4 downto 1),
      S(3 downto 0) => indvar_flatten136_load_reg_2125(4 downto 1)
    );
\indvar_flatten136_fu_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(5),
      Q => \indvar_flatten136_fu_244_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(6),
      Q => \indvar_flatten136_fu_244_reg_n_0_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(7),
      Q => \indvar_flatten136_fu_244_reg_n_0_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(8),
      Q => \indvar_flatten136_fu_244_reg_n_0_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_fu_244_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten136_fu_244_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten136_fu_244_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten136_fu_244_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten136_fu_244_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten136_fu_244_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_2_fu_1654_p2(8 downto 5),
      S(3 downto 0) => indvar_flatten136_load_reg_2125(8 downto 5)
    );
\indvar_flatten136_fu_244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_2_fu_1654_p2(9),
      Q => \indvar_flatten136_fu_244_reg_n_0_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\indvar_flatten136_load_reg_2125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[0]\,
      Q => indvar_flatten136_load_reg_2125(0),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[10]\,
      Q => indvar_flatten136_load_reg_2125(10),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[11]\,
      Q => indvar_flatten136_load_reg_2125(11),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[12]\,
      Q => indvar_flatten136_load_reg_2125(12),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[13]\,
      Q => indvar_flatten136_load_reg_2125(13),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[14]\,
      Q => indvar_flatten136_load_reg_2125(14),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[15]\,
      Q => indvar_flatten136_load_reg_2125(15),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[16]\,
      Q => indvar_flatten136_load_reg_2125(16),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[1]\,
      Q => indvar_flatten136_load_reg_2125(1),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[2]\,
      Q => indvar_flatten136_load_reg_2125(2),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[3]\,
      Q => indvar_flatten136_load_reg_2125(3),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[4]\,
      Q => indvar_flatten136_load_reg_2125(4),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[5]\,
      Q => indvar_flatten136_load_reg_2125(5),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[6]\,
      Q => indvar_flatten136_load_reg_2125(6),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[7]\,
      Q => indvar_flatten136_load_reg_2125(7),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[8]\,
      Q => indvar_flatten136_load_reg_2125(8),
      R => '0'
    );
\indvar_flatten136_load_reg_2125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten136_fu_244_reg_n_0_[9]\,
      Q => indvar_flatten136_load_reg_2125(9),
      R => '0'
    );
\indvar_flatten242_fu_252[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten242_load_reg_2135(0),
      O => add_ln1027_3_fu_1217_p2(0)
    );
\indvar_flatten242_fu_252[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500040000000000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_12,
      I1 => select_ln1027_37_reg_23760,
      I2 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => inStream_TVALID_int_regslice,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => indvar_flatten136_fu_244
    );
\indvar_flatten242_fu_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(0),
      Q => \indvar_flatten242_fu_252_reg_n_0_[0]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(10),
      Q => \indvar_flatten242_fu_252_reg_n_0_[10]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(11),
      Q => \indvar_flatten242_fu_252_reg_n_0_[11]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(12),
      Q => \indvar_flatten242_fu_252_reg_n_0_[12]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten242_fu_252_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten242_fu_252_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten242_fu_252_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten242_fu_252_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten242_fu_252_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_3_fu_1217_p2(12 downto 9),
      S(3 downto 0) => indvar_flatten242_load_reg_2135(12 downto 9)
    );
\indvar_flatten242_fu_252_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(13),
      Q => \indvar_flatten242_fu_252_reg_n_0_[13]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(14),
      Q => \indvar_flatten242_fu_252_reg_n_0_[14]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(15),
      Q => \indvar_flatten242_fu_252_reg_n_0_[15]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(16),
      Q => \indvar_flatten242_fu_252_reg_n_0_[16]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten242_fu_252_reg[12]_i_1_n_0\,
      CO(3) => \indvar_flatten242_fu_252_reg[16]_i_1_n_0\,
      CO(2) => \indvar_flatten242_fu_252_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten242_fu_252_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten242_fu_252_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_3_fu_1217_p2(16 downto 13),
      S(3 downto 0) => indvar_flatten242_load_reg_2135(16 downto 13)
    );
\indvar_flatten242_fu_252_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(17),
      Q => \indvar_flatten242_fu_252_reg_n_0_[17]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(18),
      Q => \indvar_flatten242_fu_252_reg_n_0_[18]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(19),
      Q => \indvar_flatten242_fu_252_reg_n_0_[19]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(1),
      Q => \indvar_flatten242_fu_252_reg_n_0_[1]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(20),
      Q => \indvar_flatten242_fu_252_reg_n_0_[20]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten242_fu_252_reg[16]_i_1_n_0\,
      CO(3) => \indvar_flatten242_fu_252_reg[20]_i_1_n_0\,
      CO(2) => \indvar_flatten242_fu_252_reg[20]_i_1_n_1\,
      CO(1) => \indvar_flatten242_fu_252_reg[20]_i_1_n_2\,
      CO(0) => \indvar_flatten242_fu_252_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_3_fu_1217_p2(20 downto 17),
      S(3 downto 0) => indvar_flatten242_load_reg_2135(20 downto 17)
    );
\indvar_flatten242_fu_252_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(21),
      Q => \indvar_flatten242_fu_252_reg_n_0_[21]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(22),
      Q => \indvar_flatten242_fu_252_reg_n_0_[22]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(23),
      Q => \indvar_flatten242_fu_252_reg_n_0_[23]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(24),
      Q => \indvar_flatten242_fu_252_reg_n_0_[24]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten242_fu_252_reg[20]_i_1_n_0\,
      CO(3) => \indvar_flatten242_fu_252_reg[24]_i_1_n_0\,
      CO(2) => \indvar_flatten242_fu_252_reg[24]_i_1_n_1\,
      CO(1) => \indvar_flatten242_fu_252_reg[24]_i_1_n_2\,
      CO(0) => \indvar_flatten242_fu_252_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_3_fu_1217_p2(24 downto 21),
      S(3 downto 0) => indvar_flatten242_load_reg_2135(24 downto 21)
    );
\indvar_flatten242_fu_252_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(25),
      Q => \indvar_flatten242_fu_252_reg_n_0_[25]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[25]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten242_fu_252_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_indvar_flatten242_fu_252_reg[25]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_indvar_flatten242_fu_252_reg[25]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => add_ln1027_3_fu_1217_p2(25),
      S(3 downto 1) => B"000",
      S(0) => indvar_flatten242_load_reg_2135(25)
    );
\indvar_flatten242_fu_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(2),
      Q => \indvar_flatten242_fu_252_reg_n_0_[2]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(3),
      Q => \indvar_flatten242_fu_252_reg_n_0_[3]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(4),
      Q => \indvar_flatten242_fu_252_reg_n_0_[4]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten242_fu_252_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten242_fu_252_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten242_fu_252_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten242_fu_252_reg[4]_i_1_n_3\,
      CYINIT => indvar_flatten242_load_reg_2135(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_3_fu_1217_p2(4 downto 1),
      S(3 downto 0) => indvar_flatten242_load_reg_2135(4 downto 1)
    );
\indvar_flatten242_fu_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(5),
      Q => \indvar_flatten242_fu_252_reg_n_0_[5]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(6),
      Q => \indvar_flatten242_fu_252_reg_n_0_[6]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(7),
      Q => \indvar_flatten242_fu_252_reg_n_0_[7]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(8),
      Q => \indvar_flatten242_fu_252_reg_n_0_[8]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_fu_252_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten242_fu_252_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten242_fu_252_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten242_fu_252_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten242_fu_252_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten242_fu_252_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_3_fu_1217_p2(8 downto 5),
      S(3 downto 0) => indvar_flatten242_load_reg_2135(8 downto 5)
    );
\indvar_flatten242_fu_252_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_3_fu_1217_p2(9),
      Q => \indvar_flatten242_fu_252_reg_n_0_[9]\,
      R => indvar_flatten242_fu_252
    );
\indvar_flatten242_load_reg_2135_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[0]\,
      Q => indvar_flatten242_load_reg_2135(0),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[10]\,
      Q => indvar_flatten242_load_reg_2135(10),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[11]\,
      Q => indvar_flatten242_load_reg_2135(11),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[12]\,
      Q => indvar_flatten242_load_reg_2135(12),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[13]\,
      Q => indvar_flatten242_load_reg_2135(13),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[14]\,
      Q => indvar_flatten242_load_reg_2135(14),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[15]\,
      Q => indvar_flatten242_load_reg_2135(15),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[16]\,
      Q => indvar_flatten242_load_reg_2135(16),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[17]\,
      Q => indvar_flatten242_load_reg_2135(17),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[18]\,
      Q => indvar_flatten242_load_reg_2135(18),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[19]\,
      Q => indvar_flatten242_load_reg_2135(19),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[1]\,
      Q => indvar_flatten242_load_reg_2135(1),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[20]\,
      Q => indvar_flatten242_load_reg_2135(20),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[21]\,
      Q => indvar_flatten242_load_reg_2135(21),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[22]\,
      Q => indvar_flatten242_load_reg_2135(22),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[23]\,
      Q => indvar_flatten242_load_reg_2135(23),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[24]\,
      Q => indvar_flatten242_load_reg_2135(24),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[25]\,
      Q => indvar_flatten242_load_reg_2135(25),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[2]\,
      Q => indvar_flatten242_load_reg_2135(2),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[3]\,
      Q => indvar_flatten242_load_reg_2135(3),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[4]\,
      Q => indvar_flatten242_load_reg_2135(4),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[5]\,
      Q => indvar_flatten242_load_reg_2135(5),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[6]\,
      Q => indvar_flatten242_load_reg_2135(6),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[7]\,
      Q => indvar_flatten242_load_reg_2135(7),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[8]\,
      Q => indvar_flatten242_load_reg_2135(8),
      R => '0'
    );
\indvar_flatten242_load_reg_2135_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten242_fu_252_reg_n_0_[9]\,
      Q => indvar_flatten242_load_reg_2135(9),
      R => '0'
    );
\indvar_flatten57_fu_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => \indvar_flatten57_fu_236_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten57_fu_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(10),
      Q => \indvar_flatten57_fu_236_reg_n_0_[10]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(11),
      Q => \indvar_flatten57_fu_236_reg_n_0_[11]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(12),
      Q => \indvar_flatten57_fu_236_reg_n_0_[12]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten57_fu_236_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten57_fu_236_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten57_fu_236_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten57_fu_236_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten57_fu_236_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_1_fu_1642_p2(12 downto 9),
      S(3 downto 0) => indvar_flatten57_load_reg_2120(12 downto 9)
    );
\indvar_flatten57_fu_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(13),
      Q => \indvar_flatten57_fu_236_reg_n_0_[13]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(14),
      Q => \indvar_flatten57_fu_236_reg_n_0_[14]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten57_fu_236_reg[12]_i_1_n_0\,
      CO(3 downto 1) => \NLW_indvar_flatten57_fu_236_reg[14]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \indvar_flatten57_fu_236_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_indvar_flatten57_fu_236_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln1027_1_fu_1642_p2(14 downto 13),
      S(3 downto 2) => B"00",
      S(1 downto 0) => indvar_flatten57_load_reg_2120(14 downto 13)
    );
\indvar_flatten57_fu_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(1),
      Q => \indvar_flatten57_fu_236_reg_n_0_[1]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(2),
      Q => \indvar_flatten57_fu_236_reg_n_0_[2]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(3),
      Q => \indvar_flatten57_fu_236_reg_n_0_[3]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(4),
      Q => \indvar_flatten57_fu_236_reg_n_0_[4]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten57_fu_236_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten57_fu_236_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten57_fu_236_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten57_fu_236_reg[4]_i_1_n_3\,
      CYINIT => indvar_flatten57_load_reg_2120(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_1_fu_1642_p2(4 downto 1),
      S(3 downto 0) => indvar_flatten57_load_reg_2120(4 downto 1)
    );
\indvar_flatten57_fu_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(5),
      Q => \indvar_flatten57_fu_236_reg_n_0_[5]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(6),
      Q => \indvar_flatten57_fu_236_reg_n_0_[6]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(7),
      Q => \indvar_flatten57_fu_236_reg_n_0_[7]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(8),
      Q => \indvar_flatten57_fu_236_reg_n_0_[8]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_fu_236_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten57_fu_236_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten57_fu_236_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten57_fu_236_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten57_fu_236_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten57_fu_236_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln1027_1_fu_1642_p2(8 downto 5),
      S(3 downto 0) => indvar_flatten57_load_reg_2120(8 downto 5)
    );
\indvar_flatten57_fu_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_1_fu_1642_p2(9),
      Q => \indvar_flatten57_fu_236_reg_n_0_[9]\,
      R => indvar_flatten57_fu_236(2)
    );
\indvar_flatten57_load_reg_2120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[0]\,
      Q => indvar_flatten57_load_reg_2120(0),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[10]\,
      Q => indvar_flatten57_load_reg_2120(10),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[11]\,
      Q => indvar_flatten57_load_reg_2120(11),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[12]\,
      Q => indvar_flatten57_load_reg_2120(12),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[13]\,
      Q => indvar_flatten57_load_reg_2120(13),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[14]\,
      Q => indvar_flatten57_load_reg_2120(14),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[1]\,
      Q => indvar_flatten57_load_reg_2120(1),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[2]\,
      Q => indvar_flatten57_load_reg_2120(2),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[3]\,
      Q => indvar_flatten57_load_reg_2120(3),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[4]\,
      Q => indvar_flatten57_load_reg_2120(4),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[5]\,
      Q => indvar_flatten57_load_reg_2120(5),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[6]\,
      Q => indvar_flatten57_load_reg_2120(6),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[7]\,
      Q => indvar_flatten57_load_reg_2120(7),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[8]\,
      Q => indvar_flatten57_load_reg_2120(8),
      R => '0'
    );
\indvar_flatten57_load_reg_2120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \indvar_flatten57_fu_236_reg_n_0_[9]\,
      Q => indvar_flatten57_load_reg_2120(9),
      R => '0'
    );
\indvar_flatten_fu_228[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_load_reg_2209(0),
      I1 => indvar_flatten_load_reg_2209(1),
      O => add_ln1027_fu_1630_p2(1)
    );
\indvar_flatten_fu_228[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => indvar_flatten_load_reg_2209(0),
      I1 => indvar_flatten_load_reg_2209(1),
      I2 => indvar_flatten_load_reg_2209(2),
      O => add_ln1027_fu_1630_p2(2)
    );
\indvar_flatten_fu_228[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => indvar_flatten_load_reg_2209(1),
      I1 => indvar_flatten_load_reg_2209(0),
      I2 => indvar_flatten_load_reg_2209(2),
      I3 => indvar_flatten_load_reg_2209(3),
      O => add_ln1027_fu_1630_p2(3)
    );
\indvar_flatten_fu_228[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => indvar_flatten_load_reg_2209(2),
      I1 => indvar_flatten_load_reg_2209(0),
      I2 => indvar_flatten_load_reg_2209(1),
      I3 => indvar_flatten_load_reg_2209(3),
      I4 => indvar_flatten_load_reg_2209(4),
      O => add_ln1027_fu_1630_p2(4)
    );
\indvar_flatten_fu_228[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => indvar_flatten_load_reg_2209(3),
      I1 => indvar_flatten_load_reg_2209(1),
      I2 => indvar_flatten_load_reg_2209(0),
      I3 => indvar_flatten_load_reg_2209(2),
      I4 => indvar_flatten_load_reg_2209(4),
      I5 => indvar_flatten_load_reg_2209(5),
      O => add_ln1027_fu_1630_p2(5)
    );
\indvar_flatten_fu_228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \indvar_flatten_fu_228_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_fu_228_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_fu_1630_p2(1),
      Q => \indvar_flatten_fu_228_reg_n_0_[1]\,
      R => indvar_flatten_fu_228(5)
    );
\indvar_flatten_fu_228_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_fu_1630_p2(2),
      Q => \indvar_flatten_fu_228_reg_n_0_[2]\,
      R => indvar_flatten_fu_228(5)
    );
\indvar_flatten_fu_228_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_fu_1630_p2(3),
      Q => \indvar_flatten_fu_228_reg_n_0_[3]\,
      R => indvar_flatten_fu_228(5)
    );
\indvar_flatten_fu_228_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_fu_1630_p2(4),
      Q => \indvar_flatten_fu_228_reg_n_0_[4]\,
      R => indvar_flatten_fu_228(5)
    );
\indvar_flatten_fu_228_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => add_ln1027_fu_1630_p2(5),
      Q => \indvar_flatten_fu_228_reg_n_0_[5]\,
      R => indvar_flatten_fu_228(5)
    );
\indvar_flatten_load_reg_2209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \indvar_flatten_fu_228_reg_n_0_[0]\,
      Q => indvar_flatten_load_reg_2209(0),
      R => '0'
    );
\indvar_flatten_load_reg_2209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \indvar_flatten_fu_228_reg_n_0_[1]\,
      Q => indvar_flatten_load_reg_2209(1),
      R => '0'
    );
\indvar_flatten_load_reg_2209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \indvar_flatten_fu_228_reg_n_0_[2]\,
      Q => indvar_flatten_load_reg_2209(2),
      R => '0'
    );
\indvar_flatten_load_reg_2209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \indvar_flatten_fu_228_reg_n_0_[3]\,
      Q => indvar_flatten_load_reg_2209(3),
      R => '0'
    );
\indvar_flatten_load_reg_2209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \indvar_flatten_fu_228_reg_n_0_[4]\,
      Q => indvar_flatten_load_reg_2209(4),
      R => '0'
    );
\indvar_flatten_load_reg_2209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => \indvar_flatten_fu_228_reg_n_0_[5]\,
      Q => indvar_flatten_load_reg_2209(5),
      R => '0'
    );
\input_ch_idx_fu_220[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln1027_35_reg_2361(0),
      O => add_ln39_fu_1850_p2(0)
    );
\input_ch_idx_fu_220[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln1027_35_reg_2361(0),
      I1 => select_ln1027_35_reg_2361(1),
      O => add_ln39_fu_1850_p2(1)
    );
\input_ch_idx_fu_220[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => select_ln1027_35_reg_2361(0),
      I1 => select_ln1027_35_reg_2361(1),
      I2 => select_ln1027_35_reg_2361(2),
      O => add_ln39_fu_1850_p2(2)
    );
\input_ch_idx_fu_220[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage1,
      O => col_stride_fu_22407_out
    );
\input_ch_idx_fu_220[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => select_ln1027_35_reg_2361(1),
      I1 => select_ln1027_35_reg_2361(0),
      I2 => select_ln1027_35_reg_2361(2),
      I3 => select_ln1027_35_reg_2361(3),
      O => add_ln39_fu_1850_p2(3)
    );
\input_ch_idx_fu_220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_stride_fu_22407_out,
      D => add_ln39_fu_1850_p2(0),
      Q => input_ch_idx_fu_220(0),
      R => indvar_flatten242_fu_252
    );
\input_ch_idx_fu_220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_stride_fu_22407_out,
      D => add_ln39_fu_1850_p2(1),
      Q => input_ch_idx_fu_220(1),
      R => indvar_flatten242_fu_252
    );
\input_ch_idx_fu_220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_stride_fu_22407_out,
      D => add_ln39_fu_1850_p2(2),
      Q => input_ch_idx_fu_220(2),
      R => indvar_flatten242_fu_252
    );
\input_ch_idx_fu_220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_stride_fu_22407_out,
      D => add_ln39_fu_1850_p2(3),
      Q => input_ch_idx_fu_220(3),
      R => indvar_flatten242_fu_252
    );
\input_ch_idx_load_reg_2244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => input_ch_idx_fu_220(0),
      Q => input_ch_idx_load_reg_2244(0),
      R => '0'
    );
\input_ch_idx_load_reg_2244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => input_ch_idx_fu_220(1),
      Q => input_ch_idx_load_reg_2244(1),
      R => '0'
    );
\input_ch_idx_load_reg_2244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => input_ch_idx_fu_220(2),
      Q => input_ch_idx_load_reg_2244(2),
      R => '0'
    );
\input_ch_idx_load_reg_2244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => input_ch_idx_fu_220(3),
      Q => input_ch_idx_load_reg_2244(3),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(0),
      Q => input_h_cast_cast_reg_2107_reg(0),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(1),
      Q => input_h_cast_cast_reg_2107_reg(1),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(2),
      Q => input_h_cast_cast_reg_2107_reg(2),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(3),
      Q => input_h_cast_cast_reg_2107_reg(3),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(4),
      Q => input_h_cast_cast_reg_2107_reg(4),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(5),
      Q => input_h_cast_cast_reg_2107_reg(5),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(6),
      Q => input_h_cast_cast_reg_2107_reg(6),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(7),
      Q => input_h_cast_cast_reg_2107_reg(7),
      R => '0'
    );
\input_h_cast_cast_reg_2107_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_h_cast_cast_reg_2107_reg[8]_0\(8),
      Q => input_h_cast_cast_reg_2107_reg(8),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(0),
      Q => input_w_cast_cast_reg_2100(0),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(1),
      Q => input_w_cast_cast_reg_2100(1),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(2),
      Q => input_w_cast_cast_reg_2100(2),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(3),
      Q => input_w_cast_cast_reg_2100(3),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(4),
      Q => input_w_cast_cast_reg_2100(4),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(5),
      Q => input_w_cast_cast_reg_2100(5),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(6),
      Q => input_w_cast_cast_reg_2100(6),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(7),
      Q => input_w_cast_cast_reg_2100(7),
      R => '0'
    );
\input_w_cast_cast_reg_2100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \input_w_cast_cast_reg_2100_reg[8]_0\(8),
      Q => input_w_cast_cast_reg_2100(8),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(0),
      Q => kernel_window_val_V_10_reg_2561(0),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(10),
      Q => kernel_window_val_V_10_reg_2561(10),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(11),
      Q => kernel_window_val_V_10_reg_2561(11),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(12),
      Q => kernel_window_val_V_10_reg_2561(12),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(13),
      Q => kernel_window_val_V_10_reg_2561(13),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(14),
      Q => kernel_window_val_V_10_reg_2561(14),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(15),
      Q => kernel_window_val_V_10_reg_2561(15),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(1),
      Q => kernel_window_val_V_10_reg_2561(1),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(2),
      Q => kernel_window_val_V_10_reg_2561(2),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(3),
      Q => kernel_window_val_V_10_reg_2561(3),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(4),
      Q => kernel_window_val_V_10_reg_2561(4),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(5),
      Q => kernel_window_val_V_10_reg_2561(5),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(6),
      Q => kernel_window_val_V_10_reg_2561(6),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(7),
      Q => kernel_window_val_V_10_reg_2561(7),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(8),
      Q => kernel_window_val_V_10_reg_2561(8),
      R => '0'
    );
\kernel_window_val_V_10_reg_2561_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(9),
      Q => kernel_window_val_V_10_reg_2561(9),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(0),
      Q => kernel_window_val_V_11_reg_2641(0),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(10),
      Q => kernel_window_val_V_11_reg_2641(10),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(11),
      Q => kernel_window_val_V_11_reg_2641(11),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(12),
      Q => kernel_window_val_V_11_reg_2641(12),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(13),
      Q => kernel_window_val_V_11_reg_2641(13),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(14),
      Q => kernel_window_val_V_11_reg_2641(14),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(15),
      Q => kernel_window_val_V_11_reg_2641(15),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(1),
      Q => kernel_window_val_V_11_reg_2641(1),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(2),
      Q => kernel_window_val_V_11_reg_2641(2),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(3),
      Q => kernel_window_val_V_11_reg_2641(3),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(4),
      Q => kernel_window_val_V_11_reg_2641(4),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(5),
      Q => kernel_window_val_V_11_reg_2641(5),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(6),
      Q => kernel_window_val_V_11_reg_2641(6),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(7),
      Q => kernel_window_val_V_11_reg_2641(7),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(8),
      Q => kernel_window_val_V_11_reg_2641(8),
      R => '0'
    );
\kernel_window_val_V_11_reg_2641_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_10_reg_2561_reg[15]_0\(9),
      Q => kernel_window_val_V_11_reg_2641(9),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(0),
      Q => kernel_window_val_V_12_reg_2566(0),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(10),
      Q => kernel_window_val_V_12_reg_2566(10),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(11),
      Q => kernel_window_val_V_12_reg_2566(11),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(12),
      Q => kernel_window_val_V_12_reg_2566(12),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(13),
      Q => kernel_window_val_V_12_reg_2566(13),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(14),
      Q => kernel_window_val_V_12_reg_2566(14),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(15),
      Q => kernel_window_val_V_12_reg_2566(15),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(1),
      Q => kernel_window_val_V_12_reg_2566(1),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(2),
      Q => kernel_window_val_V_12_reg_2566(2),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(3),
      Q => kernel_window_val_V_12_reg_2566(3),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(4),
      Q => kernel_window_val_V_12_reg_2566(4),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(5),
      Q => kernel_window_val_V_12_reg_2566(5),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(6),
      Q => kernel_window_val_V_12_reg_2566(6),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(7),
      Q => kernel_window_val_V_12_reg_2566(7),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(8),
      Q => kernel_window_val_V_12_reg_2566(8),
      R => '0'
    );
\kernel_window_val_V_12_reg_2566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(9),
      Q => kernel_window_val_V_12_reg_2566(9),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(0),
      Q => kernel_window_val_V_13_reg_2646(0),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(10),
      Q => kernel_window_val_V_13_reg_2646(10),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(11),
      Q => kernel_window_val_V_13_reg_2646(11),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(12),
      Q => kernel_window_val_V_13_reg_2646(12),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(13),
      Q => kernel_window_val_V_13_reg_2646(13),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(14),
      Q => kernel_window_val_V_13_reg_2646(14),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(15),
      Q => kernel_window_val_V_13_reg_2646(15),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(1),
      Q => kernel_window_val_V_13_reg_2646(1),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(2),
      Q => kernel_window_val_V_13_reg_2646(2),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(3),
      Q => kernel_window_val_V_13_reg_2646(3),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(4),
      Q => kernel_window_val_V_13_reg_2646(4),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(5),
      Q => kernel_window_val_V_13_reg_2646(5),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(6),
      Q => kernel_window_val_V_13_reg_2646(6),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(7),
      Q => kernel_window_val_V_13_reg_2646(7),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(8),
      Q => kernel_window_val_V_13_reg_2646(8),
      R => '0'
    );
\kernel_window_val_V_13_reg_2646_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_12_reg_2566_reg[15]_0\(9),
      Q => kernel_window_val_V_13_reg_2646(9),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(0),
      Q => kernel_window_val_V_14_reg_2571(0),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(10),
      Q => kernel_window_val_V_14_reg_2571(10),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(11),
      Q => kernel_window_val_V_14_reg_2571(11),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(12),
      Q => kernel_window_val_V_14_reg_2571(12),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(13),
      Q => kernel_window_val_V_14_reg_2571(13),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(14),
      Q => kernel_window_val_V_14_reg_2571(14),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(15),
      Q => kernel_window_val_V_14_reg_2571(15),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(1),
      Q => kernel_window_val_V_14_reg_2571(1),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(2),
      Q => kernel_window_val_V_14_reg_2571(2),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(3),
      Q => kernel_window_val_V_14_reg_2571(3),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(4),
      Q => kernel_window_val_V_14_reg_2571(4),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(5),
      Q => kernel_window_val_V_14_reg_2571(5),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(6),
      Q => kernel_window_val_V_14_reg_2571(6),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(7),
      Q => kernel_window_val_V_14_reg_2571(7),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(8),
      Q => kernel_window_val_V_14_reg_2571(8),
      R => '0'
    );
\kernel_window_val_V_14_reg_2571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(9),
      Q => kernel_window_val_V_14_reg_2571(9),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(0),
      Q => kernel_window_val_V_15_reg_2651(0),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(10),
      Q => kernel_window_val_V_15_reg_2651(10),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(11),
      Q => kernel_window_val_V_15_reg_2651(11),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(12),
      Q => kernel_window_val_V_15_reg_2651(12),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(13),
      Q => kernel_window_val_V_15_reg_2651(13),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(14),
      Q => kernel_window_val_V_15_reg_2651(14),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(15),
      Q => kernel_window_val_V_15_reg_2651(15),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(1),
      Q => kernel_window_val_V_15_reg_2651(1),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(2),
      Q => kernel_window_val_V_15_reg_2651(2),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(3),
      Q => kernel_window_val_V_15_reg_2651(3),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(4),
      Q => kernel_window_val_V_15_reg_2651(4),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(5),
      Q => kernel_window_val_V_15_reg_2651(5),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(6),
      Q => kernel_window_val_V_15_reg_2651(6),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(7),
      Q => kernel_window_val_V_15_reg_2651(7),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(8),
      Q => kernel_window_val_V_15_reg_2651(8),
      R => '0'
    );
\kernel_window_val_V_15_reg_2651_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_14_reg_2571_reg[15]_0\(9),
      Q => kernel_window_val_V_15_reg_2651(9),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => select_ln1027_39_reg_2385,
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter2,
      O => kernel_window_val_V_11_reg_26410
    );
\kernel_window_val_V_1_reg_2616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(0),
      Q => kernel_window_val_V_1_reg_2616(0),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(10),
      Q => kernel_window_val_V_1_reg_2616(10),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(11),
      Q => kernel_window_val_V_1_reg_2616(11),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(12),
      Q => kernel_window_val_V_1_reg_2616(12),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(13),
      Q => kernel_window_val_V_1_reg_2616(13),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(14),
      Q => kernel_window_val_V_1_reg_2616(14),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(15),
      Q => kernel_window_val_V_1_reg_2616(15),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(1),
      Q => kernel_window_val_V_1_reg_2616(1),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(2),
      Q => kernel_window_val_V_1_reg_2616(2),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(3),
      Q => kernel_window_val_V_1_reg_2616(3),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(4),
      Q => kernel_window_val_V_1_reg_2616(4),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(5),
      Q => kernel_window_val_V_1_reg_2616(5),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(6),
      Q => kernel_window_val_V_1_reg_2616(6),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(7),
      Q => kernel_window_val_V_1_reg_2616(7),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(8),
      Q => kernel_window_val_V_1_reg_2616(8),
      R => '0'
    );
\kernel_window_val_V_1_reg_2616_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => q0(9),
      Q => kernel_window_val_V_1_reg_2616(9),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(0),
      Q => kernel_window_val_V_2_reg_2541(0),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(10),
      Q => kernel_window_val_V_2_reg_2541(10),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(11),
      Q => kernel_window_val_V_2_reg_2541(11),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(12),
      Q => kernel_window_val_V_2_reg_2541(12),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(13),
      Q => kernel_window_val_V_2_reg_2541(13),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(14),
      Q => kernel_window_val_V_2_reg_2541(14),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(15),
      Q => kernel_window_val_V_2_reg_2541(15),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(1),
      Q => kernel_window_val_V_2_reg_2541(1),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(2),
      Q => kernel_window_val_V_2_reg_2541(2),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(3),
      Q => kernel_window_val_V_2_reg_2541(3),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(4),
      Q => kernel_window_val_V_2_reg_2541(4),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(5),
      Q => kernel_window_val_V_2_reg_2541(5),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(6),
      Q => kernel_window_val_V_2_reg_2541(6),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(7),
      Q => kernel_window_val_V_2_reg_2541(7),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(8),
      Q => kernel_window_val_V_2_reg_2541(8),
      R => '0'
    );
\kernel_window_val_V_2_reg_2541_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(9),
      Q => kernel_window_val_V_2_reg_2541(9),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(0),
      Q => kernel_window_val_V_3_reg_2621(0),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(10),
      Q => kernel_window_val_V_3_reg_2621(10),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(11),
      Q => kernel_window_val_V_3_reg_2621(11),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(12),
      Q => kernel_window_val_V_3_reg_2621(12),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(13),
      Q => kernel_window_val_V_3_reg_2621(13),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(14),
      Q => kernel_window_val_V_3_reg_2621(14),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(15),
      Q => kernel_window_val_V_3_reg_2621(15),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(1),
      Q => kernel_window_val_V_3_reg_2621(1),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(2),
      Q => kernel_window_val_V_3_reg_2621(2),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(3),
      Q => kernel_window_val_V_3_reg_2621(3),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(4),
      Q => kernel_window_val_V_3_reg_2621(4),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(5),
      Q => kernel_window_val_V_3_reg_2621(5),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(6),
      Q => kernel_window_val_V_3_reg_2621(6),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(7),
      Q => kernel_window_val_V_3_reg_2621(7),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(8),
      Q => kernel_window_val_V_3_reg_2621(8),
      R => '0'
    );
\kernel_window_val_V_3_reg_2621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_2_reg_2541_reg[15]_0\(9),
      Q => kernel_window_val_V_3_reg_2621(9),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(0),
      Q => kernel_window_val_V_4_reg_2546(0),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(10),
      Q => kernel_window_val_V_4_reg_2546(10),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(11),
      Q => kernel_window_val_V_4_reg_2546(11),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(12),
      Q => kernel_window_val_V_4_reg_2546(12),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(13),
      Q => kernel_window_val_V_4_reg_2546(13),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(14),
      Q => kernel_window_val_V_4_reg_2546(14),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(15),
      Q => kernel_window_val_V_4_reg_2546(15),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(1),
      Q => kernel_window_val_V_4_reg_2546(1),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(2),
      Q => kernel_window_val_V_4_reg_2546(2),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(3),
      Q => kernel_window_val_V_4_reg_2546(3),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(4),
      Q => kernel_window_val_V_4_reg_2546(4),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(5),
      Q => kernel_window_val_V_4_reg_2546(5),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(6),
      Q => kernel_window_val_V_4_reg_2546(6),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(7),
      Q => kernel_window_val_V_4_reg_2546(7),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(8),
      Q => kernel_window_val_V_4_reg_2546(8),
      R => '0'
    );
\kernel_window_val_V_4_reg_2546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(9),
      Q => kernel_window_val_V_4_reg_2546(9),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(0),
      Q => kernel_window_val_V_5_reg_2626(0),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(10),
      Q => kernel_window_val_V_5_reg_2626(10),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(11),
      Q => kernel_window_val_V_5_reg_2626(11),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(12),
      Q => kernel_window_val_V_5_reg_2626(12),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(13),
      Q => kernel_window_val_V_5_reg_2626(13),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(14),
      Q => kernel_window_val_V_5_reg_2626(14),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(15),
      Q => kernel_window_val_V_5_reg_2626(15),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(1),
      Q => kernel_window_val_V_5_reg_2626(1),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(2),
      Q => kernel_window_val_V_5_reg_2626(2),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(3),
      Q => kernel_window_val_V_5_reg_2626(3),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(4),
      Q => kernel_window_val_V_5_reg_2626(4),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(5),
      Q => kernel_window_val_V_5_reg_2626(5),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(6),
      Q => kernel_window_val_V_5_reg_2626(6),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(7),
      Q => kernel_window_val_V_5_reg_2626(7),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(8),
      Q => kernel_window_val_V_5_reg_2626(8),
      R => '0'
    );
\kernel_window_val_V_5_reg_2626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_4_reg_2546_reg[15]_0\(9),
      Q => kernel_window_val_V_5_reg_2626(9),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(0),
      Q => kernel_window_val_V_6_reg_2551(0),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(10),
      Q => kernel_window_val_V_6_reg_2551(10),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(11),
      Q => kernel_window_val_V_6_reg_2551(11),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(12),
      Q => kernel_window_val_V_6_reg_2551(12),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(13),
      Q => kernel_window_val_V_6_reg_2551(13),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(14),
      Q => kernel_window_val_V_6_reg_2551(14),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(15),
      Q => kernel_window_val_V_6_reg_2551(15),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(1),
      Q => kernel_window_val_V_6_reg_2551(1),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(2),
      Q => kernel_window_val_V_6_reg_2551(2),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(3),
      Q => kernel_window_val_V_6_reg_2551(3),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(4),
      Q => kernel_window_val_V_6_reg_2551(4),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(5),
      Q => kernel_window_val_V_6_reg_2551(5),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(6),
      Q => kernel_window_val_V_6_reg_2551(6),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(7),
      Q => kernel_window_val_V_6_reg_2551(7),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(8),
      Q => kernel_window_val_V_6_reg_2551(8),
      R => '0'
    );
\kernel_window_val_V_6_reg_2551_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(9),
      Q => kernel_window_val_V_6_reg_2551(9),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(0),
      Q => kernel_window_val_V_7_reg_2631(0),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(10),
      Q => kernel_window_val_V_7_reg_2631(10),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(11),
      Q => kernel_window_val_V_7_reg_2631(11),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(12),
      Q => kernel_window_val_V_7_reg_2631(12),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(13),
      Q => kernel_window_val_V_7_reg_2631(13),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(14),
      Q => kernel_window_val_V_7_reg_2631(14),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(15),
      Q => kernel_window_val_V_7_reg_2631(15),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(1),
      Q => kernel_window_val_V_7_reg_2631(1),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(2),
      Q => kernel_window_val_V_7_reg_2631(2),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(3),
      Q => kernel_window_val_V_7_reg_2631(3),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(4),
      Q => kernel_window_val_V_7_reg_2631(4),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(5),
      Q => kernel_window_val_V_7_reg_2631(5),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(6),
      Q => kernel_window_val_V_7_reg_2631(6),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(7),
      Q => kernel_window_val_V_7_reg_2631(7),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(8),
      Q => kernel_window_val_V_7_reg_2631(8),
      R => '0'
    );
\kernel_window_val_V_7_reg_2631_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_6_reg_2551_reg[15]_0\(9),
      Q => kernel_window_val_V_7_reg_2631(9),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(0),
      Q => kernel_window_val_V_8_reg_2556(0),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(10),
      Q => kernel_window_val_V_8_reg_2556(10),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(11),
      Q => kernel_window_val_V_8_reg_2556(11),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(12),
      Q => kernel_window_val_V_8_reg_2556(12),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(13),
      Q => kernel_window_val_V_8_reg_2556(13),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(14),
      Q => kernel_window_val_V_8_reg_2556(14),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(15),
      Q => kernel_window_val_V_8_reg_2556(15),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(1),
      Q => kernel_window_val_V_8_reg_2556(1),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(2),
      Q => kernel_window_val_V_8_reg_2556(2),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(3),
      Q => kernel_window_val_V_8_reg_2556(3),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(4),
      Q => kernel_window_val_V_8_reg_2556(4),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(5),
      Q => kernel_window_val_V_8_reg_2556(5),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(6),
      Q => kernel_window_val_V_8_reg_2556(6),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(7),
      Q => kernel_window_val_V_8_reg_2556(7),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(8),
      Q => kernel_window_val_V_8_reg_2556(8),
      R => '0'
    );
\kernel_window_val_V_8_reg_2556_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(9),
      Q => kernel_window_val_V_8_reg_2556(9),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(0),
      Q => kernel_window_val_V_9_reg_2636(0),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(10),
      Q => kernel_window_val_V_9_reg_2636(10),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(11),
      Q => kernel_window_val_V_9_reg_2636(11),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(12),
      Q => kernel_window_val_V_9_reg_2636(12),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(13),
      Q => kernel_window_val_V_9_reg_2636(13),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(14),
      Q => kernel_window_val_V_9_reg_2636(14),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(15),
      Q => kernel_window_val_V_9_reg_2636(15),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(1),
      Q => kernel_window_val_V_9_reg_2636(1),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(2),
      Q => kernel_window_val_V_9_reg_2636(2),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(3),
      Q => kernel_window_val_V_9_reg_2636(3),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(4),
      Q => kernel_window_val_V_9_reg_2636(4),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(5),
      Q => kernel_window_val_V_9_reg_2636(5),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(6),
      Q => kernel_window_val_V_9_reg_2636(6),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(7),
      Q => kernel_window_val_V_9_reg_2636(7),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(8),
      Q => kernel_window_val_V_9_reg_2636(8),
      R => '0'
    );
\kernel_window_val_V_9_reg_2636_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_11_reg_26410,
      D => \kernel_window_val_V_8_reg_2556_reg[15]_0\(9),
      Q => kernel_window_val_V_9_reg_2636(9),
      R => '0'
    );
\kernel_window_val_V_reg_2536[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => select_ln1027_39_reg_2385,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage2,
      O => kernel_window_val_V_10_reg_25610
    );
\kernel_window_val_V_reg_2536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(0),
      Q => kernel_window_val_V_reg_2536(0),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(10),
      Q => kernel_window_val_V_reg_2536(10),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(11),
      Q => kernel_window_val_V_reg_2536(11),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(12),
      Q => kernel_window_val_V_reg_2536(12),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(13),
      Q => kernel_window_val_V_reg_2536(13),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(14),
      Q => kernel_window_val_V_reg_2536(14),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(15),
      Q => kernel_window_val_V_reg_2536(15),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(1),
      Q => kernel_window_val_V_reg_2536(1),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(2),
      Q => kernel_window_val_V_reg_2536(2),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(3),
      Q => kernel_window_val_V_reg_2536(3),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(4),
      Q => kernel_window_val_V_reg_2536(4),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(5),
      Q => kernel_window_val_V_reg_2536(5),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(6),
      Q => kernel_window_val_V_reg_2536(6),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(7),
      Q => kernel_window_val_V_reg_2536(7),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(8),
      Q => kernel_window_val_V_reg_2536(8),
      R => '0'
    );
\kernel_window_val_V_reg_2536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => kernel_window_val_V_10_reg_25610,
      D => q0(9),
      Q => kernel_window_val_V_reg_2536(9),
      R => '0'
    );
\last_reg_2441[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF00000800"
    )
        port map (
      I0 => \last_reg_2441[0]_i_2_n_0\,
      I1 => \last_reg_2441[0]_i_3_n_0\,
      I2 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I3 => p_23_in,
      I4 => select_ln1027_39_fu_1535_p3,
      I5 => last_reg_2441,
      O => \last_reg_2441[0]_i_1_n_0\
    );
\last_reg_2441[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004B000000"
    )
        port map (
      I0 => p_0_in0_out,
      I1 => input_ch_idx_load_reg_2244(1),
      I2 => \last_reg_2441_reg[0]_0\(1),
      I3 => select_ln1027_27_reg_2324,
      I4 => select_ln1027_2_reg_2179,
      I5 => \last_reg_2441_reg[0]_0\(4),
      O => \last_reg_2441[0]_i_2_n_0\
    );
\last_reg_2441[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAA2"
    )
        port map (
      I0 => \last_reg_2441[0]_i_5_n_0\,
      I1 => input_ch_idx_load_reg_2244(2),
      I2 => select_ln1027_23_reg_2286,
      I3 => or_ln1027_1_reg_2198,
      I4 => p_3_in,
      I5 => \last_reg_2441_reg[0]_0\(2),
      O => \last_reg_2441[0]_i_3_n_0\
    );
\last_reg_2441[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => select_ln1027_22_reg_2281,
      I2 => select_ln1027_23_reg_2286,
      O => p_0_in0_out
    );
\last_reg_2441[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0201000000FC02FD"
    )
        port map (
      I0 => input_ch_idx_load_reg_2244(3),
      I1 => add_ln984_1_reg_2456_reg_i_41_n_0,
      I2 => p_3_in,
      I3 => \last_reg_2441_reg[0]_0\(3),
      I4 => input_ch_idx_load_reg_2244(0),
      I5 => \last_reg_2441_reg[0]_0\(0),
      O => \last_reg_2441[0]_i_5_n_0\
    );
\last_reg_2441_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => last_reg_2441,
      Q => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST,
      R => '0'
    );
\last_reg_2441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \last_reg_2441[0]_i_1_n_0\,
      Q => last_reg_2441,
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_23_in,
      I1 => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      O => line_buff_group_0_val_V_addr_reg_25760
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(0),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(0),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(10),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(10),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(11),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(11),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(1),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(1),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(2),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(2),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(3),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(3),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(4),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(4),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(5),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(5),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(6),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(6),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(7),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(7),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(8),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(8),
      R => '0'
    );
\line_buff_group_0_val_V_addr_reg_2576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => line_buff_group_0_val_V_addr_reg_25760,
      D => \^address1\(9),
      Q => \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(9),
      R => '0'
    );
mul_9ns_2ns_11_1_1_U5: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1
     port map (
      D(10) => mul_9ns_2ns_11_1_1_U5_n_0,
      D(9) => mul_9ns_2ns_11_1_1_U5_n_1,
      D(8) => mul_9ns_2ns_11_1_1_U5_n_2,
      D(7) => mul_9ns_2ns_11_1_1_U5_n_3,
      D(6) => mul_9ns_2ns_11_1_1_U5_n_4,
      D(5) => mul_9ns_2ns_11_1_1_U5_n_5,
      D(4) => mul_9ns_2ns_11_1_1_U5_n_6,
      D(3) => mul_9ns_2ns_11_1_1_U5_n_7,
      D(2) => mul_9ns_2ns_11_1_1_U5_n_8,
      D(1) => mul_9ns_2ns_11_1_1_U5_n_9,
      D(0) => mul_9ns_2ns_11_1_1_U5_n_10,
      DI(0) => \dout_carry__1_i_1__1_n_0\,
      Q(7 downto 0) => out_row_fu_248(7 downto 0),
      S(1) => \dout_carry__1_i_2__1_n_0\,
      S(0) => \dout_carry__1_i_3__2_n_0\,
      \conv3_i_i_i2821607_reg_2140_reg[3]\(1 downto 0) => stride_cast2_cast_reg_2092_reg(1 downto 0)
    );
mul_9ns_2ns_11_1_1_U6: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_15
     port map (
      D(10 downto 0) => dout(10 downto 0),
      DI(0) => \dout_carry__1_i_1_n_0\,
      Q(7 downto 0) => out_col_fu_232(7 downto 0),
      S(1) => \dout_carry__1_i_2_n_0\,
      S(0) => \dout_carry__1_i_3__0_n_0\,
      \conv3_i_i_i3291609_reg_2146_reg[3]\(1 downto 0) => stride_cast2_cast_reg_2092_reg(1 downto 0)
    );
mul_9ns_2ns_11_1_1_U7: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_16
     port map (
      D(10 downto 0) => row_idx_mid1_fu_1093_p2(10 downto 0),
      DI(1) => \row_idx_mid1_reg_2275[3]_i_2_n_0\,
      DI(0) => \row_idx_mid1_reg_2275[3]_i_3_n_0\,
      Q(8 downto 0) => out_row_3_reg_2156(8 downto 0),
      S(3) => mul_9ns_2ns_11_1_1_U7_n_16,
      S(2) => mul_9ns_2ns_11_1_1_U7_n_17,
      S(1) => mul_9ns_2ns_11_1_1_U7_n_18,
      S(0) => mul_9ns_2ns_11_1_1_U7_n_19,
      \cmp_not_mid1178_reg_2254_reg[0]\ => \cmp_not_mid1178_reg_2254_reg_n_0_[0]\,
      conv3_i_i_i3291609_mid1_reg_23150 => conv3_i_i_i3291609_mid1_reg_23150,
      \dout_carry__1_0\(1) => mul_9ns_2ns_11_1_1_U7_n_20,
      \dout_carry__1_0\(0) => mul_9ns_2ns_11_1_1_U7_n_21,
      \dout_carry__1_1\(1 downto 0) => stride_cast2_cast_reg_2092_reg(1 downto 0),
      icmp_ln1027_4_reg_2162 => icmp_ln1027_4_reg_2162,
      \input_h_cast_cast_reg_2107_reg[6]\(3) => mul_9ns_2ns_11_1_1_U7_n_12,
      \input_h_cast_cast_reg_2107_reg[6]\(2) => mul_9ns_2ns_11_1_1_U7_n_13,
      \input_h_cast_cast_reg_2107_reg[6]\(1) => mul_9ns_2ns_11_1_1_U7_n_14,
      \input_h_cast_cast_reg_2107_reg[6]\(0) => mul_9ns_2ns_11_1_1_U7_n_15,
      \input_h_cast_cast_reg_2107_reg[8]\(0) => mul_9ns_2ns_11_1_1_U7_n_22,
      \row_idx_mid1_reg_2275_reg[10]\(10 downto 0) => conv3_i_i_i2821607_reg_2140(10 downto 0),
      \row_idx_mid1_reg_2275_reg[3]\(1 downto 0) => row_stride_fu_240(1 downto 0),
      select_ln1027_10_reg_2184 => select_ln1027_10_reg_2184,
      \select_ln1027_10_reg_2184_reg[0]\ => mul_9ns_2ns_11_1_1_U7_n_11,
      \ult65_reg_2259_reg[0]\(8 downto 0) => input_h_cast_cast_reg_2107_reg(8 downto 0)
    );
mul_9ns_2ns_11_1_1_U8: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_9ns_2ns_11_1_1_17
     port map (
      D(10) => mul_9ns_2ns_11_1_1_U8_n_0,
      D(9) => mul_9ns_2ns_11_1_1_U8_n_1,
      D(8) => mul_9ns_2ns_11_1_1_U8_n_2,
      D(7) => mul_9ns_2ns_11_1_1_U8_n_3,
      D(6) => mul_9ns_2ns_11_1_1_U8_n_4,
      D(5) => mul_9ns_2ns_11_1_1_U8_n_5,
      D(4) => mul_9ns_2ns_11_1_1_U8_n_6,
      D(3) => mul_9ns_2ns_11_1_1_U8_n_7,
      D(2) => mul_9ns_2ns_11_1_1_U8_n_8,
      D(1) => mul_9ns_2ns_11_1_1_U8_n_9,
      D(0) => mul_9ns_2ns_11_1_1_U8_n_10,
      DI(0) => \dout_carry__1_i_1__0_n_0\,
      Q(7 downto 0) => out_col_1_reg_2114(7 downto 0),
      S(1) => \dout_carry__1_i_2__0_n_0\,
      S(0) => \dout_carry__1_i_3__1_n_0\,
      \conv3_i_i_i3291609_mid1_reg_2315_reg[3]\(1 downto 0) => stride_cast2_cast_reg_2092_reg(1 downto 0),
      or_ln1027_1_reg_2198 => or_ln1027_1_reg_2198,
      \out_col_1_reg_2114_reg[3]\ => mul_9ns_2ns_11_1_1_U8_n_11,
      \out_col_1_reg_2114_reg[7]\(4) => mul_9ns_2ns_11_1_1_U8_n_12,
      \out_col_1_reg_2114_reg[7]\(3) => mul_9ns_2ns_11_1_1_U8_n_13,
      \out_col_1_reg_2114_reg[7]\(2) => mul_9ns_2ns_11_1_1_U8_n_14,
      \out_col_1_reg_2114_reg[7]\(1) => mul_9ns_2ns_11_1_1_U8_n_15,
      \out_col_1_reg_2114_reg[7]\(0) => mul_9ns_2ns_11_1_1_U8_n_16
    );
\notlhs1_reg_2225[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => Q(2),
      I1 => row_stride_fu_240(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => row_stride_fu_240(1),
      O => notlhs1_fu_983_p2
    );
\notlhs1_reg_2225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => notlhs1_fu_983_p2,
      Q => notlhs1_reg_2225,
      R => '0'
    );
notlhs_fu_885_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notlhs_fu_885_p2,
      CO(2) => notlhs_fu_885_p2_carry_n_1,
      CO(1) => notlhs_fu_885_p2_carry_n_2,
      CO(0) => notlhs_fu_885_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_notlhs_fu_885_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => notlhs_fu_885_p2_carry_i_1_n_0,
      S(2) => notlhs_fu_885_p2_carry_i_2_n_0,
      S(1) => notlhs_fu_885_p2_carry_i_3_n_0,
      S(0) => notlhs_fu_885_p2_carry_i_4_n_0
    );
notlhs_fu_885_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(9),
      O => notlhs_fu_885_p2_carry_i_1_n_0
    );
notlhs_fu_885_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(7),
      I1 => out_row_fu_248(7),
      I2 => notlhs_fu_885_p2_carry_0(6),
      I3 => out_row_fu_248(6),
      I4 => notlhs_fu_885_p2_carry_0(8),
      I5 => out_row_fu_248(8),
      O => notlhs_fu_885_p2_carry_i_2_n_0
    );
notlhs_fu_885_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(4),
      I1 => out_row_fu_248(4),
      I2 => notlhs_fu_885_p2_carry_0(3),
      I3 => out_row_fu_248(3),
      I4 => notlhs_fu_885_p2_carry_0(5),
      I5 => out_row_fu_248(5),
      O => notlhs_fu_885_p2_carry_i_3_n_0
    );
notlhs_fu_885_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(1),
      I1 => out_row_fu_248(1),
      I2 => notlhs_fu_885_p2_carry_0(0),
      I3 => out_row_fu_248(0),
      I4 => out_row_fu_248(2),
      I5 => notlhs_fu_885_p2_carry_0(2),
      O => notlhs_fu_885_p2_carry_i_4_n_0
    );
notlhs_mid1_fu_919_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notlhs_mid1_fu_919_p2,
      CO(2) => notlhs_mid1_fu_919_p2_carry_n_1,
      CO(1) => notlhs_mid1_fu_919_p2_carry_n_2,
      CO(0) => notlhs_mid1_fu_919_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_notlhs_mid1_fu_919_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => notlhs_mid1_fu_919_p2_carry_i_1_n_0,
      S(2) => notlhs_mid1_fu_919_p2_carry_i_2_n_0,
      S(1) => notlhs_mid1_fu_919_p2_carry_i_3_n_0,
      S(0) => notlhs_mid1_fu_919_p2_carry_i_4_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(9),
      O => notlhs_mid1_fu_919_p2_carry_i_1_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2082080008002082"
    )
        port map (
      I0 => notlhs_mid1_fu_919_p2_carry_i_5_n_0,
      I1 => out_row_fu_248(7),
      I2 => notlhs_fu_885_p2_carry_0(7),
      I3 => notlhs_mid1_fu_919_p2_carry_i_6_n_0,
      I4 => out_row_fu_248(8),
      I5 => notlhs_fu_885_p2_carry_0(8),
      O => notlhs_mid1_fu_919_p2_carry_i_2_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8220000800088220"
    )
        port map (
      I0 => notlhs_mid1_fu_919_p2_carry_i_7_n_0,
      I1 => out_row_fu_248(4),
      I2 => \out_row_3_reg_2156[8]_i_2_n_0\,
      I3 => notlhs_fu_885_p2_carry_0(4),
      I4 => out_row_fu_248(5),
      I5 => notlhs_fu_885_p2_carry_0(5),
      O => notlhs_mid1_fu_919_p2_carry_i_3_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2402004000402402"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(0),
      I1 => out_row_fu_248(0),
      I2 => out_row_fu_248(1),
      I3 => notlhs_fu_885_p2_carry_0(1),
      I4 => out_row_fu_248(2),
      I5 => notlhs_fu_885_p2_carry_0(2),
      O => notlhs_mid1_fu_919_p2_carry_i_4_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99699999"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(6),
      I1 => out_row_fu_248(6),
      I2 => out_row_fu_248(4),
      I3 => \out_row_3_reg_2156[8]_i_2_n_0\,
      I4 => out_row_fu_248(5),
      O => notlhs_mid1_fu_919_p2_carry_i_5_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => out_row_fu_248(6),
      I1 => out_row_fu_248(5),
      I2 => \out_row_3_reg_2156[8]_i_2_n_0\,
      I3 => out_row_fu_248(4),
      O => notlhs_mid1_fu_919_p2_carry_i_6_n_0
    );
notlhs_mid1_fu_919_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAA9555"
    )
        port map (
      I0 => notlhs_fu_885_p2_carry_0(3),
      I1 => out_row_fu_248(1),
      I2 => out_row_fu_248(0),
      I3 => out_row_fu_248(2),
      I4 => out_row_fu_248(3),
      O => notlhs_mid1_fu_919_p2_carry_i_7_n_0
    );
\notrhs2_reg_2239[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFFFBE"
    )
        port map (
      I0 => Q(2),
      I1 => col_stride_fu_224(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => col_stride_fu_224(1),
      O => notrhs2_fu_1009_p2
    );
\notrhs2_reg_2239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => notrhs2_fu_1009_p2,
      Q => notrhs2_reg_2239,
      R => '0'
    );
notrhs_fu_991_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notrhs_fu_991_p2,
      CO(2) => notrhs_fu_991_p2_carry_n_1,
      CO(1) => notrhs_fu_991_p2_carry_n_2,
      CO(0) => notrhs_fu_991_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_notrhs_fu_991_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => notrhs_fu_991_p2_carry_i_1_n_0,
      S(2) => notrhs_fu_991_p2_carry_i_2_n_0,
      S(1) => notrhs_fu_991_p2_carry_i_3_n_0,
      S(0) => notrhs_fu_991_p2_carry_i_4_n_0
    );
notrhs_fu_991_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(9),
      O => notrhs_fu_991_p2_carry_i_1_n_0
    );
notrhs_fu_991_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(7),
      I1 => out_col_1_reg_2114(7),
      I2 => notrhs_fu_991_p2_carry_0(6),
      I3 => out_col_1_reg_2114(6),
      I4 => notrhs_fu_991_p2_carry_0(8),
      I5 => out_col_1_reg_2114(8),
      O => notrhs_fu_991_p2_carry_i_2_n_0
    );
notrhs_fu_991_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(4),
      I1 => out_col_1_reg_2114(4),
      I2 => notrhs_fu_991_p2_carry_0(3),
      I3 => out_col_1_reg_2114(3),
      I4 => notrhs_fu_991_p2_carry_0(5),
      I5 => out_col_1_reg_2114(5),
      O => notrhs_fu_991_p2_carry_i_3_n_0
    );
notrhs_fu_991_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(1),
      I1 => out_col_1_reg_2114(1),
      I2 => notrhs_fu_991_p2_carry_0(0),
      I3 => out_col_1_reg_2114(0),
      I4 => notrhs_fu_991_p2_carry_0(2),
      I5 => out_col_1_reg_2114(2),
      O => notrhs_fu_991_p2_carry_i_4_n_0
    );
notrhs_mid1_fu_1154_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => notrhs_mid1_fu_1154_p2,
      CO(2) => notrhs_mid1_fu_1154_p2_carry_n_1,
      CO(1) => notrhs_mid1_fu_1154_p2_carry_n_2,
      CO(0) => notrhs_mid1_fu_1154_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_notrhs_mid1_fu_1154_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => notrhs_mid1_fu_1154_p2_carry_i_1_n_0,
      S(2) => notrhs_mid1_fu_1154_p2_carry_i_2_n_0,
      S(1) => notrhs_mid1_fu_1154_p2_carry_i_3_n_0,
      S(0) => notrhs_mid1_fu_1154_p2_carry_i_4_n_0
    );
notrhs_mid1_fu_1154_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(9),
      O => notrhs_mid1_fu_1154_p2_carry_i_1_n_0
    );
notrhs_mid1_fu_1154_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(7),
      I1 => mul_9ns_2ns_11_1_1_U8_n_12,
      I2 => mul_9ns_2ns_11_1_1_U8_n_13,
      I3 => notrhs_fu_991_p2_carry_0(6),
      I4 => \out_col_3_reg_2299[8]_i_1_n_0\,
      I5 => notrhs_fu_991_p2_carry_0(8),
      O => notrhs_mid1_fu_1154_p2_carry_i_2_n_0
    );
notrhs_mid1_fu_1154_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(5),
      I1 => \out_col_3_reg_2299[5]_i_1_n_0\,
      I2 => mul_9ns_2ns_11_1_1_U8_n_15,
      I3 => notrhs_fu_991_p2_carry_0(3),
      I4 => mul_9ns_2ns_11_1_1_U8_n_14,
      I5 => notrhs_fu_991_p2_carry_0(4),
      O => notrhs_mid1_fu_1154_p2_carry_i_3_n_0
    );
notrhs_mid1_fu_1154_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0208A8A2"
    )
        port map (
      I0 => notrhs_mid1_fu_1154_p2_carry_i_5_n_0,
      I1 => out_col_1_reg_2114(0),
      I2 => or_ln1027_1_reg_2198,
      I3 => out_col_1_reg_2114(1),
      I4 => notrhs_fu_991_p2_carry_0(1),
      O => notrhs_mid1_fu_1154_p2_carry_i_4_n_0
    );
notrhs_mid1_fu_1154_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555009900006900"
    )
        port map (
      I0 => notrhs_fu_991_p2_carry_0(2),
      I1 => out_col_1_reg_2114(2),
      I2 => out_col_1_reg_2114(1),
      I3 => out_col_1_reg_2114(0),
      I4 => or_ln1027_1_reg_2198,
      I5 => notrhs_fu_991_p2_carry_0(0),
      O => notrhs_mid1_fu_1154_p2_carry_i_5_n_0
    );
\or_ln1027_1_reg_2198[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln1027_7_fu_932_p2,
      I1 => \icmp_ln1027_4_fu_910_p2_carry__0_n_2\,
      O => or_ln1027_1_fu_944_p2
    );
\or_ln1027_1_reg_2198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => or_ln1027_1_fu_944_p2,
      Q => or_ln1027_1_reg_2198,
      R => '0'
    );
\or_ln1027_4_reg_2304[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      O => conv3_i_i_i3291609_mid1_reg_23150
    );
\or_ln1027_4_reg_2304[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => icmp_ln1027_4_reg_2162,
      I1 => select_ln1027_10_reg_2184,
      I2 => p_2_in,
      O => p_1_in
    );
\or_ln1027_4_reg_2304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => p_1_in,
      Q => or_ln1027_4_reg_2304,
      R => '0'
    );
\out_col_1_reg_2114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(0),
      Q => out_col_1_reg_2114(0),
      R => '0'
    );
\out_col_1_reg_2114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(1),
      Q => out_col_1_reg_2114(1),
      R => '0'
    );
\out_col_1_reg_2114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(2),
      Q => out_col_1_reg_2114(2),
      R => '0'
    );
\out_col_1_reg_2114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(3),
      Q => out_col_1_reg_2114(3),
      R => '0'
    );
\out_col_1_reg_2114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(4),
      Q => out_col_1_reg_2114(4),
      R => '0'
    );
\out_col_1_reg_2114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(5),
      Q => out_col_1_reg_2114(5),
      R => '0'
    );
\out_col_1_reg_2114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(6),
      Q => out_col_1_reg_2114(6),
      R => '0'
    );
\out_col_1_reg_2114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(7),
      Q => out_col_1_reg_2114(7),
      R => '0'
    );
\out_col_1_reg_2114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_col_fu_232(8),
      Q => out_col_1_reg_2114(8),
      R => '0'
    );
\out_col_3_reg_2299[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => out_col_1_reg_2114(0),
      O => \out_col_3_reg_2299[0]_i_1_n_0\
    );
\out_col_3_reg_2299[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => out_col_1_reg_2114(1),
      I1 => or_ln1027_1_reg_2198,
      I2 => out_col_1_reg_2114(0),
      O => \out_col_3_reg_2299[1]_i_1_n_0\
    );
\out_col_3_reg_2299[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => out_col_1_reg_2114(5),
      I1 => or_ln1027_1_reg_2198,
      I2 => mul_9ns_2ns_11_1_1_U8_n_11,
      O => \out_col_3_reg_2299[5]_i_1_n_0\
    );
\out_col_3_reg_2299[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => out_col_1_reg_2114(5),
      I2 => out_col_1_reg_2114(6),
      I3 => mul_9ns_2ns_11_1_1_U8_n_11,
      I4 => out_col_1_reg_2114(7),
      I5 => out_col_1_reg_2114(8),
      O => \out_col_3_reg_2299[8]_i_1_n_0\
    );
\out_col_3_reg_2299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => \out_col_3_reg_2299[0]_i_1_n_0\,
      Q => out_col_3_reg_2299(0),
      R => '0'
    );
\out_col_3_reg_2299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => \out_col_3_reg_2299[1]_i_1_n_0\,
      Q => out_col_3_reg_2299(1),
      R => '0'
    );
\out_col_3_reg_2299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_16,
      Q => out_col_3_reg_2299(2),
      R => '0'
    );
\out_col_3_reg_2299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_15,
      Q => out_col_3_reg_2299(3),
      R => '0'
    );
\out_col_3_reg_2299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_14,
      Q => out_col_3_reg_2299(4),
      R => '0'
    );
\out_col_3_reg_2299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => \out_col_3_reg_2299[5]_i_1_n_0\,
      Q => out_col_3_reg_2299(5),
      R => '0'
    );
\out_col_3_reg_2299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_13,
      Q => out_col_3_reg_2299(6),
      R => '0'
    );
\out_col_3_reg_2299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => mul_9ns_2ns_11_1_1_U8_n_12,
      Q => out_col_3_reg_2299(7),
      R => '0'
    );
\out_col_3_reg_2299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => \out_col_3_reg_2299[8]_i_1_n_0\,
      Q => out_col_3_reg_2299(8),
      R => '0'
    );
\out_col_fu_232[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(0),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(0),
      O => select_ln1027_34_fu_1422_p3(0)
    );
\out_col_fu_232[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(1),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(1),
      O => select_ln1027_34_fu_1422_p3(1)
    );
\out_col_fu_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(2),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(2),
      O => select_ln1027_34_fu_1422_p3(2)
    );
\out_col_fu_232[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(3),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(3),
      O => select_ln1027_34_fu_1422_p3(3)
    );
\out_col_fu_232[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(4),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(4),
      O => select_ln1027_34_fu_1422_p3(4)
    );
\out_col_fu_232[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(5),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(5),
      O => select_ln1027_34_fu_1422_p3(5)
    );
\out_col_fu_232[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(6),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(6),
      O => select_ln1027_34_fu_1422_p3(6)
    );
\out_col_fu_232[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(7),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(7),
      O => select_ln1027_34_fu_1422_p3(7)
    );
\out_col_fu_232[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_col_3_reg_2299(8),
      I1 => select_ln1027_23_reg_2286,
      I2 => select_ln1027_12_reg_2270(8),
      O => select_ln1027_34_fu_1422_p3(8)
    );
\out_col_fu_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(0),
      Q => out_col_fu_232(0),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(1),
      Q => out_col_fu_232(1),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(2),
      Q => out_col_fu_232(2),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(3),
      Q => out_col_fu_232(3),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(4),
      Q => out_col_fu_232(4),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(5),
      Q => out_col_fu_232(5),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(6),
      Q => out_col_fu_232(6),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(7),
      Q => out_col_fu_232(7),
      R => indvar_flatten242_fu_252
    );
\out_col_fu_232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_34_fu_1422_p3(8),
      Q => out_col_fu_232(8),
      R => indvar_flatten242_fu_252
    );
\out_row_1_reg_2130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(0),
      Q => out_row_1_reg_2130(0),
      R => '0'
    );
\out_row_1_reg_2130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(1),
      Q => out_row_1_reg_2130(1),
      R => '0'
    );
\out_row_1_reg_2130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(2),
      Q => out_row_1_reg_2130(2),
      R => '0'
    );
\out_row_1_reg_2130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(3),
      Q => out_row_1_reg_2130(3),
      R => '0'
    );
\out_row_1_reg_2130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(4),
      Q => out_row_1_reg_2130(4),
      R => '0'
    );
\out_row_1_reg_2130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(5),
      Q => out_row_1_reg_2130(5),
      R => '0'
    );
\out_row_1_reg_2130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(6),
      Q => out_row_1_reg_2130(6),
      R => '0'
    );
\out_row_1_reg_2130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(7),
      Q => out_row_1_reg_2130(7),
      R => '0'
    );
\out_row_1_reg_2130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => out_row_fu_248(8),
      Q => out_row_1_reg_2130(8),
      R => '0'
    );
\out_row_3_reg_2156[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => out_row_fu_248(0),
      O => out_row_cast3_mid1_fu_915_p1(0)
    );
\out_row_3_reg_2156[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => out_row_fu_248(0),
      I1 => out_row_fu_248(1),
      O => out_row_cast3_mid1_fu_915_p1(1)
    );
\out_row_3_reg_2156[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_row_fu_248(0),
      I1 => out_row_fu_248(1),
      I2 => out_row_fu_248(2),
      O => out_row_cast3_mid1_fu_915_p1(2)
    );
\out_row_3_reg_2156[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => out_row_fu_248(1),
      I1 => out_row_fu_248(0),
      I2 => out_row_fu_248(2),
      I3 => out_row_fu_248(3),
      O => out_row_cast3_mid1_fu_915_p1(3)
    );
\out_row_3_reg_2156[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => out_row_fu_248(3),
      I1 => out_row_fu_248(2),
      I2 => out_row_fu_248(0),
      I3 => out_row_fu_248(1),
      I4 => out_row_fu_248(4),
      O => out_row_cast3_mid1_fu_915_p1(4)
    );
\out_row_3_reg_2156[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => out_row_fu_248(4),
      I1 => out_row_fu_248(1),
      I2 => out_row_fu_248(0),
      I3 => out_row_fu_248(2),
      I4 => out_row_fu_248(3),
      I5 => out_row_fu_248(5),
      O => out_row_cast3_mid1_fu_915_p1(5)
    );
\out_row_3_reg_2156[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => out_row_fu_248(5),
      I1 => \out_row_3_reg_2156[8]_i_2_n_0\,
      I2 => out_row_fu_248(4),
      I3 => out_row_fu_248(6),
      O => out_row_cast3_mid1_fu_915_p1(6)
    );
\out_row_3_reg_2156[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => out_row_fu_248(4),
      I1 => \out_row_3_reg_2156[8]_i_2_n_0\,
      I2 => out_row_fu_248(5),
      I3 => out_row_fu_248(6),
      I4 => out_row_fu_248(7),
      O => out_row_cast3_mid1_fu_915_p1(7)
    );
\out_row_3_reg_2156[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => out_row_fu_248(7),
      I1 => out_row_fu_248(6),
      I2 => out_row_fu_248(5),
      I3 => \out_row_3_reg_2156[8]_i_2_n_0\,
      I4 => out_row_fu_248(4),
      I5 => out_row_fu_248(8),
      O => out_row_cast3_mid1_fu_915_p1(8)
    );
\out_row_3_reg_2156[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => out_row_fu_248(1),
      I1 => out_row_fu_248(0),
      I2 => out_row_fu_248(2),
      I3 => out_row_fu_248(3),
      O => \out_row_3_reg_2156[8]_i_2_n_0\
    );
\out_row_3_reg_2156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(0),
      Q => out_row_3_reg_2156(0),
      R => '0'
    );
\out_row_3_reg_2156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(1),
      Q => out_row_3_reg_2156(1),
      R => '0'
    );
\out_row_3_reg_2156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(2),
      Q => out_row_3_reg_2156(2),
      R => '0'
    );
\out_row_3_reg_2156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(3),
      Q => out_row_3_reg_2156(3),
      R => '0'
    );
\out_row_3_reg_2156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(4),
      Q => out_row_3_reg_2156(4),
      R => '0'
    );
\out_row_3_reg_2156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(5),
      Q => out_row_3_reg_2156(5),
      R => '0'
    );
\out_row_3_reg_2156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(6),
      Q => out_row_3_reg_2156(6),
      R => '0'
    );
\out_row_3_reg_2156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(7),
      Q => out_row_3_reg_2156(7),
      R => '0'
    );
\out_row_3_reg_2156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => out_row_cast3_mid1_fu_915_p1(8),
      Q => out_row_3_reg_2156(8),
      R => '0'
    );
\out_row_fu_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(0),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(0),
      O => select_ln1027_11_fu_1261_p3(0)
    );
\out_row_fu_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(1),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(1),
      O => select_ln1027_11_fu_1261_p3(1)
    );
\out_row_fu_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(2),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(2),
      O => select_ln1027_11_fu_1261_p3(2)
    );
\out_row_fu_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(3),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(3),
      O => select_ln1027_11_fu_1261_p3(3)
    );
\out_row_fu_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(4),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(4),
      O => select_ln1027_11_fu_1261_p3(4)
    );
\out_row_fu_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(5),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(5),
      O => select_ln1027_11_fu_1261_p3(5)
    );
\out_row_fu_248[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(6),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(6),
      O => select_ln1027_11_fu_1261_p3(6)
    );
\out_row_fu_248[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(7),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(7),
      O => select_ln1027_11_fu_1261_p3(7)
    );
\out_row_fu_248[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_row_3_reg_2156(8),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => out_row_1_reg_2130(8),
      O => select_ln1027_11_fu_1261_p3(8)
    );
\out_row_fu_248_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(0),
      Q => out_row_fu_248(0),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(1),
      Q => out_row_fu_248(1),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(2),
      Q => out_row_fu_248(2),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(3),
      Q => out_row_fu_248(3),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(4),
      Q => out_row_fu_248(4),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(5),
      Q => out_row_fu_248(5),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(6),
      Q => out_row_fu_248(6),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(7),
      Q => out_row_fu_248(7),
      R => indvar_flatten242_fu_252
    );
\out_row_fu_248_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_11_fu_1261_p3(8),
      Q => out_row_fu_248(8),
      R => indvar_flatten242_fu_252
    );
ram_reg_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_pp0_iter1_reg_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => p_23_in,
      I3 => ap_enable_reg_pp0_iter2,
      O => we1
    );
ram_reg_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_101,
      I2 => add_ln984_fu_1808_p2_n_101,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(4),
      O => address0(4)
    );
\ram_reg_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_101,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_101,
      O => add_ln984_1_reg_2456_reg_0(4)
    );
ram_reg_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_102,
      I2 => add_ln984_fu_1808_p2_n_102,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(3),
      O => address0(3)
    );
\ram_reg_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_102,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_102,
      O => add_ln984_1_reg_2456_reg_0(3)
    );
ram_reg_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_103,
      I2 => add_ln984_fu_1808_p2_n_103,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(2),
      O => address0(2)
    );
\ram_reg_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_103,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_103,
      O => add_ln984_1_reg_2456_reg_0(2)
    );
ram_reg_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_104,
      I2 => add_ln984_fu_1808_p2_n_104,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(1),
      O => address0(1)
    );
\ram_reg_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_104,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_104,
      O => add_ln984_1_reg_2456_reg_0(1)
    );
ram_reg_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_105,
      I2 => add_ln984_fu_1808_p2_n_105,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(0),
      O => address0(0)
    );
\ram_reg_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_105,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_105,
      O => add_ln984_1_reg_2456_reg_0(0)
    );
ram_reg_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ap_enable_reg_pp0_iter2_reg_4(0)
    );
\ram_reg_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => WEA(0)
    );
\ram_reg_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
\ram_reg_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ap_enable_reg_pp0_iter2_reg_2(0)
    );
\ram_reg_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_3\
    );
\ram_reg_0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_5\
    );
\ram_reg_0_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_7\
    );
ram_reg_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F080F080F0808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => p_23_in,
      I2 => \ap_CS_fsm_reg[9]\(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_CS_fsm_pp0_stage1,
      O => ce0
    );
\ram_reg_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg[9]\(1),
      O => \ap_CS_fsm_reg[1]_0\
    );
ram_reg_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_94,
      I2 => add_ln984_fu_1808_p2_n_94,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(11),
      O => address0(11)
    );
\ram_reg_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_94,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_94,
      O => add_ln984_1_reg_2456_reg_0(11)
    );
ram_reg_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_95,
      I2 => add_ln984_fu_1808_p2_n_95,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(10),
      O => address0(10)
    );
\ram_reg_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_95,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_95,
      O => add_ln984_1_reg_2456_reg_0(10)
    );
ram_reg_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_96,
      I2 => add_ln984_fu_1808_p2_n_96,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(9),
      O => address0(9)
    );
\ram_reg_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_96,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_96,
      O => add_ln984_1_reg_2456_reg_0(9)
    );
ram_reg_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_97,
      I2 => add_ln984_fu_1808_p2_n_97,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(8),
      O => address0(8)
    );
\ram_reg_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_97,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_97,
      O => add_ln984_1_reg_2456_reg_0(8)
    );
ram_reg_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_98,
      I2 => add_ln984_fu_1808_p2_n_98,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(7),
      O => address0(7)
    );
\ram_reg_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_98,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_98,
      O => add_ln984_1_reg_2456_reg_0(7)
    );
ram_reg_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_99,
      I2 => add_ln984_fu_1808_p2_n_99,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(6),
      O => address0(6)
    );
\ram_reg_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_99,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_99,
      O => add_ln984_1_reg_2456_reg_0(6)
    );
ram_reg_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD8D8D800D8D8D8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_6950,
      I1 => add_ln984_1_reg_2456_reg_n_100,
      I2 => add_ln984_fu_1808_p2_n_100,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \^address1\(5),
      O => address0(5)
    );
\ram_reg_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln984_1_reg_2456_reg_n_100,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => add_ln984_fu_1808_p2_n_100,
      O => add_ln984_1_reg_2456_reg_0(5)
    );
ram_reg_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ce1
    );
\ram_reg_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ap_enable_reg_pp0_iter2_reg_1
    );
\ram_reg_1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ap_enable_reg_pp0_iter2_reg_3
    );
\ram_reg_1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_23_in,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg[9]\(1),
      O => ap_enable_reg_pp0_iter2_reg_5
    );
\ram_reg_1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_2\(0)
    );
\ram_reg_1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_4\(0)
    );
\ram_reg_1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_6\(0)
    );
\ram_reg_1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_8\(0)
    );
\row_idx_mid1_reg_2275[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => row_stride_fu_240(0),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => row_stride_fu_240(1),
      O => \row_idx_mid1_reg_2275[3]_i_2_n_0\
    );
\row_idx_mid1_reg_2275[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln1027_4_reg_2162,
      I1 => row_stride_fu_240(0),
      O => \row_idx_mid1_reg_2275[3]_i_3_n_0\
    );
\row_idx_mid1_reg_2275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(0),
      Q => sel0(0),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(10),
      Q => sel0(10),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(1),
      Q => sel0(1),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(2),
      Q => sel0(2),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(3),
      Q => sel0(3),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(4),
      Q => sel0(4),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(5),
      Q => sel0(5),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(6),
      Q => sel0(6),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(7),
      Q => sel0(7),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(8),
      Q => sel0(8),
      R => '0'
    );
\row_idx_mid1_reg_2275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => row_idx_mid1_fu_1093_p2(9),
      Q => sel0(9),
      R => '0'
    );
\row_stride_3_reg_2264[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => icmp_ln1027_4_reg_2162,
      I1 => row_stride_fu_240(0),
      O => zext_ln1027_5_fu_1089_p1(0)
    );
\row_stride_3_reg_2264[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => row_stride_fu_240(0),
      I1 => icmp_ln1027_4_reg_2162,
      I2 => row_stride_fu_240(1),
      O => zext_ln1027_5_fu_1089_p1(1)
    );
\row_stride_3_reg_2264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => zext_ln1027_5_fu_1089_p1(0),
      Q => row_stride_3_reg_2264(0),
      R => '0'
    );
\row_stride_3_reg_2264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => zext_ln1027_5_fu_1089_p1(1),
      Q => row_stride_3_reg_2264(1),
      R => '0'
    );
\row_stride_fu_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_stride_3_reg_2264(0),
      I1 => select_ln1027_10_reg_2184,
      I2 => select_ln1027_reg_2249(0),
      O => select_ln1027_24_fu_1339_p3(0)
    );
\row_stride_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => row_stride_3_reg_2264(1),
      I1 => select_ln1027_10_reg_2184,
      I2 => select_ln1027_reg_2249(1),
      O => select_ln1027_24_fu_1339_p3(1)
    );
\row_stride_fu_240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_24_fu_1339_p3(0),
      Q => row_stride_fu_240(0),
      R => indvar_flatten242_fu_252
    );
\row_stride_fu_240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten136_fu_244,
      D => select_ln1027_24_fu_1339_p3(1),
      Q => row_stride_fu_240(1),
      R => indvar_flatten242_fu_252
    );
\select_ln1027_10_reg_2184[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \select_ln1027_10_reg_2184_reg[0]_0\,
      I1 => \icmp_ln1027_4_fu_910_p2_carry__0_n_2\,
      I2 => icmp_ln1027_7_fu_932_p2,
      O => select_ln1027_10_fu_937_p3
    );
\select_ln1027_10_reg_2184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => select_ln1027_10_fu_937_p3,
      Q => select_ln1027_10_reg_2184,
      R => '0'
    );
\select_ln1027_12_reg_2270[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_1_reg_2114(0),
      I1 => or_ln1027_1_reg_2198,
      O => select_ln1027_12_fu_1083_p3(0)
    );
\select_ln1027_12_reg_2270[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_1_reg_2114(3),
      I1 => or_ln1027_1_reg_2198,
      O => select_ln1027_12_fu_1083_p3(3)
    );
\select_ln1027_12_reg_2270[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_1_reg_2114(5),
      I1 => or_ln1027_1_reg_2198,
      O => select_ln1027_12_fu_1083_p3(5)
    );
\select_ln1027_12_reg_2270[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => out_col_1_reg_2114(7),
      I1 => or_ln1027_1_reg_2198,
      O => select_ln1027_12_fu_1083_p3(7)
    );
\select_ln1027_12_reg_2270[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => or_ln1027_1_reg_2198,
      I1 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage2,
      O => \select_ln1027_12_reg_2270[8]_i_1_n_0\
    );
\select_ln1027_12_reg_2270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_12_fu_1083_p3(0),
      Q => select_ln1027_12_reg_2270(0),
      R => '0'
    );
\select_ln1027_12_reg_2270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => out_col_1_reg_2114(1),
      Q => select_ln1027_12_reg_2270(1),
      R => \select_ln1027_12_reg_2270[8]_i_1_n_0\
    );
\select_ln1027_12_reg_2270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => out_col_1_reg_2114(2),
      Q => select_ln1027_12_reg_2270(2),
      R => \select_ln1027_12_reg_2270[8]_i_1_n_0\
    );
\select_ln1027_12_reg_2270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_12_fu_1083_p3(3),
      Q => select_ln1027_12_reg_2270(3),
      R => '0'
    );
\select_ln1027_12_reg_2270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => out_col_1_reg_2114(4),
      Q => select_ln1027_12_reg_2270(4),
      R => \select_ln1027_12_reg_2270[8]_i_1_n_0\
    );
\select_ln1027_12_reg_2270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_12_fu_1083_p3(5),
      Q => select_ln1027_12_reg_2270(5),
      R => '0'
    );
\select_ln1027_12_reg_2270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => out_col_1_reg_2114(6),
      Q => select_ln1027_12_reg_2270(6),
      R => \select_ln1027_12_reg_2270[8]_i_1_n_0\
    );
\select_ln1027_12_reg_2270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_12_fu_1083_p3(7),
      Q => select_ln1027_12_reg_2270(7),
      R => '0'
    );
\select_ln1027_12_reg_2270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => out_col_1_reg_2114(8),
      Q => select_ln1027_12_reg_2270(8),
      R => \select_ln1027_12_reg_2270[8]_i_1_n_0\
    );
\select_ln1027_22_reg_2281[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F888"
    )
        port map (
      I0 => \select_ln1027_22_reg_2281[0]_i_2_n_0\,
      I1 => \select_ln1027_22_reg_2281[0]_i_3_n_0\,
      I2 => \select_ln1027_33_reg_2349_reg[0]_0\,
      I3 => select_ln1027_10_reg_2184,
      I4 => icmp_ln1027_4_reg_2162,
      O => select_ln1027_22_fu_1105_p3
    );
\select_ln1027_22_reg_2281[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001000000001001"
    )
        port map (
      I0 => select_ln1027_10_reg_2184,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => input_ch_idx_fu_220(1),
      I3 => \select_ln1027_22_reg_2281_reg[0]_0\(1),
      I4 => \select_ln1027_22_reg_2281_reg[0]_0\(2),
      I5 => input_ch_idx_fu_220(2),
      O => \select_ln1027_22_reg_2281[0]_i_2_n_0\
    );
\select_ln1027_22_reg_2281[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \select_ln1027_22_reg_2281_reg[0]_0\(0),
      I1 => input_ch_idx_fu_220(0),
      I2 => input_ch_idx_fu_220(3),
      I3 => \select_ln1027_22_reg_2281_reg[0]_0\(3),
      O => \select_ln1027_22_reg_2281[0]_i_3_n_0\
    );
\select_ln1027_22_reg_2281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_22_fu_1105_p3,
      Q => select_ln1027_22_reg_2281,
      R => '0'
    );
\select_ln1027_23_reg_2286[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF820000008200"
    )
        port map (
      I0 => \select_ln1027_23_reg_2286[0]_i_2_n_0\,
      I1 => \indvar_flatten_fu_228_reg_n_0_[5]\,
      I2 => \select_ln1027_23_reg_2286_reg[0]_0\(5),
      I3 => \select_ln1027_23_reg_2286[0]_i_3_n_0\,
      I4 => \select_ln1027_23_reg_2286[0]_i_4_n_0\,
      I5 => \select_ln1027_23_reg_2286_reg[0]_1\,
      O => p_2_in
    );
\select_ln1027_23_reg_2286[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \indvar_flatten_fu_228_reg_n_0_[3]\,
      I1 => \select_ln1027_23_reg_2286_reg[0]_0\(3),
      I2 => \indvar_flatten_fu_228_reg_n_0_[4]\,
      I3 => \select_ln1027_23_reg_2286_reg[0]_0\(4),
      O => \select_ln1027_23_reg_2286[0]_i_2_n_0\
    );
\select_ln1027_23_reg_2286[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \indvar_flatten_fu_228_reg_n_0_[0]\,
      I1 => \select_ln1027_23_reg_2286_reg[0]_0\(0),
      I2 => \indvar_flatten_fu_228_reg_n_0_[1]\,
      I3 => \select_ln1027_23_reg_2286_reg[0]_0\(1),
      I4 => \indvar_flatten_fu_228_reg_n_0_[2]\,
      I5 => \select_ln1027_23_reg_2286_reg[0]_0\(2),
      O => \select_ln1027_23_reg_2286[0]_i_3_n_0\
    );
\select_ln1027_23_reg_2286[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => select_ln1027_10_reg_2184,
      I1 => icmp_ln1027_4_reg_2162,
      O => \select_ln1027_23_reg_2286[0]_i_4_n_0\
    );
\select_ln1027_23_reg_2286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => p_2_in,
      Q => select_ln1027_23_reg_2286,
      R => '0'
    );
\select_ln1027_25_reg_2309[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      I1 => col_stride_fu_224(0),
      I2 => p_1_in,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      O => \select_ln1027_25_reg_2309[0]_i_1_n_0\
    );
\select_ln1027_25_reg_2309[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      I1 => col_stride_fu_224(1),
      I2 => p_1_in,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      O => \select_ln1027_25_reg_2309[1]_i_1_n_0\
    );
\select_ln1027_25_reg_2309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1027_25_reg_2309[0]_i_1_n_0\,
      Q => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      R => '0'
    );
\select_ln1027_25_reg_2309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln1027_25_reg_2309[1]_i_1_n_0\,
      Q => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      R => '0'
    );
\select_ln1027_27_reg_2324[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABA80000ABA8"
    )
        port map (
      I0 => notrhs_mid1192_reg_889,
      I1 => select_ln1027_10_reg_2184,
      I2 => icmp_ln1027_4_reg_2162,
      I3 => notrhs_fu_991_p2,
      I4 => p_2_in,
      I5 => notrhs_mid1_fu_1154_p2,
      O => select_ln1027_27_fu_1159_p3
    );
\select_ln1027_27_reg_2324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_27_fu_1159_p3,
      Q => select_ln1027_27_reg_2324,
      R => '0'
    );
\select_ln1027_2_reg_2179[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => notlhs_mid1_fu_919_p2,
      I1 => \icmp_ln1027_4_fu_910_p2_carry__0_n_2\,
      I2 => notlhs_fu_885_p2,
      O => select_ln1027_2_fu_924_p3
    );
\select_ln1027_2_reg_2179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln1027_4_reg_21620,
      D => select_ln1027_2_fu_924_p3,
      Q => select_ln1027_2_reg_2179,
      R => '0'
    );
\select_ln1027_33_reg_2349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => p_3_in,
      Q => select_ln1027_33_reg_2349,
      R => '0'
    );
\select_ln1027_35_reg_2361[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => input_ch_idx_load_reg_2244(0),
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_22_reg_2281,
      I3 => select_ln1027_23_reg_2286,
      O => select_ln1027_35_fu_1442_p3(0)
    );
\select_ln1027_35_reg_2361[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => input_ch_idx_load_reg_2244(1),
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_22_reg_2281,
      I3 => select_ln1027_23_reg_2286,
      O => select_ln1027_35_fu_1442_p3(1)
    );
\select_ln1027_35_reg_2361[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => input_ch_idx_load_reg_2244(2),
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_22_reg_2281,
      I3 => select_ln1027_23_reg_2286,
      O => select_ln1027_35_fu_1442_p3(2)
    );
\select_ln1027_35_reg_2361[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_23_in,
      I1 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      O => brmerge_mid131_reg_23440
    );
\select_ln1027_35_reg_2361[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => input_ch_idx_load_reg_2244(3),
      I1 => or_ln1027_1_reg_2198,
      I2 => select_ln1027_22_reg_2281,
      I3 => select_ln1027_23_reg_2286,
      O => select_ln1027_35_fu_1442_p3(3)
    );
\select_ln1027_35_reg_2361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => select_ln1027_35_fu_1442_p3(0),
      Q => select_ln1027_35_reg_2361(0),
      R => '0'
    );
\select_ln1027_35_reg_2361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => select_ln1027_35_fu_1442_p3(1),
      Q => select_ln1027_35_reg_2361(1),
      R => '0'
    );
\select_ln1027_35_reg_2361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => select_ln1027_35_fu_1442_p3(2),
      Q => select_ln1027_35_reg_2361(2),
      R => '0'
    );
\select_ln1027_35_reg_2361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => select_ln1027_35_fu_1442_p3(3),
      Q => select_ln1027_35_reg_2361(3),
      R => '0'
    );
\select_ln1027_37_reg_2376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => select_ln1027_37_reg_23760,
      Q => select_ln1027_37_reg_2376,
      R => '0'
    );
\select_ln1027_39_reg_2385[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAAEAAA"
    )
        port map (
      I0 => \select_ln1027_39_reg_2385[0]_i_2_n_0\,
      I1 => Q(0),
      I2 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      I3 => p_3_in,
      I4 => \brmerge_mid1_reg_2371[0]_i_1_n_0\,
      I5 => \select_ln1027_39_reg_2385[0]_i_3_n_0\,
      O => select_ln1027_39_fu_1535_p3
    );
\select_ln1027_39_reg_2385[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1414140000001400"
    )
        port map (
      I0 => Q(1),
      I1 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      I2 => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      I3 => select_ln1027_22_reg_2281,
      I4 => select_ln1027_23_reg_2286,
      I5 => \select_ln1027_33_reg_2349_reg[0]_0\,
      O => \select_ln1027_39_reg_2385[0]_i_2_n_0\
    );
\select_ln1027_39_reg_2385[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00E0"
    )
        port map (
      I0 => notlhs1_mid1182_reg_884,
      I1 => \brmerge_mid131_reg_2344[0]_i_1_n_0\,
      I2 => select_ln1027_23_reg_2286,
      I3 => p_3_in,
      I4 => \select_ln1027_39_reg_2385[0]_i_4_n_0\,
      I5 => \select_ln1027_39_reg_2385[0]_i_5_n_0\,
      O => \select_ln1027_39_reg_2385[0]_i_3_n_0\
    );
\select_ln1027_39_reg_2385[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FEFE"
    )
        port map (
      I0 => notrhs2_reg_2239,
      I1 => icmp_ln1027_4_reg_2162,
      I2 => select_ln1027_10_reg_2184,
      I3 => \select_ln1027_15_fu_1303_p3__1\,
      I4 => p_3_in,
      I5 => select_ln1027_23_reg_2286,
      O => \select_ln1027_39_reg_2385[0]_i_4_n_0\
    );
\select_ln1027_39_reg_2385[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAFAAAE"
    )
        port map (
      I0 => \select_ln1027_39_reg_2385[0]_i_7_n_0\,
      I1 => p_4_in,
      I2 => select_ln1027_23_reg_2286,
      I3 => select_ln1027_22_reg_2281,
      I4 => notlhs1_reg_2225,
      O => \select_ln1027_39_reg_2385[0]_i_5_n_0\
    );
\select_ln1027_39_reg_2385[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAABEAA"
    )
        port map (
      I0 => \select_ln1027_39_reg_2385[0]_i_8_n_0\,
      I1 => Q(1),
      I2 => row_stride_3_reg_2264(1),
      I3 => select_ln1027_10_reg_2184,
      I4 => Q(2),
      O => \select_ln1027_15_fu_1303_p3__1\
    );
\select_ln1027_39_reg_2385[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0A0A0A0B0B0F0B0"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => p_3_in,
      I3 => Q(1),
      I4 => \select_ln1027_25_reg_2309_reg_n_0_[1]\,
      I5 => \select_ln1027_25_reg_2309_reg_n_0_[0]\,
      O => \select_ln1027_39_reg_2385[0]_i_7_n_0\
    );
\select_ln1027_39_reg_2385[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CFF3CAA3C003CAA"
    )
        port map (
      I0 => notlhs1_reg_2225,
      I1 => row_stride_3_reg_2264(0),
      I2 => Q(0),
      I3 => select_ln1027_10_reg_2184,
      I4 => icmp_ln1027_4_reg_2162,
      I5 => notlhs1_mid1182_reg_884,
      O => \select_ln1027_39_reg_2385[0]_i_8_n_0\
    );
\select_ln1027_39_reg_2385_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => select_ln1027_39_reg_2385,
      Q => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      R => '0'
    );
\select_ln1027_39_reg_2385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_mid131_reg_23440,
      D => select_ln1027_39_fu_1535_p3,
      Q => select_ln1027_39_reg_2385,
      R => '0'
    );
\select_ln1027_reg_2249[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => row_stride_fu_240(0),
      I1 => icmp_ln1027_4_reg_2162,
      O => select_ln1027_fu_1017_p3(0)
    );
\select_ln1027_reg_2249[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => row_stride_fu_240(1),
      I1 => icmp_ln1027_4_reg_2162,
      O => select_ln1027_fu_1017_p3(1)
    );
\select_ln1027_reg_2249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_fu_1017_p3(0),
      Q => select_ln1027_reg_2249(0),
      R => '0'
    );
\select_ln1027_reg_2249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => select_ln1027_fu_1017_p3(1),
      Q => select_ln1027_reg_2249(1),
      R => '0'
    );
\stride_cast2_cast_reg_2092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \stride_cast2_cast_reg_2092_reg[1]_0\(0),
      Q => stride_cast2_cast_reg_2092_reg(0),
      R => '0'
    );
\stride_cast2_cast_reg_2092_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_23_in,
      D => \stride_cast2_cast_reg_2092_reg[1]_0\(1),
      Q => stride_cast2_cast_reg_2092_reg(1),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln1027_3_reg_2152_reg_n_0_[0]\,
      I1 => p_23_in,
      I2 => select_ln1027_37_reg_23760,
      O => tmp_data_sub_data_0_V_1_reg_24210
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(0),
      Q => tmp_data_sub_data_0_V_1_reg_2421(0),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(10),
      Q => tmp_data_sub_data_0_V_1_reg_2421(10),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(11),
      Q => tmp_data_sub_data_0_V_1_reg_2421(11),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(12),
      Q => tmp_data_sub_data_0_V_1_reg_2421(12),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(13),
      Q => tmp_data_sub_data_0_V_1_reg_2421(13),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(14),
      Q => tmp_data_sub_data_0_V_1_reg_2421(14),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(15),
      Q => tmp_data_sub_data_0_V_1_reg_2421(15),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(1),
      Q => tmp_data_sub_data_0_V_1_reg_2421(1),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(2),
      Q => tmp_data_sub_data_0_V_1_reg_2421(2),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(3),
      Q => tmp_data_sub_data_0_V_1_reg_2421(3),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(4),
      Q => tmp_data_sub_data_0_V_1_reg_2421(4),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(5),
      Q => tmp_data_sub_data_0_V_1_reg_2421(5),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(6),
      Q => tmp_data_sub_data_0_V_1_reg_2421(6),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(7),
      Q => tmp_data_sub_data_0_V_1_reg_2421(7),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(8),
      Q => tmp_data_sub_data_0_V_1_reg_2421(8),
      R => '0'
    );
\tmp_data_sub_data_0_V_1_reg_2421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(9),
      Q => tmp_data_sub_data_0_V_1_reg_2421(9),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(16),
      Q => tmp_data_sub_data_1_V_1_reg_2426(0),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(26),
      Q => tmp_data_sub_data_1_V_1_reg_2426(10),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(27),
      Q => tmp_data_sub_data_1_V_1_reg_2426(11),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(28),
      Q => tmp_data_sub_data_1_V_1_reg_2426(12),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(29),
      Q => tmp_data_sub_data_1_V_1_reg_2426(13),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(30),
      Q => tmp_data_sub_data_1_V_1_reg_2426(14),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(31),
      Q => tmp_data_sub_data_1_V_1_reg_2426(15),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(17),
      Q => tmp_data_sub_data_1_V_1_reg_2426(1),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(18),
      Q => tmp_data_sub_data_1_V_1_reg_2426(2),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(19),
      Q => tmp_data_sub_data_1_V_1_reg_2426(3),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(20),
      Q => tmp_data_sub_data_1_V_1_reg_2426(4),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(21),
      Q => tmp_data_sub_data_1_V_1_reg_2426(5),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(22),
      Q => tmp_data_sub_data_1_V_1_reg_2426(6),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(23),
      Q => tmp_data_sub_data_1_V_1_reg_2426(7),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(24),
      Q => tmp_data_sub_data_1_V_1_reg_2426(8),
      R => '0'
    );
\tmp_data_sub_data_1_V_1_reg_2426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(25),
      Q => tmp_data_sub_data_1_V_1_reg_2426(9),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(32),
      Q => tmp_data_sub_data_2_V_1_reg_2431(0),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(42),
      Q => tmp_data_sub_data_2_V_1_reg_2431(10),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(43),
      Q => tmp_data_sub_data_2_V_1_reg_2431(11),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(44),
      Q => tmp_data_sub_data_2_V_1_reg_2431(12),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(45),
      Q => tmp_data_sub_data_2_V_1_reg_2431(13),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(46),
      Q => tmp_data_sub_data_2_V_1_reg_2431(14),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(47),
      Q => tmp_data_sub_data_2_V_1_reg_2431(15),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(33),
      Q => tmp_data_sub_data_2_V_1_reg_2431(1),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(34),
      Q => tmp_data_sub_data_2_V_1_reg_2431(2),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(35),
      Q => tmp_data_sub_data_2_V_1_reg_2431(3),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(36),
      Q => tmp_data_sub_data_2_V_1_reg_2431(4),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(37),
      Q => tmp_data_sub_data_2_V_1_reg_2431(5),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(38),
      Q => tmp_data_sub_data_2_V_1_reg_2431(6),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(39),
      Q => tmp_data_sub_data_2_V_1_reg_2431(7),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(40),
      Q => tmp_data_sub_data_2_V_1_reg_2431(8),
      R => '0'
    );
\tmp_data_sub_data_2_V_1_reg_2431_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(41),
      Q => tmp_data_sub_data_2_V_1_reg_2431(9),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(48),
      Q => tmp_data_sub_data_3_V_1_reg_2436(0),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(58),
      Q => tmp_data_sub_data_3_V_1_reg_2436(10),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(59),
      Q => tmp_data_sub_data_3_V_1_reg_2436(11),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(60),
      Q => tmp_data_sub_data_3_V_1_reg_2436(12),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(61),
      Q => tmp_data_sub_data_3_V_1_reg_2436(13),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(62),
      Q => tmp_data_sub_data_3_V_1_reg_2436(14),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(63),
      Q => tmp_data_sub_data_3_V_1_reg_2436(15),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(49),
      Q => tmp_data_sub_data_3_V_1_reg_2436(1),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(50),
      Q => tmp_data_sub_data_3_V_1_reg_2436(2),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(51),
      Q => tmp_data_sub_data_3_V_1_reg_2436(3),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(52),
      Q => tmp_data_sub_data_3_V_1_reg_2436(4),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(53),
      Q => tmp_data_sub_data_3_V_1_reg_2436(5),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(54),
      Q => tmp_data_sub_data_3_V_1_reg_2436(6),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(55),
      Q => tmp_data_sub_data_3_V_1_reg_2436(7),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(56),
      Q => tmp_data_sub_data_3_V_1_reg_2436(8),
      R => '0'
    );
\tmp_data_sub_data_3_V_1_reg_2436_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => inStream_TDATA_int_regslice(57),
      Q => tmp_data_sub_data_3_V_1_reg_2436(9),
      R => '0'
    );
\tmp_dest_V_reg_2416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_dest_V_reg_2416_reg[5]_0\(0),
      Q => tmp_dest_V_reg_2416(0),
      R => '0'
    );
\tmp_dest_V_reg_2416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_dest_V_reg_2416_reg[5]_0\(1),
      Q => tmp_dest_V_reg_2416(1),
      R => '0'
    );
\tmp_dest_V_reg_2416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_dest_V_reg_2416_reg[5]_0\(2),
      Q => tmp_dest_V_reg_2416(2),
      R => '0'
    );
\tmp_dest_V_reg_2416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_dest_V_reg_2416_reg[5]_0\(3),
      Q => tmp_dest_V_reg_2416(3),
      R => '0'
    );
\tmp_dest_V_reg_2416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_dest_V_reg_2416_reg[5]_0\(4),
      Q => tmp_dest_V_reg_2416(4),
      R => '0'
    );
\tmp_dest_V_reg_2416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_dest_V_reg_2416_reg[5]_0\(5),
      Q => tmp_dest_V_reg_2416(5),
      R => '0'
    );
\tmp_id_V_reg_2411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_id_V_reg_2411_reg[4]_0\(0),
      Q => tmp_id_V_reg_2411(0),
      R => '0'
    );
\tmp_id_V_reg_2411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_id_V_reg_2411_reg[4]_0\(1),
      Q => tmp_id_V_reg_2411(1),
      R => '0'
    );
\tmp_id_V_reg_2411_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_id_V_reg_2411_reg[4]_0\(2),
      Q => tmp_id_V_reg_2411(2),
      R => '0'
    );
\tmp_id_V_reg_2411_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_id_V_reg_2411_reg[4]_0\(3),
      Q => tmp_id_V_reg_2411(3),
      R => '0'
    );
\tmp_id_V_reg_2411_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_id_V_reg_2411_reg[4]_0\(4),
      Q => tmp_id_V_reg_2411(4),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(0),
      Q => tmp_keep_V_reg_2396(0),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(1),
      Q => tmp_keep_V_reg_2396(1),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(2),
      Q => tmp_keep_V_reg_2396(2),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(3),
      Q => tmp_keep_V_reg_2396(3),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(4),
      Q => tmp_keep_V_reg_2396(4),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(5),
      Q => tmp_keep_V_reg_2396(5),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(6),
      Q => tmp_keep_V_reg_2396(6),
      R => '0'
    );
\tmp_keep_V_reg_2396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_keep_V_reg_2396_reg[7]_0\(7),
      Q => tmp_keep_V_reg_2396(7),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(0),
      Q => tmp_strb_V_reg_2401(0),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(1),
      Q => tmp_strb_V_reg_2401(1),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(2),
      Q => tmp_strb_V_reg_2401(2),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(3),
      Q => tmp_strb_V_reg_2401(3),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(4),
      Q => tmp_strb_V_reg_2401(4),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(5),
      Q => tmp_strb_V_reg_2401(5),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(6),
      Q => tmp_strb_V_reg_2401(6),
      R => '0'
    );
\tmp_strb_V_reg_2401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_strb_V_reg_2401_reg[7]_0\(7),
      Q => tmp_strb_V_reg_2401(7),
      R => '0'
    );
\tmp_user_V_reg_2406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_user_V_reg_2406_reg[1]_0\(0),
      Q => tmp_user_V_reg_2406(0),
      R => '0'
    );
\tmp_user_V_reg_2406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_sub_data_0_V_1_reg_24210,
      D => \tmp_user_V_reg_2406_reg[1]_0\(1),
      Q => tmp_user_V_reg_2406(1),
      R => '0'
    );
ult63_fu_1191_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult63_fu_1191_p2_carry_n_0,
      CO(2) => ult63_fu_1191_p2_carry_n_1,
      CO(1) => ult63_fu_1191_p2_carry_n_2,
      CO(0) => ult63_fu_1191_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => ult63_fu_1191_p2_carry_i_1_n_0,
      DI(2) => ult63_fu_1191_p2_carry_i_2_n_0,
      DI(1) => ult63_fu_1191_p2_carry_i_3_n_0,
      DI(0) => ult63_fu_1191_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_ult63_fu_1191_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ult63_fu_1191_p2_carry_i_5_n_0,
      S(2) => ult63_fu_1191_p2_carry_i_6_n_0,
      S(1) => ult63_fu_1191_p2_carry_i_7_n_0,
      S(0) => ult63_fu_1191_p2_carry_i_8_n_0
    );
\ult63_fu_1191_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult63_fu_1191_p2_carry_n_0,
      CO(3 downto 2) => \NLW_ult63_fu_1191_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ult63_fu_1191_p2,
      CO(0) => \ult63_fu_1191_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ult63_fu_1191_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_ult63_fu_1191_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ult63_fu_1191_p2_carry__0_i_2_n_0\,
      S(0) => \ult63_fu_1191_p2_carry__0_i_3_n_0\
    );
\ult63_fu_1191_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => col_idx_reg_2231(9),
      I1 => col_idx_reg_2231(8),
      I2 => input_w_cast_cast_reg_2100(8),
      O => \ult63_fu_1191_p2_carry__0_i_1_n_0\
    );
\ult63_fu_1191_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_idx_reg_2231(10),
      O => \ult63_fu_1191_p2_carry__0_i_2_n_0\
    );
\ult63_fu_1191_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(8),
      I1 => col_idx_reg_2231(8),
      I2 => col_idx_reg_2231(9),
      O => \ult63_fu_1191_p2_carry__0_i_3_n_0\
    );
ult63_fu_1191_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => col_idx_reg_2231(7),
      I1 => col_idx_reg_2231(6),
      I2 => input_w_cast_cast_reg_2100(6),
      I3 => input_w_cast_cast_reg_2100(7),
      O => ult63_fu_1191_p2_carry_i_1_n_0
    );
ult63_fu_1191_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(4),
      I1 => col_idx_reg_2231(4),
      I2 => col_idx_reg_2231(5),
      I3 => input_w_cast_cast_reg_2100(5),
      O => ult63_fu_1191_p2_carry_i_2_n_0
    );
ult63_fu_1191_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(2),
      I1 => col_idx_reg_2231(2),
      I2 => col_idx_reg_2231(3),
      I3 => input_w_cast_cast_reg_2100(3),
      O => ult63_fu_1191_p2_carry_i_3_n_0
    );
ult63_fu_1191_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => col_idx_reg_2231(1),
      I1 => col_idx_reg_2231(0),
      I2 => input_w_cast_cast_reg_2100(0),
      I3 => input_w_cast_cast_reg_2100(1),
      O => ult63_fu_1191_p2_carry_i_4_n_0
    );
ult63_fu_1191_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => col_idx_reg_2231(7),
      I1 => col_idx_reg_2231(6),
      I2 => input_w_cast_cast_reg_2100(7),
      I3 => input_w_cast_cast_reg_2100(6),
      O => ult63_fu_1191_p2_carry_i_5_n_0
    );
ult63_fu_1191_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(4),
      I1 => col_idx_reg_2231(4),
      I2 => input_w_cast_cast_reg_2100(5),
      I3 => col_idx_reg_2231(5),
      O => ult63_fu_1191_p2_carry_i_6_n_0
    );
ult63_fu_1191_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(3),
      I1 => col_idx_reg_2231(3),
      I2 => input_w_cast_cast_reg_2100(2),
      I3 => col_idx_reg_2231(2),
      O => ult63_fu_1191_p2_carry_i_7_n_0
    );
ult63_fu_1191_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => col_idx_reg_2231(1),
      I1 => col_idx_reg_2231(0),
      I2 => input_w_cast_cast_reg_2100(1),
      I3 => input_w_cast_cast_reg_2100(0),
      O => ult63_fu_1191_p2_carry_i_8_n_0
    );
ult65_fu_1044_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult65_fu_1044_p2_carry_n_0,
      CO(2) => ult65_fu_1044_p2_carry_n_1,
      CO(1) => ult65_fu_1044_p2_carry_n_2,
      CO(0) => ult65_fu_1044_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => mul_9ns_2ns_11_1_1_U7_n_12,
      DI(2) => mul_9ns_2ns_11_1_1_U7_n_13,
      DI(1) => mul_9ns_2ns_11_1_1_U7_n_14,
      DI(0) => mul_9ns_2ns_11_1_1_U7_n_15,
      O(3 downto 0) => NLW_ult65_fu_1044_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => mul_9ns_2ns_11_1_1_U7_n_16,
      S(2) => mul_9ns_2ns_11_1_1_U7_n_17,
      S(1) => mul_9ns_2ns_11_1_1_U7_n_18,
      S(0) => mul_9ns_2ns_11_1_1_U7_n_19
    );
\ult65_fu_1044_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult65_fu_1044_p2_carry_n_0,
      CO(3 downto 2) => \NLW_ult65_fu_1044_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ult65_fu_1044_p2,
      CO(0) => \ult65_fu_1044_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => mul_9ns_2ns_11_1_1_U7_n_22,
      O(3 downto 0) => \NLW_ult65_fu_1044_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => mul_9ns_2ns_11_1_1_U7_n_20,
      S(0) => mul_9ns_2ns_11_1_1_U7_n_21
    );
\ult65_reg_2259_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => conv3_i_i_i3291609_mid1_reg_23150,
      D => ult65_fu_1044_p2,
      Q => ult65_reg_2259,
      R => '0'
    );
ult67_fu_1281_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult67_fu_1281_p2_carry_n_0,
      CO(2) => ult67_fu_1281_p2_carry_n_1,
      CO(1) => ult67_fu_1281_p2_carry_n_2,
      CO(0) => ult67_fu_1281_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => ult67_fu_1281_p2_carry_i_1_n_0,
      DI(2) => ult67_fu_1281_p2_carry_i_2_n_0,
      DI(1) => ult67_fu_1281_p2_carry_i_3_n_0,
      DI(0) => ult67_fu_1281_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_ult67_fu_1281_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ult67_fu_1281_p2_carry_i_5_n_0,
      S(2) => ult67_fu_1281_p2_carry_i_6_n_0,
      S(1) => ult67_fu_1281_p2_carry_i_7_n_0,
      S(0) => ult67_fu_1281_p2_carry_i_8_n_0
    );
\ult67_fu_1281_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult67_fu_1281_p2_carry_n_0,
      CO(3 downto 2) => \NLW_ult67_fu_1281_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ult67_fu_1281_p2,
      CO(0) => \ult67_fu_1281_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ult67_fu_1281_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_ult67_fu_1281_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ult67_fu_1281_p2_carry__0_i_2_n_0\,
      S(0) => \ult67_fu_1281_p2_carry__0_i_3_n_0\
    );
\ult67_fu_1281_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel0(9),
      I1 => sel0(8),
      I2 => input_h_cast_cast_reg_2107_reg(8),
      O => \ult67_fu_1281_p2_carry__0_i_1_n_0\
    );
\ult67_fu_1281_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(10),
      O => \ult67_fu_1281_p2_carry__0_i_2_n_0\
    );
\ult67_fu_1281_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(8),
      I1 => sel0(8),
      I2 => sel0(9),
      O => \ult67_fu_1281_p2_carry__0_i_3_n_0\
    );
ult67_fu_1281_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(6),
      I1 => sel0(6),
      I2 => sel0(7),
      I3 => input_h_cast_cast_reg_2107_reg(7),
      O => ult67_fu_1281_p2_carry_i_1_n_0
    );
ult67_fu_1281_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(4),
      I1 => sel0(4),
      I2 => sel0(5),
      I3 => input_h_cast_cast_reg_2107_reg(5),
      O => ult67_fu_1281_p2_carry_i_2_n_0
    );
ult67_fu_1281_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(2),
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => input_h_cast_cast_reg_2107_reg(3),
      O => ult67_fu_1281_p2_carry_i_3_n_0
    );
ult67_fu_1281_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(0),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => input_h_cast_cast_reg_2107_reg(1),
      O => ult67_fu_1281_p2_carry_i_4_n_0
    );
ult67_fu_1281_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(6),
      I1 => sel0(6),
      I2 => input_h_cast_cast_reg_2107_reg(7),
      I3 => sel0(7),
      O => ult67_fu_1281_p2_carry_i_5_n_0
    );
ult67_fu_1281_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(4),
      I1 => sel0(4),
      I2 => input_h_cast_cast_reg_2107_reg(5),
      I3 => sel0(5),
      O => ult67_fu_1281_p2_carry_i_6_n_0
    );
ult67_fu_1281_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(2),
      I1 => sel0(2),
      I2 => input_h_cast_cast_reg_2107_reg(3),
      I3 => sel0(3),
      O => ult67_fu_1281_p2_carry_i_7_n_0
    );
ult67_fu_1281_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(0),
      I1 => sel0(0),
      I2 => input_h_cast_cast_reg_2107_reg(1),
      I3 => sel0(1),
      O => ult67_fu_1281_p2_carry_i_8_n_0
    );
ult69_fu_1370_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult69_fu_1370_p2_carry_n_0,
      CO(2) => ult69_fu_1370_p2_carry_n_1,
      CO(1) => ult69_fu_1370_p2_carry_n_2,
      CO(0) => ult69_fu_1370_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => ult69_fu_1370_p2_carry_i_1_n_0,
      DI(2) => ult69_fu_1370_p2_carry_i_2_n_0,
      DI(1) => ult69_fu_1370_p2_carry_i_3_n_0,
      DI(0) => ult69_fu_1370_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_ult69_fu_1370_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ult69_fu_1370_p2_carry_i_5_n_0,
      S(2) => ult69_fu_1370_p2_carry_i_6_n_0,
      S(1) => ult69_fu_1370_p2_carry_i_7_n_0,
      S(0) => ult69_fu_1370_p2_carry_i_8_n_0
    );
\ult69_fu_1370_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult69_fu_1370_p2_carry_n_0,
      CO(3 downto 2) => \NLW_ult69_fu_1370_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ult69_fu_1370_p2,
      CO(0) => \ult69_fu_1370_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ult69_fu_1370_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_ult69_fu_1370_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ult69_fu_1370_p2_carry__0_i_2_n_0\,
      S(0) => \ult69_fu_1370_p2_carry__0_i_3_n_0\
    );
\ult69_fu_1370_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(9),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I2 => input_w_cast_cast_reg_2100(8),
      O => \ult69_fu_1370_p2_carry__0_i_1_n_0\
    );
\ult69_fu_1370_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(10),
      O => \ult69_fu_1370_p2_carry__0_i_2_n_0\
    );
\ult69_fu_1370_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(8),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(8),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(9),
      O => \ult69_fu_1370_p2_carry__0_i_3_n_0\
    );
ult69_fu_1370_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I2 => input_w_cast_cast_reg_2100(6),
      I3 => input_w_cast_cast_reg_2100(7),
      O => ult69_fu_1370_p2_carry_i_1_n_0
    );
ult69_fu_1370_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(4),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(5),
      I3 => input_w_cast_cast_reg_2100(5),
      O => ult69_fu_1370_p2_carry_i_2_n_0
    );
ult69_fu_1370_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(2),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(2),
      I2 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I3 => input_w_cast_cast_reg_2100(3),
      O => ult69_fu_1370_p2_carry_i_3_n_0
    );
ult69_fu_1370_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I2 => input_w_cast_cast_reg_2100(0),
      I3 => input_w_cast_cast_reg_2100(1),
      O => ult69_fu_1370_p2_carry_i_4_n_0
    );
ult69_fu_1370_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(7),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(6),
      I2 => input_w_cast_cast_reg_2100(7),
      I3 => input_w_cast_cast_reg_2100(6),
      O => ult69_fu_1370_p2_carry_i_5_n_0
    );
ult69_fu_1370_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(4),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(4),
      I2 => input_w_cast_cast_reg_2100(5),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(5),
      O => ult69_fu_1370_p2_carry_i_6_n_0
    );
ult69_fu_1370_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(3),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(3),
      I2 => input_w_cast_cast_reg_2100(2),
      I3 => conv3_i_i_i3291609_mid1_reg_2315(2),
      O => ult69_fu_1370_p2_carry_i_7_n_0
    );
ult69_fu_1370_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => conv3_i_i_i3291609_mid1_reg_2315(1),
      I1 => conv3_i_i_i3291609_mid1_reg_2315(0),
      I2 => input_w_cast_cast_reg_2100(1),
      I3 => input_w_cast_cast_reg_2100(0),
      O => ult69_fu_1370_p2_carry_i_8_n_0
    );
ult71_fu_1485_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult71_fu_1485_p2_carry_n_0,
      CO(2) => ult71_fu_1485_p2_carry_n_1,
      CO(1) => ult71_fu_1485_p2_carry_n_2,
      CO(0) => ult71_fu_1485_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => ult71_fu_1485_p2_carry_i_1_n_0,
      DI(2) => ult71_fu_1485_p2_carry_i_2_n_0,
      DI(1) => ult71_fu_1485_p2_carry_i_3_n_0,
      DI(0) => ult71_fu_1485_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_ult71_fu_1485_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ult71_fu_1485_p2_carry_i_5_n_0,
      S(2) => ult71_fu_1485_p2_carry_i_6_n_0,
      S(1) => ult71_fu_1485_p2_carry_i_7_n_0,
      S(0) => ult71_fu_1485_p2_carry_i_8_n_0
    );
\ult71_fu_1485_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult71_fu_1485_p2_carry_n_0,
      CO(3 downto 2) => \NLW_ult71_fu_1485_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ult71_fu_1485_p2,
      CO(0) => \ult71_fu_1485_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ult71_fu_1485_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_ult71_fu_1485_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ult71_fu_1485_p2_carry__0_i_2_n_0\,
      S(0) => \ult71_fu_1485_p2_carry__0_i_3_n_0\
    );
\ult71_fu_1485_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => p_0_in(9),
      I1 => p_0_in(8),
      I2 => input_w_cast_cast_reg_2100(8),
      O => \ult71_fu_1485_p2_carry__0_i_1_n_0\
    );
\ult71_fu_1485_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(10),
      O => \ult71_fu_1485_p2_carry__0_i_2_n_0\
    );
\ult71_fu_1485_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(8),
      I1 => p_0_in(8),
      I2 => p_0_in(9),
      O => \ult71_fu_1485_p2_carry__0_i_3_n_0\
    );
ult71_fu_1485_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in(6),
      I2 => input_w_cast_cast_reg_2100(6),
      I3 => input_w_cast_cast_reg_2100(7),
      O => ult71_fu_1485_p2_carry_i_1_n_0
    );
ult71_fu_1485_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(4),
      I1 => p_0_in(4),
      I2 => p_0_in(5),
      I3 => input_w_cast_cast_reg_2100(5),
      O => ult71_fu_1485_p2_carry_i_2_n_0
    );
ult71_fu_1485_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(2),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => input_w_cast_cast_reg_2100(3),
      O => ult71_fu_1485_p2_carry_i_3_n_0
    );
ult71_fu_1485_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => input_w_cast_cast_reg_2100(0),
      I3 => input_w_cast_cast_reg_2100(1),
      O => ult71_fu_1485_p2_carry_i_4_n_0
    );
ult71_fu_1485_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_0_in(7),
      I1 => p_0_in(6),
      I2 => input_w_cast_cast_reg_2100(7),
      I3 => input_w_cast_cast_reg_2100(6),
      O => ult71_fu_1485_p2_carry_i_5_n_0
    );
ult71_fu_1485_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(4),
      I1 => p_0_in(4),
      I2 => input_w_cast_cast_reg_2100(5),
      I3 => p_0_in(5),
      O => ult71_fu_1485_p2_carry_i_6_n_0
    );
ult71_fu_1485_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => input_w_cast_cast_reg_2100(2),
      I1 => p_0_in(2),
      I2 => input_w_cast_cast_reg_2100(3),
      I3 => p_0_in(3),
      O => ult71_fu_1485_p2_carry_i_7_n_0
    );
ult71_fu_1485_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => input_w_cast_cast_reg_2100(1),
      I3 => input_w_cast_cast_reg_2100(0),
      O => ult71_fu_1485_p2_carry_i_8_n_0
    );
ult_fu_978_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ult_fu_978_p2_carry_n_0,
      CO(2) => ult_fu_978_p2_carry_n_1,
      CO(1) => ult_fu_978_p2_carry_n_2,
      CO(0) => ult_fu_978_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => ult_fu_978_p2_carry_i_1_n_0,
      DI(2) => ult_fu_978_p2_carry_i_2_n_0,
      DI(1) => ult_fu_978_p2_carry_i_3_n_0,
      DI(0) => ult_fu_978_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_ult_fu_978_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ult_fu_978_p2_carry_i_5_n_0,
      S(2) => ult_fu_978_p2_carry_i_6_n_0,
      S(1) => ult_fu_978_p2_carry_i_7_n_0,
      S(0) => ult_fu_978_p2_carry_i_8_n_0
    );
\ult_fu_978_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ult_fu_978_p2_carry_n_0,
      CO(3 downto 2) => \NLW_ult_fu_978_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ult_fu_978_p2,
      CO(0) => \ult_fu_978_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ult_fu_978_p2_carry__0_i_1_n_0\,
      O(3 downto 0) => \NLW_ult_fu_978_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ult_fu_978_p2_carry__0_i_2_n_0\,
      S(0) => \ult_fu_978_p2_carry__0_i_3_n_0\
    );
\ult_fu_978_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => row_idx_fu_963_p2(9),
      I1 => row_idx_fu_963_p2(8),
      I2 => input_h_cast_cast_reg_2107_reg(8),
      O => \ult_fu_978_p2_carry__0_i_1_n_0\
    );
\ult_fu_978_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => row_idx_fu_963_p2(10),
      O => \ult_fu_978_p2_carry__0_i_2_n_0\
    );
\ult_fu_978_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(8),
      I1 => row_idx_fu_963_p2(8),
      I2 => row_idx_fu_963_p2(9),
      O => \ult_fu_978_p2_carry__0_i_3_n_0\
    );
\ult_fu_978_p2_carry__0_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => ult_fu_978_p2_carry_i_9_n_0,
      CO(3 downto 2) => \NLW_ult_fu_978_p2_carry__0_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \ult_fu_978_p2_carry__0_i_4_n_2\,
      CO(0) => \ult_fu_978_p2_carry__0_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_ult_fu_978_p2_carry__0_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => row_idx_fu_963_p2(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => conv3_i_i_i2821607_reg_2140(10 downto 8)
    );
ult_fu_978_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(6),
      I1 => row_idx_fu_963_p2(6),
      I2 => row_idx_fu_963_p2(7),
      I3 => input_h_cast_cast_reg_2107_reg(7),
      O => ult_fu_978_p2_carry_i_1_n_0
    );
ult_fu_978_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(4),
      I1 => row_idx_fu_963_p2(4),
      I2 => row_idx_fu_963_p2(5),
      I3 => input_h_cast_cast_reg_2107_reg(5),
      O => ult_fu_978_p2_carry_i_2_n_0
    );
ult_fu_978_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(2),
      I1 => row_idx_fu_963_p2(2),
      I2 => row_idx_fu_963_p2(3),
      I3 => input_h_cast_cast_reg_2107_reg(3),
      O => ult_fu_978_p2_carry_i_3_n_0
    );
ult_fu_978_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => input_h_cast_cast_reg_2107_reg(0),
      I1 => row_idx_fu_963_p2(0),
      I2 => row_idx_fu_963_p2(1),
      I3 => input_h_cast_cast_reg_2107_reg(1),
      O => ult_fu_978_p2_carry_i_4_n_0
    );
ult_fu_978_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_idx_fu_963_p2(7),
      I1 => input_h_cast_cast_reg_2107_reg(7),
      I2 => input_h_cast_cast_reg_2107_reg(6),
      I3 => row_idx_fu_963_p2(6),
      O => ult_fu_978_p2_carry_i_5_n_0
    );
ult_fu_978_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_idx_fu_963_p2(5),
      I1 => input_h_cast_cast_reg_2107_reg(5),
      I2 => input_h_cast_cast_reg_2107_reg(4),
      I3 => row_idx_fu_963_p2(4),
      O => ult_fu_978_p2_carry_i_6_n_0
    );
ult_fu_978_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_idx_fu_963_p2(3),
      I1 => input_h_cast_cast_reg_2107_reg(3),
      I2 => input_h_cast_cast_reg_2107_reg(2),
      I3 => row_idx_fu_963_p2(2),
      O => ult_fu_978_p2_carry_i_7_n_0
    );
ult_fu_978_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => row_idx_fu_963_p2(1),
      I1 => input_h_cast_cast_reg_2107_reg(1),
      I2 => input_h_cast_cast_reg_2107_reg(0),
      I3 => row_idx_fu_963_p2(0),
      O => ult_fu_978_p2_carry_i_8_n_0
    );
ult_fu_978_p2_carry_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp_not_reg_2214_reg[0]_i_4_n_0\,
      CO(3) => ult_fu_978_p2_carry_i_9_n_0,
      CO(2) => ult_fu_978_p2_carry_i_9_n_1,
      CO(1) => ult_fu_978_p2_carry_i_9_n_2,
      CO(0) => ult_fu_978_p2_carry_i_9_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_idx_fu_963_p2(7 downto 4),
      S(3 downto 0) => conv3_i_i_i2821607_reg_2140(7 downto 4)
    );
\ult_reg_2220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage2,
      D => ult_fu_978_p2,
      Q => ult_reg_2220,
      R => '0'
    );
\val_output_0_V_reg_2681[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \select_ln1027_39_reg_2385_pp0_iter2_reg_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter2,
      O => val_output_0_V_reg_26810
    );
\val_output_0_V_reg_2681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(32),
      Q => \^p_read_reg_72_reg[15]\(0),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(42),
      Q => \^p_read_reg_72_reg[15]\(10),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(43),
      Q => \^p_read_reg_72_reg[15]\(11),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(44),
      Q => \^p_read_reg_72_reg[15]\(12),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(45),
      Q => \^p_read_reg_72_reg[15]\(13),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(46),
      Q => \^p_read_reg_72_reg[15]\(14),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(47),
      Q => \^p_read_reg_72_reg[15]\(15),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(33),
      Q => \^p_read_reg_72_reg[15]\(1),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(34),
      Q => \^p_read_reg_72_reg[15]\(2),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(35),
      Q => \^p_read_reg_72_reg[15]\(3),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(36),
      Q => \^p_read_reg_72_reg[15]\(4),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(37),
      Q => \^p_read_reg_72_reg[15]\(5),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(38),
      Q => \^p_read_reg_72_reg[15]\(6),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(39),
      Q => \^p_read_reg_72_reg[15]\(7),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(40),
      Q => \^p_read_reg_72_reg[15]\(8),
      R => '0'
    );
\val_output_0_V_reg_2681_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(41),
      Q => \^p_read_reg_72_reg[15]\(9),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(48),
      Q => \^p_read_reg_72_reg[15]\(16),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(58),
      Q => \^p_read_reg_72_reg[15]\(26),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(59),
      Q => \^p_read_reg_72_reg[15]\(27),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(60),
      Q => \^p_read_reg_72_reg[15]\(28),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(61),
      Q => \^p_read_reg_72_reg[15]\(29),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(62),
      Q => \^p_read_reg_72_reg[15]\(30),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(63),
      Q => \^p_read_reg_72_reg[15]\(31),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(49),
      Q => \^p_read_reg_72_reg[15]\(17),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(50),
      Q => \^p_read_reg_72_reg[15]\(18),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(51),
      Q => \^p_read_reg_72_reg[15]\(19),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(52),
      Q => \^p_read_reg_72_reg[15]\(20),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(53),
      Q => \^p_read_reg_72_reg[15]\(21),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(54),
      Q => \^p_read_reg_72_reg[15]\(22),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(55),
      Q => \^p_read_reg_72_reg[15]\(23),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(56),
      Q => \^p_read_reg_72_reg[15]\(24),
      R => '0'
    );
\val_output_1_V_reg_2686_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => val_output_0_V_reg_26810,
      D => \^p_read_reg_72_reg[15]\(57),
      Q => \^p_read_reg_72_reg[15]\(25),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0_yolo_max_pool_top is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "yolo_max_pool_top";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b1000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "10'b0100000000";
  attribute hls_module : string;
  attribute hls_module of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top : entity is "yes";
end design_1_yolo_max_pool_top_0_0_yolo_max_pool_top;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0_yolo_max_pool_top is
  signal \<const0>\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_10 : STD_LOGIC;
  signal B_V_data_1_sel_wr_11 : STD_LOGIC;
  signal B_V_data_1_sel_wr_6 : STD_LOGIC;
  signal B_V_data_1_sel_wr_7 : STD_LOGIC;
  signal B_V_data_1_sel_wr_8 : STD_LOGIC;
  signal B_V_data_1_sel_wr_9 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal B_V_data_1_state_5 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \cmp_i_i606_not_mid1214_reg_894[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmp_i_i606_not_mid1214_reg_894[0]_i_2_n_0\ : STD_LOGIC;
  signal \cmp_i_i606_not_mid1214_reg_894[0]_i_3_n_0\ : STD_LOGIC;
  signal \cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0]\ : STD_LOGIC;
  signal dout : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_0_val_V_2_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_1_val_V_2_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_2_val_V_2_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_51 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_52 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_53 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_54 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_55 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_56 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_57 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_58 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_59 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_60 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_61 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_62 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_63 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_64 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_65 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_66 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_67 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_68 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_69 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_70 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_71 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_72 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_73 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_74 : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDEST : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TID : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TKEEP : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST : STD_LOGIC;
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TSTRB : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TUSER : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID : STD_LOGIC;
  signal \icmp_ln1027_1_reg_854[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_1_reg_854[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_1_reg_854_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1027_2_reg_859[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_2_reg_859[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_2_reg_859[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_2_reg_859[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_2_reg_859[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_2_reg_859_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_ln1027_reg_899[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln1027_reg_899_reg_n_0_[0]\ : STD_LOGIC;
  signal inStream_TDATA_int_regslice : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal inStream_TDEST_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal inStream_TID_int_regslice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inStream_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_TREADY_int_regslice : STD_LOGIC;
  signal inStream_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inStream_TUSER_int_regslice : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inStream_TVALID_int_regslice : STD_LOGIC;
  signal input_fold_ch : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_fold_ch_read_reg_789 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_h : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_h_read_reg_803 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal input_w_read_reg_797 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal line_buff_group_0_val_V_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_0_val_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_1_val_V_1_ce0 : STD_LOGIC;
  signal line_buff_group_1_val_V_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_1_val_V_1_we1 : STD_LOGIC;
  signal line_buff_group_1_val_V_ce0 : STD_LOGIC;
  signal line_buff_group_1_val_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_2_val_V_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_2_val_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_3_val_V_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal line_buff_group_3_val_V_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mul_ln4_1_reg_826 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal mul_ln4_1_reg_826_reg_i_1_n_0 : STD_LOGIC;
  signal mul_ln4_1_reg_826_reg_i_2_n_0 : STD_LOGIC;
  signal mul_ln4_1_reg_826_reg_i_3_n_0 : STD_LOGIC;
  signal mul_ln4_1_reg_826_reg_i_4_n_0 : STD_LOGIC;
  signal mul_ln4_1_reg_826_reg_i_5_n_0 : STD_LOGIC;
  signal mul_ln4_1_reg_826_reg_i_6_n_0 : STD_LOGIC;
  signal mul_ln4_2_reg_833 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal mul_ln4_3_reg_849 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mul_ln4_reg_820 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mul_mul_9ns_17ns_26_4_1_U55_n_0 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_1 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_10 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_11 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_12 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_13 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_14 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_15 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_16 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_17 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_18 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_19 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_2 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_20 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_21 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_22 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_23 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_24 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_25 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_26 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_27 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_28 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_29 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_3 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_30 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_31 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_32 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_4 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_5 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_6 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_7 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_8 : STD_LOGIC;
  signal mul_mul_9ns_17ns_26_4_1_U55_n_9 : STD_LOGIC;
  signal notlhs1_mid1182_fu_749_p2 : STD_LOGIC;
  signal notlhs1_mid1182_reg_884 : STD_LOGIC;
  signal notrhs_mid1192_fu_756_p2 : STD_LOGIC;
  signal notrhs_mid1192_reg_889 : STD_LOGIC;
  signal \notrhs_mid1192_reg_889[0]_i_2_n_0\ : STD_LOGIC;
  signal outStream_TREADY_int_regslice : STD_LOGIC;
  signal \^outstream_tvalid\ : STD_LOGIC;
  signal output_h : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal output_h_read_reg_814 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal output_w : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal output_w_read_reg_808 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal regslice_both_outStream_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_outStream_V_dest_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_dest_V_U_n_1 : STD_LOGIC;
  signal regslice_both_outStream_V_id_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_id_V_U_n_1 : STD_LOGIC;
  signal regslice_both_outStream_V_keep_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_keep_V_U_n_1 : STD_LOGIC;
  signal regslice_both_outStream_V_last_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_last_V_U_n_1 : STD_LOGIC;
  signal regslice_both_outStream_V_strb_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_strb_V_U_n_1 : STD_LOGIC;
  signal regslice_both_outStream_V_user_V_U_n_0 : STD_LOGIC;
  signal regslice_both_outStream_V_user_V_U_n_1 : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal stride : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal stride_read_reg_781 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sub_i_i270_fu_712_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_i_i270_reg_864 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sub_i_i56_fu_732_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_i_i56_reg_874 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_i_i56_reg_874[9]_i_2_n_0\ : STD_LOGIC;
  signal sub_i_i87_fu_722_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_i_i87_reg_869 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_i_i87_reg_869[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[5]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[6]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[7]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[9]_i_1_n_0\ : STD_LOGIC;
  signal \sub_i_i87_reg_869[9]_i_2_n_0\ : STD_LOGIC;
  signal sub_i_i_fu_742_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sub_i_i_reg_879 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_mul_ln4_1_reg_826_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln4_1_reg_826_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln4_1_reg_826_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln4_1_reg_826_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln4_1_reg_826_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln4_1_reg_826_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln4_1_reg_826_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln4_1_reg_826_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln4_1_reg_826_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln4_1_reg_826_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_mul_ln4_1_reg_826_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \notlhs1_mid1182_reg_884[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \notrhs_mid1192_reg_889[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sub_i_i270_reg_864[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \sub_i_i270_reg_864[1]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sub_i_i270_reg_864[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[3]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[4]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[7]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[8]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sub_i_i56_reg_874[9]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[3]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[4]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[6]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[7]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[8]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sub_i_i87_reg_869[9]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sub_i_i_reg_879[1]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sub_i_i_reg_879[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \sub_i_i_reg_879[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sub_i_i_reg_879[4]_i_1\ : label is "soft_lutpair279";
begin
  outStream_TVALID <= \^outstream_tvalid\;
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(31) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(30) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(29) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(28) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(27) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(26) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(25) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(24) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(23) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(22) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(21) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(20) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(19) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(18) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(17) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(16) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(15) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(14) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(13) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(12) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(11) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(10) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(9 downto 0) <= \^s_axi_ctrl_bus_rdata\(9 downto 0);
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
CTRL_BUS_s_axi_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_CTRL_BUS_s_axi
     port map (
      D(1 downto 0) => stride(1 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_BUS_WREADY,
      Q(3 downto 0) => input_fold_ch(3 downto 0),
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm[1]_i_2__0_n_0\,
      \ap_CS_fsm_reg[1]_1\ => \ap_CS_fsm[1]_i_3__0_n_0\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      int_ap_start_reg_0(0) => ap_NS_fsm(1),
      \int_input_h_reg[8]_0\(8 downto 0) => input_h(8 downto 0),
      \int_input_w_reg[8]_0\(8 downto 0) => input_w(8 downto 0),
      \int_output_h_reg[8]_0\(8 downto 0) => output_h(8 downto 0),
      \int_output_w_reg[8]_0\(8 downto 0) => output_w(8 downto 0),
      interrupt => interrupt,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(9 downto 0) => \^s_axi_ctrl_bus_rdata\(9 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(8 downto 0) => s_axi_CTRL_BUS_WDATA(8 downto 0),
      s_axi_CTRL_BUS_WSTRB(1 downto 0) => s_axi_CTRL_BUS_WSTRB(1 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[5]\,
      I1 => \ap_CS_fsm_reg_n_0_[4]\,
      I2 => \ap_CS_fsm_reg_n_0_[3]\,
      I3 => ap_CS_fsm_state3,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state8,
      I3 => ap_CS_fsm_state7,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\cmp_i_i606_not_mid1214_reg_894[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \cmp_i_i606_not_mid1214_reg_894[0]_i_2_n_0\,
      I1 => \cmp_i_i606_not_mid1214_reg_894[0]_i_3_n_0\,
      I2 => ap_CS_fsm_state8,
      I3 => \cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0]\,
      O => \cmp_i_i606_not_mid1214_reg_894[0]_i_1_n_0\
    );
\cmp_i_i606_not_mid1214_reg_894[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => input_w_read_reg_797(1),
      I1 => input_w_read_reg_797(0),
      I2 => input_w_read_reg_797(3),
      I3 => input_w_read_reg_797(2),
      O => \cmp_i_i606_not_mid1214_reg_894[0]_i_2_n_0\
    );
\cmp_i_i606_not_mid1214_reg_894[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => input_w_read_reg_797(4),
      I1 => input_w_read_reg_797(5),
      I2 => input_w_read_reg_797(6),
      I3 => input_w_read_reg_797(7),
      I4 => input_w_read_reg_797(8),
      I5 => ap_CS_fsm_state8,
      O => \cmp_i_i606_not_mid1214_reg_894[0]_i_3_n_0\
    );
\cmp_i_i606_not_mid1214_reg_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp_i_i606_not_mid1214_reg_894[0]_i_1_n_0\,
      Q => \cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0]\,
      R => '0'
    );
grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_6,
      B_V_data_1_sel_wr_10 => B_V_data_1_sel_wr_8,
      B_V_data_1_sel_wr_11 => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_6 => B_V_data_1_sel_wr_7,
      B_V_data_1_sel_wr_7 => B_V_data_1_sel_wr_9,
      B_V_data_1_sel_wr_8 => B_V_data_1_sel_wr_11,
      B_V_data_1_sel_wr_9 => B_V_data_1_sel_wr_10,
      B_V_data_1_state(0) => B_V_data_1_state_5(1),
      B_V_data_1_state_0(0) => B_V_data_1_state_4(1),
      B_V_data_1_state_1(0) => B_V_data_1_state_3(1),
      B_V_data_1_state_2(0) => B_V_data_1_state_2(1),
      B_V_data_1_state_3(0) => B_V_data_1_state_1(1),
      B_V_data_1_state_4(0) => B_V_data_1_state_0(1),
      B_V_data_1_state_5(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[1]\ => regslice_both_outStream_V_dest_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_dest_V_U_n_0,
      \B_V_data_1_state_reg[1]_1\ => regslice_both_outStream_V_id_V_U_n_1,
      \B_V_data_1_state_reg[1]_10\ => regslice_both_outStream_V_keep_V_U_n_0,
      \B_V_data_1_state_reg[1]_11\ => \^outstream_tvalid\,
      \B_V_data_1_state_reg[1]_2\ => regslice_both_outStream_V_id_V_U_n_0,
      \B_V_data_1_state_reg[1]_3\ => regslice_both_outStream_V_last_V_U_n_1,
      \B_V_data_1_state_reg[1]_4\ => regslice_both_outStream_V_last_V_U_n_0,
      \B_V_data_1_state_reg[1]_5\ => regslice_both_outStream_V_user_V_U_n_1,
      \B_V_data_1_state_reg[1]_6\ => regslice_both_outStream_V_user_V_U_n_0,
      \B_V_data_1_state_reg[1]_7\ => regslice_both_outStream_V_strb_V_U_n_1,
      \B_V_data_1_state_reg[1]_8\ => regslice_both_outStream_V_strb_V_U_n_0,
      \B_V_data_1_state_reg[1]_9\ => regslice_both_outStream_V_keep_V_U_n_1,
      D(1 downto 0) => ap_NS_fsm(9 downto 8),
      P(14 downto 0) => mul_ln4_1_reg_826(14 downto 0),
      Q(2 downto 0) => sub_i_i270_reg_864(2 downto 0),
      WEA(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_51,
      add_ln984_1_reg_2456_reg_0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0(11 downto 0),
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1(11 downto 0),
      \ap_CS_fsm_reg[1]_0\ => line_buff_group_1_val_V_ce0,
      \ap_CS_fsm_reg[1]_1\ => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_59,
      \ap_CS_fsm_reg[1]_2\(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_60,
      \ap_CS_fsm_reg[1]_3\ => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_61,
      \ap_CS_fsm_reg[1]_4\(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_62,
      \ap_CS_fsm_reg[1]_5\ => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_63,
      \ap_CS_fsm_reg[1]_6\(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_64,
      \ap_CS_fsm_reg[1]_7\ => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_65,
      \ap_CS_fsm_reg[1]_8\(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_66,
      \ap_CS_fsm_reg[9]\(1) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[9]\(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[9]_0\ => regslice_both_outStream_V_data_V_U_n_4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_53,
      ap_enable_reg_pp0_iter2_reg_1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_54,
      ap_enable_reg_pp0_iter2_reg_2(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_55,
      ap_enable_reg_pp0_iter2_reg_3 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_56,
      ap_enable_reg_pp0_iter2_reg_4(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_57,
      ap_enable_reg_pp0_iter2_reg_5 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_58,
      ap_enable_reg_pp0_iter3_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_68,
      ap_enable_reg_pp0_iter3_reg_1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_69,
      ap_enable_reg_pp0_iter3_reg_2 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_70,
      ap_enable_reg_pp0_iter3_reg_3 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_71,
      ap_enable_reg_pp0_iter3_reg_4 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_72,
      ap_enable_reg_pp0_iter3_reg_5 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_73,
      ap_enable_reg_pp0_iter3_reg_6 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_74,
      \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_0_V_2_reg_695_reg[15]_0\(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_0_val_V_2_d1(15 downto 0),
      \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_1_V_2_reg_707_reg[15]_0\(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_1_val_V_2_d1(15 downto 0),
      \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_2_V_2_reg_719_reg[15]_0\(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_2_val_V_2_d1(15 downto 0),
      \ap_phi_reg_pp0_iter2_curr_input_data_sub_data_3_V_2_reg_731_reg[15]_0\(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_d1(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ce0 => line_buff_group_1_val_V_1_ce0,
      ce1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_52,
      \curr_input_dest_V_load_reg_2676_reg[5]_0\(5 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDEST(5 downto 0),
      \curr_input_id_V_load_reg_2671_reg[4]_0\(4 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TID(4 downto 0),
      \curr_input_keep_V_load_reg_2656_reg[7]_0\(7 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TKEEP(7 downto 0),
      \curr_input_strb_V_load_reg_2661_reg[7]_0\(7 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TSTRB(7 downto 0),
      \curr_input_user_V_load_reg_2666_reg[1]_0\(1 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TUSER(1 downto 0),
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_67,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      \icmp_ln1027_3_reg_2152_reg[0]_0\(25 downto 0) => mul_ln4_3_reg_849(25 downto 0),
      \icmp_ln1027_4_reg_2162_reg[0]_0\(16 downto 0) => mul_ln4_2_reg_833(16 downto 0),
      inStream_TDATA_int_regslice(63 downto 0) => inStream_TDATA_int_regslice(63 downto 0),
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TVALID_int_regslice => inStream_TVALID_int_regslice,
      \input_h_cast_cast_reg_2107_reg[8]_0\(8 downto 0) => input_h_read_reg_803(8 downto 0),
      \input_w_cast_cast_reg_2100_reg[8]_0\(8 downto 0) => input_w_read_reg_797(8 downto 0),
      \kernel_window_val_V_10_reg_2561_reg[15]_0\(15 downto 0) => line_buff_group_2_val_V_1_q0(15 downto 0),
      \kernel_window_val_V_12_reg_2566_reg[15]_0\(15 downto 0) => line_buff_group_3_val_V_q0(15 downto 0),
      \kernel_window_val_V_14_reg_2571_reg[15]_0\(15 downto 0) => line_buff_group_3_val_V_1_q0(15 downto 0),
      \kernel_window_val_V_2_reg_2541_reg[15]_0\(15 downto 0) => line_buff_group_0_val_V_1_q0(15 downto 0),
      \kernel_window_val_V_4_reg_2546_reg[15]_0\(15 downto 0) => line_buff_group_1_val_V_q0(15 downto 0),
      \kernel_window_val_V_6_reg_2551_reg[15]_0\(15 downto 0) => line_buff_group_1_val_V_1_q0(15 downto 0),
      \kernel_window_val_V_8_reg_2556_reg[15]_0\(15 downto 0) => line_buff_group_2_val_V_q0(15 downto 0),
      \last_reg_2441_reg[0]_0\(4 downto 0) => sub_i_i_reg_879(4 downto 0),
      \line_buff_group_0_val_V_addr_reg_2576_reg[11]_0\(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1(11 downto 0),
      notlhs1_mid1182_reg_884 => notlhs1_mid1182_reg_884,
      notlhs_fu_885_p2_carry_0(9 downto 0) => sub_i_i87_reg_869(9 downto 0),
      notrhs_fu_991_p2_carry_0(9 downto 0) => sub_i_i56_reg_874(9 downto 0),
      notrhs_mid1192_reg_889 => notrhs_mid1192_reg_889,
      outStream_TREADY => outStream_TREADY,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice,
      \p_read_reg_72_reg[15]\(63 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDATA(63 downto 0),
      q0(15 downto 0) => line_buff_group_0_val_V_q0(15 downto 0),
      \select_ln1027_10_reg_2184_reg[0]_0\ => \icmp_ln1027_2_reg_859_reg_n_0_[0]\,
      \select_ln1027_22_reg_2281_reg[0]_0\(3 downto 0) => input_fold_ch_read_reg_789(3 downto 0),
      \select_ln1027_23_reg_2286_reg[0]_0\(5 downto 0) => mul_ln4_reg_820(5 downto 0),
      \select_ln1027_23_reg_2286_reg[0]_1\ => \icmp_ln1027_1_reg_854_reg_n_0_[0]\,
      \select_ln1027_33_reg_2349_reg[0]_0\ => \icmp_ln1027_reg_899_reg_n_0_[0]\,
      \select_ln1027_37_reg_2376_reg[0]_0\ => \cmp_i_i606_not_mid1214_reg_894_reg_n_0_[0]\,
      \stride_cast2_cast_reg_2092_reg[1]_0\(1 downto 0) => stride_read_reg_781(1 downto 0),
      \tmp_dest_V_reg_2416_reg[5]_0\(5 downto 0) => inStream_TDEST_int_regslice(5 downto 0),
      \tmp_id_V_reg_2411_reg[4]_0\(4 downto 0) => inStream_TID_int_regslice(4 downto 0),
      \tmp_keep_V_reg_2396_reg[7]_0\(7 downto 0) => inStream_TKEEP_int_regslice(7 downto 0),
      \tmp_strb_V_reg_2401_reg[7]_0\(7 downto 0) => inStream_TSTRB_int_regslice(7 downto 0),
      \tmp_user_V_reg_2406_reg[1]_0\(1 downto 0) => inStream_TUSER_int_regslice(1 downto 0),
      we1 => line_buff_group_1_val_V_1_we1
    );
grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_67,
      Q => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln1027_1_reg_854[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000100"
    )
        port map (
      I0 => mul_ln4_reg_820(2),
      I1 => mul_ln4_reg_820(1),
      I2 => mul_ln4_reg_820(0),
      I3 => \icmp_ln1027_1_reg_854[0]_i_2_n_0\,
      I4 => ap_CS_fsm_state7,
      I5 => \icmp_ln1027_1_reg_854_reg_n_0_[0]\,
      O => \icmp_ln1027_1_reg_854[0]_i_1_n_0\
    );
\icmp_ln1027_1_reg_854[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mul_ln4_reg_820(5),
      I1 => ap_CS_fsm_state7,
      I2 => mul_ln4_reg_820(4),
      I3 => mul_ln4_reg_820(3),
      O => \icmp_ln1027_1_reg_854[0]_i_2_n_0\
    );
\icmp_ln1027_1_reg_854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1027_1_reg_854[0]_i_1_n_0\,
      Q => \icmp_ln1027_1_reg_854_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln1027_2_reg_859[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \icmp_ln1027_2_reg_859[0]_i_2_n_0\,
      I1 => \icmp_ln1027_2_reg_859[0]_i_3_n_0\,
      I2 => \icmp_ln1027_2_reg_859[0]_i_4_n_0\,
      I3 => \icmp_ln1027_2_reg_859[0]_i_5_n_0\,
      I4 => ap_CS_fsm_state7,
      I5 => \icmp_ln1027_2_reg_859_reg_n_0_[0]\,
      O => \icmp_ln1027_2_reg_859[0]_i_1_n_0\
    );
\icmp_ln1027_2_reg_859[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => mul_ln4_1_reg_826(14),
      I1 => ap_CS_fsm_state7,
      I2 => mul_ln4_1_reg_826(13),
      I3 => mul_ln4_1_reg_826(12),
      O => \icmp_ln1027_2_reg_859[0]_i_2_n_0\
    );
\icmp_ln1027_2_reg_859[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mul_ln4_1_reg_826(11),
      I1 => mul_ln4_1_reg_826(10),
      I2 => mul_ln4_1_reg_826(9),
      I3 => mul_ln4_1_reg_826(8),
      O => \icmp_ln1027_2_reg_859[0]_i_3_n_0\
    );
\icmp_ln1027_2_reg_859[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mul_ln4_1_reg_826(1),
      I1 => mul_ln4_1_reg_826(0),
      I2 => mul_ln4_1_reg_826(3),
      I3 => mul_ln4_1_reg_826(2),
      O => \icmp_ln1027_2_reg_859[0]_i_4_n_0\
    );
\icmp_ln1027_2_reg_859[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mul_ln4_1_reg_826(7),
      I1 => mul_ln4_1_reg_826(6),
      I2 => mul_ln4_1_reg_826(5),
      I3 => mul_ln4_1_reg_826(4),
      O => \icmp_ln1027_2_reg_859[0]_i_5_n_0\
    );
\icmp_ln1027_2_reg_859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1027_2_reg_859[0]_i_1_n_0\,
      Q => \icmp_ln1027_2_reg_859_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln1027_reg_899[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(0),
      I1 => input_fold_ch_read_reg_789(1),
      I2 => input_fold_ch_read_reg_789(2),
      I3 => input_fold_ch_read_reg_789(3),
      I4 => ap_CS_fsm_state8,
      I5 => \icmp_ln1027_reg_899_reg_n_0_[0]\,
      O => \icmp_ln1027_reg_899[0]_i_1_n_0\
    );
\icmp_ln1027_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1027_reg_899[0]_i_1_n_0\,
      Q => \icmp_ln1027_reg_899_reg_n_0_[0]\,
      R => '0'
    );
\input_fold_ch_read_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_fold_ch(0),
      Q => input_fold_ch_read_reg_789(0),
      R => '0'
    );
\input_fold_ch_read_reg_789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_fold_ch(1),
      Q => input_fold_ch_read_reg_789(1),
      R => '0'
    );
\input_fold_ch_read_reg_789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_fold_ch(2),
      Q => input_fold_ch_read_reg_789(2),
      R => '0'
    );
\input_fold_ch_read_reg_789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_fold_ch(3),
      Q => input_fold_ch_read_reg_789(3),
      R => '0'
    );
\input_h_read_reg_803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(0),
      Q => input_h_read_reg_803(0),
      R => '0'
    );
\input_h_read_reg_803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(1),
      Q => input_h_read_reg_803(1),
      R => '0'
    );
\input_h_read_reg_803_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(2),
      Q => input_h_read_reg_803(2),
      R => '0'
    );
\input_h_read_reg_803_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(3),
      Q => input_h_read_reg_803(3),
      R => '0'
    );
\input_h_read_reg_803_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(4),
      Q => input_h_read_reg_803(4),
      R => '0'
    );
\input_h_read_reg_803_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(5),
      Q => input_h_read_reg_803(5),
      R => '0'
    );
\input_h_read_reg_803_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(6),
      Q => input_h_read_reg_803(6),
      R => '0'
    );
\input_h_read_reg_803_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(7),
      Q => input_h_read_reg_803(7),
      R => '0'
    );
\input_h_read_reg_803_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_h(8),
      Q => input_h_read_reg_803(8),
      R => '0'
    );
\input_w_read_reg_797_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(0),
      Q => input_w_read_reg_797(0),
      R => '0'
    );
\input_w_read_reg_797_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(1),
      Q => input_w_read_reg_797(1),
      R => '0'
    );
\input_w_read_reg_797_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(2),
      Q => input_w_read_reg_797(2),
      R => '0'
    );
\input_w_read_reg_797_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(3),
      Q => input_w_read_reg_797(3),
      R => '0'
    );
\input_w_read_reg_797_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(4),
      Q => input_w_read_reg_797(4),
      R => '0'
    );
\input_w_read_reg_797_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(5),
      Q => input_w_read_reg_797(5),
      R => '0'
    );
\input_w_read_reg_797_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(6),
      Q => input_w_read_reg_797(6),
      R => '0'
    );
\input_w_read_reg_797_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(7),
      Q => input_w_read_reg_797(7),
      R => '0'
    );
\input_w_read_reg_797_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => input_w(8),
      Q => input_w_read_reg_797(8),
      R => '0'
    );
line_buff_group_0_val_V_1_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W
     port map (
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => line_buff_group_1_val_V_1_ce0,
      ce1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_58,
      d1(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_0_val_V_2_d1(15 downto 0),
      q0(15 downto 0) => line_buff_group_0_val_V_1_q0(15 downto 0),
      ram_reg_0_0(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_57,
      we1 => line_buff_group_1_val_V_1_we1
    );
line_buff_group_0_val_V_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_0
     port map (
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => line_buff_group_1_val_V_ce0,
      d1(15 downto 0) => line_buff_group_0_val_V_1_q0(15 downto 0),
      q0(15 downto 0) => line_buff_group_0_val_V_q0(15 downto 0),
      ram_reg_1_0(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_66,
      we1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_65
    );
line_buff_group_1_val_V_1_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_1
     port map (
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => line_buff_group_1_val_V_1_ce0,
      ce1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_56,
      d1(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_1_val_V_2_d1(15 downto 0),
      q0(15 downto 0) => line_buff_group_1_val_V_1_q0(15 downto 0),
      ram_reg_0_0(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_55,
      we1 => line_buff_group_1_val_V_1_we1
    );
line_buff_group_1_val_V_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_2
     port map (
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => line_buff_group_1_val_V_ce0,
      d1(15 downto 0) => line_buff_group_1_val_V_1_q0(15 downto 0),
      q0(15 downto 0) => line_buff_group_1_val_V_q0(15 downto 0),
      ram_reg_1_0(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_64,
      we1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_63
    );
line_buff_group_2_val_V_1_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_3
     port map (
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => line_buff_group_1_val_V_1_ce0,
      ce1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_54,
      d1(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_2_val_V_2_d1(15 downto 0),
      q0(15 downto 0) => line_buff_group_2_val_V_1_q0(15 downto 0),
      ram_reg_0_0(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_53,
      we1 => line_buff_group_1_val_V_1_we1
    );
line_buff_group_2_val_V_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_4
     port map (
      ap_clk => ap_clk,
      d1(15 downto 0) => line_buff_group_2_val_V_1_q0(15 downto 0),
      q0(15 downto 0) => line_buff_group_2_val_V_q0(15 downto 0),
      ram_reg_1_0 => line_buff_group_1_val_V_ce0,
      ram_reg_1_1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1(11 downto 0),
      ram_reg_1_2(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0(11 downto 0),
      ram_reg_1_3(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_62,
      we1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_61
    );
line_buff_group_3_val_V_1_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_5
     port map (
      WEA(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_51,
      address0(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address0(11 downto 0),
      address1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_address1(11 downto 0),
      ap_clk => ap_clk,
      ce0 => line_buff_group_1_val_V_1_ce0,
      ce1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_52,
      d1(15 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_2_d1(15 downto 0),
      q0(15 downto 0) => line_buff_group_3_val_V_1_q0(15 downto 0),
      we1 => line_buff_group_1_val_V_1_we1
    );
line_buff_group_3_val_V_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W_6
     port map (
      ap_clk => ap_clk,
      d1(15 downto 0) => line_buff_group_3_val_V_1_q0(15 downto 0),
      q0(15 downto 0) => line_buff_group_3_val_V_q0(15 downto 0),
      ram_reg_1_0 => line_buff_group_1_val_V_ce0,
      ram_reg_1_1(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address1(11 downto 0),
      ram_reg_1_2(11 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_line_buff_group_3_val_V_address0(11 downto 0),
      ram_reg_1_3(0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_60,
      we1 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_59
    );
mul_2ns_15ns_17_1_1_U54: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_2ns_15ns_17_1_1
     port map (
      D(16 downto 0) => dout(16 downto 0),
      DI(2) => mul_mul_9ns_17ns_26_4_1_U55_n_26,
      DI(1) => mul_mul_9ns_17ns_26_4_1_U55_n_27,
      DI(0) => mul_mul_9ns_17ns_26_4_1_U55_n_28,
      P(11 downto 0) => mul_ln4_1_reg_826(11 downto 0),
      Q(1 downto 0) => stride_read_reg_781(1 downto 0),
      S(3) => mul_mul_9ns_17ns_26_4_1_U55_n_29,
      S(2) => mul_mul_9ns_17ns_26_4_1_U55_n_30,
      S(1) => mul_mul_9ns_17ns_26_4_1_U55_n_31,
      S(0) => mul_mul_9ns_17ns_26_4_1_U55_n_32
    );
mul_ln4_1_reg_826_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 9) => B"000000000000000000000",
      A(8 downto 0) => output_w(8 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln4_1_reg_826_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 6) => B"000000000000",
      B(5) => mul_ln4_1_reg_826_reg_i_1_n_0,
      B(4) => mul_ln4_1_reg_826_reg_i_2_n_0,
      B(3) => mul_ln4_1_reg_826_reg_i_3_n_0,
      B(2) => mul_ln4_1_reg_826_reg_i_4_n_0,
      B(1) => mul_ln4_1_reg_826_reg_i_5_n_0,
      B(0) => mul_ln4_1_reg_826_reg_i_6_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln4_1_reg_826_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln4_1_reg_826_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln4_1_reg_826_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => ap_CS_fsm_state1,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln4_1_reg_826_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_ln4_1_reg_826_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_mul_ln4_1_reg_826_reg_P_UNCONNECTED(47 downto 15),
      P(14 downto 0) => mul_ln4_1_reg_826(14 downto 0),
      PATTERNBDETECT => NLW_mul_ln4_1_reg_826_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln4_1_reg_826_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln4_1_reg_826_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln4_1_reg_826_reg_UNDERFLOW_UNCONNECTED
    );
mul_ln4_1_reg_826_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A888000000000000"
    )
        port map (
      I0 => stride_read_reg_781(0),
      I1 => input_fold_ch_read_reg_789(2),
      I2 => input_fold_ch_read_reg_789(1),
      I3 => input_fold_ch_read_reg_789(0),
      I4 => stride_read_reg_781(1),
      I5 => input_fold_ch_read_reg_789(3),
      O => mul_ln4_1_reg_826_reg_i_1_n_0
    );
mul_ln4_1_reg_826_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"604040C060C040C0"
    )
        port map (
      I0 => stride_read_reg_781(0),
      I1 => input_fold_ch_read_reg_789(3),
      I2 => stride_read_reg_781(1),
      I3 => input_fold_ch_read_reg_789(2),
      I4 => input_fold_ch_read_reg_789(1),
      I5 => input_fold_ch_read_reg_789(0),
      O => mul_ln4_1_reg_826_reg_i_2_n_0
    );
mul_ln4_1_reg_826_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96CCA6CCAA00AA00"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(3),
      I1 => input_fold_ch_read_reg_789(2),
      I2 => input_fold_ch_read_reg_789(1),
      I3 => stride_read_reg_781(0),
      I4 => input_fold_ch_read_reg_789(0),
      I5 => stride_read_reg_781(1),
      O => mul_ln4_1_reg_826_reg_i_3_n_0
    );
mul_ln4_1_reg_826_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9FC0C0C0"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(0),
      I1 => input_fold_ch_read_reg_789(2),
      I2 => stride_read_reg_781(0),
      I3 => input_fold_ch_read_reg_789(1),
      I4 => stride_read_reg_781(1),
      O => mul_ln4_1_reg_826_reg_i_4_n_0
    );
mul_ln4_1_reg_826_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => stride_read_reg_781(1),
      I1 => input_fold_ch_read_reg_789(0),
      I2 => stride_read_reg_781(0),
      I3 => input_fold_ch_read_reg_789(1),
      O => mul_ln4_1_reg_826_reg_i_5_n_0
    );
mul_ln4_1_reg_826_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(0),
      I1 => stride_read_reg_781(0),
      O => mul_ln4_1_reg_826_reg_i_6_n_0
    );
\mul_ln4_2_reg_833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(0),
      Q => mul_ln4_2_reg_833(0),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(10),
      Q => mul_ln4_2_reg_833(10),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(11),
      Q => mul_ln4_2_reg_833(11),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(12),
      Q => mul_ln4_2_reg_833(12),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(13),
      Q => mul_ln4_2_reg_833(13),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(14),
      Q => mul_ln4_2_reg_833(14),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(15),
      Q => mul_ln4_2_reg_833(15),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(16),
      Q => mul_ln4_2_reg_833(16),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(1),
      Q => mul_ln4_2_reg_833(1),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(2),
      Q => mul_ln4_2_reg_833(2),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(3),
      Q => mul_ln4_2_reg_833(3),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(4),
      Q => mul_ln4_2_reg_833(4),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(5),
      Q => mul_ln4_2_reg_833(5),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(6),
      Q => mul_ln4_2_reg_833(6),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(7),
      Q => mul_ln4_2_reg_833(7),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(8),
      Q => mul_ln4_2_reg_833(8),
      R => '0'
    );
\mul_ln4_2_reg_833_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => dout(9),
      Q => mul_ln4_2_reg_833(9),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_25,
      Q => mul_ln4_3_reg_849(0),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_15,
      Q => mul_ln4_3_reg_849(10),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_14,
      Q => mul_ln4_3_reg_849(11),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_13,
      Q => mul_ln4_3_reg_849(12),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_12,
      Q => mul_ln4_3_reg_849(13),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_11,
      Q => mul_ln4_3_reg_849(14),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_10,
      Q => mul_ln4_3_reg_849(15),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_9,
      Q => mul_ln4_3_reg_849(16),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_8,
      Q => mul_ln4_3_reg_849(17),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_7,
      Q => mul_ln4_3_reg_849(18),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_6,
      Q => mul_ln4_3_reg_849(19),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_24,
      Q => mul_ln4_3_reg_849(1),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_5,
      Q => mul_ln4_3_reg_849(20),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_4,
      Q => mul_ln4_3_reg_849(21),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_3,
      Q => mul_ln4_3_reg_849(22),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_2,
      Q => mul_ln4_3_reg_849(23),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_1,
      Q => mul_ln4_3_reg_849(24),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_0,
      Q => mul_ln4_3_reg_849(25),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_23,
      Q => mul_ln4_3_reg_849(2),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_22,
      Q => mul_ln4_3_reg_849(3),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_21,
      Q => mul_ln4_3_reg_849(4),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_20,
      Q => mul_ln4_3_reg_849(5),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_19,
      Q => mul_ln4_3_reg_849(6),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_18,
      Q => mul_ln4_3_reg_849(7),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_17,
      Q => mul_ln4_3_reg_849(8),
      R => '0'
    );
\mul_ln4_3_reg_849_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => mul_mul_9ns_17ns_26_4_1_U55_n_16,
      Q => mul_ln4_3_reg_849(9),
      R => '0'
    );
\mul_ln4_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln4_1_reg_826_reg_i_6_n_0,
      Q => mul_ln4_reg_820(0),
      R => '0'
    );
\mul_ln4_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln4_1_reg_826_reg_i_5_n_0,
      Q => mul_ln4_reg_820(1),
      R => '0'
    );
\mul_ln4_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln4_1_reg_826_reg_i_4_n_0,
      Q => mul_ln4_reg_820(2),
      R => '0'
    );
\mul_ln4_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln4_1_reg_826_reg_i_3_n_0,
      Q => mul_ln4_reg_820(3),
      R => '0'
    );
\mul_ln4_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln4_1_reg_826_reg_i_2_n_0,
      Q => mul_ln4_reg_820(4),
      R => '0'
    );
\mul_ln4_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_ln4_1_reg_826_reg_i_1_n_0,
      Q => mul_ln4_reg_820(5),
      R => '0'
    );
mul_mul_9ns_17ns_26_4_1_U55: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1
     port map (
      D(25) => mul_mul_9ns_17ns_26_4_1_U55_n_0,
      D(24) => mul_mul_9ns_17ns_26_4_1_U55_n_1,
      D(23) => mul_mul_9ns_17ns_26_4_1_U55_n_2,
      D(22) => mul_mul_9ns_17ns_26_4_1_U55_n_3,
      D(21) => mul_mul_9ns_17ns_26_4_1_U55_n_4,
      D(20) => mul_mul_9ns_17ns_26_4_1_U55_n_5,
      D(19) => mul_mul_9ns_17ns_26_4_1_U55_n_6,
      D(18) => mul_mul_9ns_17ns_26_4_1_U55_n_7,
      D(17) => mul_mul_9ns_17ns_26_4_1_U55_n_8,
      D(16) => mul_mul_9ns_17ns_26_4_1_U55_n_9,
      D(15) => mul_mul_9ns_17ns_26_4_1_U55_n_10,
      D(14) => mul_mul_9ns_17ns_26_4_1_U55_n_11,
      D(13) => mul_mul_9ns_17ns_26_4_1_U55_n_12,
      D(12) => mul_mul_9ns_17ns_26_4_1_U55_n_13,
      D(11) => mul_mul_9ns_17ns_26_4_1_U55_n_14,
      D(10) => mul_mul_9ns_17ns_26_4_1_U55_n_15,
      D(9) => mul_mul_9ns_17ns_26_4_1_U55_n_16,
      D(8) => mul_mul_9ns_17ns_26_4_1_U55_n_17,
      D(7) => mul_mul_9ns_17ns_26_4_1_U55_n_18,
      D(6) => mul_mul_9ns_17ns_26_4_1_U55_n_19,
      D(5) => mul_mul_9ns_17ns_26_4_1_U55_n_20,
      D(4) => mul_mul_9ns_17ns_26_4_1_U55_n_21,
      D(3) => mul_mul_9ns_17ns_26_4_1_U55_n_22,
      D(2) => mul_mul_9ns_17ns_26_4_1_U55_n_23,
      D(1) => mul_mul_9ns_17ns_26_4_1_U55_n_24,
      D(0) => mul_mul_9ns_17ns_26_4_1_U55_n_25,
      DI(2) => mul_mul_9ns_17ns_26_4_1_U55_n_26,
      DI(1) => mul_mul_9ns_17ns_26_4_1_U55_n_27,
      DI(0) => mul_mul_9ns_17ns_26_4_1_U55_n_28,
      P(3 downto 0) => mul_ln4_1_reg_826(14 downto 11),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state1,
      S(3) => mul_mul_9ns_17ns_26_4_1_U55_n_29,
      S(2) => mul_mul_9ns_17ns_26_4_1_U55_n_30,
      S(1) => mul_mul_9ns_17ns_26_4_1_U55_n_31,
      S(0) => mul_mul_9ns_17ns_26_4_1_U55_n_32,
      ap_clk => ap_clk,
      p_reg_reg(8 downto 0) => output_h(8 downto 0),
      p_reg_reg_0(16 downto 0) => dout(16 downto 0),
      p_reg_reg_1(1 downto 0) => stride_read_reg_781(1 downto 0)
    );
\notlhs1_mid1182_reg_884[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => stride_read_reg_781(1),
      I1 => stride_read_reg_781(0),
      O => notlhs1_mid1182_fu_749_p2
    );
\notlhs1_mid1182_reg_884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => notlhs1_mid1182_fu_749_p2,
      Q => notlhs1_mid1182_reg_884,
      R => '0'
    );
\notrhs_mid1192_reg_889[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => output_w_read_reg_808(0),
      I1 => output_w_read_reg_808(1),
      I2 => output_w_read_reg_808(2),
      I3 => \notrhs_mid1192_reg_889[0]_i_2_n_0\,
      O => notrhs_mid1192_fu_756_p2
    );
\notrhs_mid1192_reg_889[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => output_w_read_reg_808(5),
      I1 => output_w_read_reg_808(6),
      I2 => output_w_read_reg_808(3),
      I3 => output_w_read_reg_808(4),
      I4 => output_w_read_reg_808(8),
      I5 => output_w_read_reg_808(7),
      O => \notrhs_mid1192_reg_889[0]_i_2_n_0\
    );
\notrhs_mid1192_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => notrhs_mid1192_fu_756_p2,
      Q => notrhs_mid1192_reg_889,
      R => '0'
    );
\output_h_read_reg_814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(0),
      Q => output_h_read_reg_814(0),
      R => '0'
    );
\output_h_read_reg_814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(1),
      Q => output_h_read_reg_814(1),
      R => '0'
    );
\output_h_read_reg_814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(2),
      Q => output_h_read_reg_814(2),
      R => '0'
    );
\output_h_read_reg_814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(3),
      Q => output_h_read_reg_814(3),
      R => '0'
    );
\output_h_read_reg_814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(4),
      Q => output_h_read_reg_814(4),
      R => '0'
    );
\output_h_read_reg_814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(5),
      Q => output_h_read_reg_814(5),
      R => '0'
    );
\output_h_read_reg_814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(6),
      Q => output_h_read_reg_814(6),
      R => '0'
    );
\output_h_read_reg_814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(7),
      Q => output_h_read_reg_814(7),
      R => '0'
    );
\output_h_read_reg_814_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_h(8),
      Q => output_h_read_reg_814(8),
      R => '0'
    );
\output_w_read_reg_808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(0),
      Q => output_w_read_reg_808(0),
      R => '0'
    );
\output_w_read_reg_808_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(1),
      Q => output_w_read_reg_808(1),
      R => '0'
    );
\output_w_read_reg_808_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(2),
      Q => output_w_read_reg_808(2),
      R => '0'
    );
\output_w_read_reg_808_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(3),
      Q => output_w_read_reg_808(3),
      R => '0'
    );
\output_w_read_reg_808_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(4),
      Q => output_w_read_reg_808(4),
      R => '0'
    );
\output_w_read_reg_808_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(5),
      Q => output_w_read_reg_808(5),
      R => '0'
    );
\output_w_read_reg_808_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(6),
      Q => output_w_read_reg_808(6),
      R => '0'
    );
\output_w_read_reg_808_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(7),
      Q => output_w_read_reg_808(7),
      R => '0'
    );
\output_w_read_reg_808_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => output_w(8),
      Q => output_w_read_reg_808(8),
      R => '0'
    );
regslice_both_inStream_V_data_V_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both
     port map (
      \B_V_data_1_state_reg[1]_0\ => inStream_TREADY,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_TDATA(63 downto 0) => inStream_TDATA(63 downto 0),
      inStream_TDATA_int_regslice(63 downto 0) => inStream_TDATA_int_regslice(63 downto 0),
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TVALID => inStream_TVALID,
      inStream_TVALID_int_regslice => inStream_TVALID_int_regslice
    );
regslice_both_inStream_V_dest_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4\
     port map (
      \B_V_data_1_payload_B_reg[5]_0\(5 downto 0) => inStream_TDEST_int_regslice(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_TDEST(5 downto 0) => inStream_TDEST(5 downto 0),
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TVALID => inStream_TVALID
    );
regslice_both_inStream_V_id_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3\
     port map (
      \B_V_data_1_payload_B_reg[4]_0\(4 downto 0) => inStream_TID_int_regslice(4 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_TID(4 downto 0) => inStream_TID(4 downto 0),
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TVALID => inStream_TVALID
    );
regslice_both_inStream_V_keep_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => inStream_TKEEP_int_regslice(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_TKEEP(7 downto 0) => inStream_TKEEP(7 downto 0),
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TVALID => inStream_TVALID
    );
regslice_both_inStream_V_strb_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_7\
     port map (
      \B_V_data_1_payload_B_reg[7]_0\(7 downto 0) => inStream_TSTRB_int_regslice(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TSTRB(7 downto 0) => inStream_TSTRB(7 downto 0),
      inStream_TVALID => inStream_TVALID
    );
regslice_both_inStream_V_user_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_B_reg[1]_0\(1 downto 0) => inStream_TUSER_int_regslice(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      inStream_TREADY_int_regslice => inStream_TREADY_int_regslice,
      inStream_TUSER(1 downto 0) => inStream_TUSER(1 downto 0),
      inStream_TVALID => inStream_TVALID
    );
regslice_both_outStream_V_data_V_U: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both_8
     port map (
      \B_V_data_1_payload_A_reg[63]_0\(63 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDATA(63 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_74,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => \^outstream_tvalid\,
      D(0) => ap_NS_fsm(0),
      Q(1) => ap_CS_fsm_state10,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[9]\ => regslice_both_outStream_V_data_V_U_n_4,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TDATA(63 downto 0) => outStream_TDATA(63 downto 0),
      outStream_TREADY => outStream_TREADY,
      outStream_TREADY_int_regslice => outStream_TREADY_int_regslice
    );
regslice_both_outStream_V_dest_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized4_9\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_6,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_68,
      B_V_data_1_state(0) => B_V_data_1_state_5(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_outStream_V_dest_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_dest_V_U_n_0,
      D(5 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TDEST(5 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_id_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized3_10\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_7,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_69,
      B_V_data_1_state(0) => B_V_data_1_state_4(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_outStream_V_id_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_id_V_U_n_0,
      D(4 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TID(4 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_keep_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_11\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_8,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_73,
      B_V_data_1_state(0) => B_V_data_1_state_0(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_outStream_V_keep_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_keep_V_U_n_0,
      D(7 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TKEEP(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TKEEP(7 downto 0) => outStream_TKEEP(7 downto 0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_last_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized2\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_9,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_70,
      B_V_data_1_state(0) => B_V_data_1_state_3(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_outStream_V_last_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_last_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TLAST,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY
    );
regslice_both_outStream_V_strb_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized0_12\
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_10,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_72,
      B_V_data_1_state(0) => B_V_data_1_state_1(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_outStream_V_strb_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_strb_V_U_n_0,
      D(7 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TSTRB(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(7 downto 0) => outStream_TSTRB(7 downto 0)
    );
regslice_both_outStream_V_user_V_U: entity work.\design_1_yolo_max_pool_top_0_0_yolo_max_pool_top_regslice_both__parameterized1_13\
     port map (
      \B_V_data_1_payload_A_reg[1]_0\(1 downto 0) => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TUSER(1 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr_11,
      B_V_data_1_sel_wr_reg_0 => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_n_71,
      B_V_data_1_state(0) => B_V_data_1_state_2(1),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_outStream_V_user_V_U_n_1,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_outStream_V_user_V_U_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID => grp_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS_fu_598_outStream_TVALID,
      outStream_TREADY => outStream_TREADY,
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0)
    );
\stride_read_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => stride(0),
      Q => stride_read_reg_781(0),
      R => '0'
    );
\stride_read_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => stride(1),
      Q => stride_read_reg_781(1),
      R => '0'
    );
\sub_i_i270_reg_864[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stride_read_reg_781(0),
      O => sub_i_i270_fu_712_p2(0)
    );
\sub_i_i270_reg_864[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stride_read_reg_781(0),
      I1 => stride_read_reg_781(1),
      O => sub_i_i270_fu_712_p2(1)
    );
\sub_i_i270_reg_864[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stride_read_reg_781(0),
      I1 => stride_read_reg_781(1),
      O => sub_i_i270_fu_712_p2(2)
    );
\sub_i_i270_reg_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i270_fu_712_p2(0),
      Q => sub_i_i270_reg_864(0),
      R => '0'
    );
\sub_i_i270_reg_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i270_fu_712_p2(1),
      Q => sub_i_i270_reg_864(1),
      R => '0'
    );
\sub_i_i270_reg_864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i270_fu_712_p2(2),
      Q => sub_i_i270_reg_864(2),
      R => '0'
    );
\sub_i_i56_reg_874[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_w_read_reg_808(0),
      O => sub_i_i56_fu_732_p2(0)
    );
\sub_i_i56_reg_874[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => output_w_read_reg_808(1),
      I1 => output_w_read_reg_808(0),
      O => sub_i_i56_fu_732_p2(1)
    );
\sub_i_i56_reg_874[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => output_w_read_reg_808(2),
      I1 => output_w_read_reg_808(0),
      I2 => output_w_read_reg_808(1),
      O => sub_i_i56_fu_732_p2(2)
    );
\sub_i_i56_reg_874[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => output_w_read_reg_808(3),
      I1 => output_w_read_reg_808(1),
      I2 => output_w_read_reg_808(0),
      I3 => output_w_read_reg_808(2),
      O => sub_i_i56_fu_732_p2(3)
    );
\sub_i_i56_reg_874[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => output_w_read_reg_808(4),
      I1 => output_w_read_reg_808(2),
      I2 => output_w_read_reg_808(0),
      I3 => output_w_read_reg_808(1),
      I4 => output_w_read_reg_808(3),
      O => sub_i_i56_fu_732_p2(4)
    );
\sub_i_i56_reg_874[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => output_w_read_reg_808(5),
      I1 => output_w_read_reg_808(3),
      I2 => output_w_read_reg_808(1),
      I3 => output_w_read_reg_808(0),
      I4 => output_w_read_reg_808(2),
      I5 => output_w_read_reg_808(4),
      O => sub_i_i56_fu_732_p2(5)
    );
\sub_i_i56_reg_874[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => output_w_read_reg_808(6),
      I1 => \sub_i_i56_reg_874[9]_i_2_n_0\,
      O => sub_i_i56_fu_732_p2(6)
    );
\sub_i_i56_reg_874[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => output_w_read_reg_808(7),
      I1 => \sub_i_i56_reg_874[9]_i_2_n_0\,
      I2 => output_w_read_reg_808(6),
      O => sub_i_i56_fu_732_p2(7)
    );
\sub_i_i56_reg_874[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => output_w_read_reg_808(7),
      I1 => \sub_i_i56_reg_874[9]_i_2_n_0\,
      I2 => output_w_read_reg_808(6),
      I3 => output_w_read_reg_808(8),
      O => sub_i_i56_fu_732_p2(8)
    );
\sub_i_i56_reg_874[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => output_w_read_reg_808(7),
      I1 => \sub_i_i56_reg_874[9]_i_2_n_0\,
      I2 => output_w_read_reg_808(6),
      I3 => output_w_read_reg_808(8),
      O => sub_i_i56_fu_732_p2(9)
    );
\sub_i_i56_reg_874[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => output_w_read_reg_808(4),
      I1 => output_w_read_reg_808(2),
      I2 => output_w_read_reg_808(0),
      I3 => output_w_read_reg_808(1),
      I4 => output_w_read_reg_808(3),
      I5 => output_w_read_reg_808(5),
      O => \sub_i_i56_reg_874[9]_i_2_n_0\
    );
\sub_i_i56_reg_874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(0),
      Q => sub_i_i56_reg_874(0),
      R => '0'
    );
\sub_i_i56_reg_874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(1),
      Q => sub_i_i56_reg_874(1),
      R => '0'
    );
\sub_i_i56_reg_874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(2),
      Q => sub_i_i56_reg_874(2),
      R => '0'
    );
\sub_i_i56_reg_874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(3),
      Q => sub_i_i56_reg_874(3),
      R => '0'
    );
\sub_i_i56_reg_874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(4),
      Q => sub_i_i56_reg_874(4),
      R => '0'
    );
\sub_i_i56_reg_874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(5),
      Q => sub_i_i56_reg_874(5),
      R => '0'
    );
\sub_i_i56_reg_874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(6),
      Q => sub_i_i56_reg_874(6),
      R => '0'
    );
\sub_i_i56_reg_874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(7),
      Q => sub_i_i56_reg_874(7),
      R => '0'
    );
\sub_i_i56_reg_874_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(8),
      Q => sub_i_i56_reg_874(8),
      R => '0'
    );
\sub_i_i56_reg_874_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i56_fu_732_p2(9),
      Q => sub_i_i56_reg_874(9),
      R => '0'
    );
\sub_i_i87_reg_869[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => output_h_read_reg_814(0),
      O => sub_i_i87_fu_722_p2(0)
    );
\sub_i_i87_reg_869[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => output_h_read_reg_814(0),
      I1 => output_h_read_reg_814(1),
      O => \sub_i_i87_reg_869[1]_i_1_n_0\
    );
\sub_i_i87_reg_869[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => output_h_read_reg_814(1),
      I1 => output_h_read_reg_814(0),
      I2 => output_h_read_reg_814(2),
      O => \sub_i_i87_reg_869[2]_i_1_n_0\
    );
\sub_i_i87_reg_869[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => output_h_read_reg_814(2),
      I1 => output_h_read_reg_814(0),
      I2 => output_h_read_reg_814(1),
      I3 => output_h_read_reg_814(3),
      O => \sub_i_i87_reg_869[3]_i_1_n_0\
    );
\sub_i_i87_reg_869[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => output_h_read_reg_814(3),
      I1 => output_h_read_reg_814(1),
      I2 => output_h_read_reg_814(0),
      I3 => output_h_read_reg_814(2),
      I4 => output_h_read_reg_814(4),
      O => \sub_i_i87_reg_869[4]_i_1_n_0\
    );
\sub_i_i87_reg_869[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => output_h_read_reg_814(4),
      I1 => output_h_read_reg_814(2),
      I2 => output_h_read_reg_814(0),
      I3 => output_h_read_reg_814(1),
      I4 => output_h_read_reg_814(3),
      I5 => output_h_read_reg_814(5),
      O => \sub_i_i87_reg_869[5]_i_1_n_0\
    );
\sub_i_i87_reg_869[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_i_i87_reg_869[9]_i_2_n_0\,
      I1 => output_h_read_reg_814(6),
      O => \sub_i_i87_reg_869[6]_i_1_n_0\
    );
\sub_i_i87_reg_869[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => output_h_read_reg_814(6),
      I1 => \sub_i_i87_reg_869[9]_i_2_n_0\,
      I2 => output_h_read_reg_814(7),
      O => \sub_i_i87_reg_869[7]_i_1_n_0\
    );
\sub_i_i87_reg_869[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => output_h_read_reg_814(7),
      I1 => \sub_i_i87_reg_869[9]_i_2_n_0\,
      I2 => output_h_read_reg_814(6),
      I3 => output_h_read_reg_814(8),
      O => \sub_i_i87_reg_869[8]_i_1_n_0\
    );
\sub_i_i87_reg_869[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => output_h_read_reg_814(7),
      I1 => \sub_i_i87_reg_869[9]_i_2_n_0\,
      I2 => output_h_read_reg_814(6),
      I3 => output_h_read_reg_814(8),
      O => \sub_i_i87_reg_869[9]_i_1_n_0\
    );
\sub_i_i87_reg_869[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => output_h_read_reg_814(4),
      I1 => output_h_read_reg_814(2),
      I2 => output_h_read_reg_814(0),
      I3 => output_h_read_reg_814(1),
      I4 => output_h_read_reg_814(3),
      I5 => output_h_read_reg_814(5),
      O => \sub_i_i87_reg_869[9]_i_2_n_0\
    );
\sub_i_i87_reg_869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i87_fu_722_p2(0),
      Q => sub_i_i87_reg_869(0),
      R => '0'
    );
\sub_i_i87_reg_869_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[1]_i_1_n_0\,
      Q => sub_i_i87_reg_869(1),
      R => '0'
    );
\sub_i_i87_reg_869_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[2]_i_1_n_0\,
      Q => sub_i_i87_reg_869(2),
      R => '0'
    );
\sub_i_i87_reg_869_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[3]_i_1_n_0\,
      Q => sub_i_i87_reg_869(3),
      R => '0'
    );
\sub_i_i87_reg_869_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[4]_i_1_n_0\,
      Q => sub_i_i87_reg_869(4),
      R => '0'
    );
\sub_i_i87_reg_869_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[5]_i_1_n_0\,
      Q => sub_i_i87_reg_869(5),
      R => '0'
    );
\sub_i_i87_reg_869_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[6]_i_1_n_0\,
      Q => sub_i_i87_reg_869(6),
      R => '0'
    );
\sub_i_i87_reg_869_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[7]_i_1_n_0\,
      Q => sub_i_i87_reg_869(7),
      R => '0'
    );
\sub_i_i87_reg_869_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[8]_i_1_n_0\,
      Q => sub_i_i87_reg_869(8),
      R => '0'
    );
\sub_i_i87_reg_869_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \sub_i_i87_reg_869[9]_i_1_n_0\,
      Q => sub_i_i87_reg_869(9),
      R => '0'
    );
\sub_i_i_reg_879[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(0),
      O => sub_i_i_fu_742_p2(0)
    );
\sub_i_i_reg_879[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(0),
      I1 => input_fold_ch_read_reg_789(1),
      O => sub_i_i_fu_742_p2(1)
    );
\sub_i_i_reg_879[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(2),
      I1 => input_fold_ch_read_reg_789(1),
      I2 => input_fold_ch_read_reg_789(0),
      O => sub_i_i_fu_742_p2(2)
    );
\sub_i_i_reg_879[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(2),
      I1 => input_fold_ch_read_reg_789(1),
      I2 => input_fold_ch_read_reg_789(0),
      I3 => input_fold_ch_read_reg_789(3),
      O => sub_i_i_fu_742_p2(3)
    );
\sub_i_i_reg_879[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => input_fold_ch_read_reg_789(2),
      I1 => input_fold_ch_read_reg_789(1),
      I2 => input_fold_ch_read_reg_789(0),
      I3 => input_fold_ch_read_reg_789(3),
      O => sub_i_i_fu_742_p2(4)
    );
\sub_i_i_reg_879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i_fu_742_p2(0),
      Q => sub_i_i_reg_879(0),
      R => '0'
    );
\sub_i_i_reg_879_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i_fu_742_p2(1),
      Q => sub_i_i_reg_879(1),
      R => '0'
    );
\sub_i_i_reg_879_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i_fu_742_p2(2),
      Q => sub_i_i_reg_879(2),
      R => '0'
    );
\sub_i_i_reg_879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i_fu_742_p2(3),
      Q => sub_i_i_reg_879(3),
      R => '0'
    );
\sub_i_i_reg_879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_i_i_fu_742_p2(4),
      Q => sub_i_i_reg_879(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_yolo_max_pool_top_0_0 is
  port (
    s_axi_CTRL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_BUS_WVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_WREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_BVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_BREADY : in STD_LOGIC;
    s_axi_CTRL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CTRL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CTRL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BUS_RVALID : out STD_LOGIC;
    s_axi_CTRL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    inStream_TVALID : in STD_LOGIC;
    inStream_TREADY : out STD_LOGIC;
    inStream_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    inStream_TDEST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    inStream_TKEEP : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_TSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    inStream_TUSER : in STD_LOGIC_VECTOR ( 1 downto 0 );
    inStream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    inStream_TID : in STD_LOGIC_VECTOR ( 4 downto 0 );
    outStream_TVALID : out STD_LOGIC;
    outStream_TREADY : in STD_LOGIC;
    outStream_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    outStream_TDEST : out STD_LOGIC_VECTOR ( 5 downto 0 );
    outStream_TKEEP : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    outStream_TUSER : out STD_LOGIC_VECTOR ( 1 downto 0 );
    outStream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    outStream_TID : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_yolo_max_pool_top_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_yolo_max_pool_top_0_0 : entity is "design_1_yolo_max_pool_top_0_0,yolo_max_pool_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_yolo_max_pool_top_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_yolo_max_pool_top_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_yolo_max_pool_top_0_0 : entity is "yolo_max_pool_top,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of design_1_yolo_max_pool_top_0_0 : entity is "yes";
end design_1_yolo_max_pool_top_0_0;

architecture STRUCTURE of design_1_yolo_max_pool_top_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_ctrl_bus_rdata\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_BUS_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "10'b0000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "10'b1000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "10'b0000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "10'b0000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "10'b0000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "10'b0000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "10'b0000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "10'b0001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "10'b0010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "10'b0100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL_BUS:inStream:outStream, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_TREADY : signal is "xilinx.com:interface:axis:1.0 inStream TREADY";
  attribute X_INTERFACE_INFO of inStream_TVALID : signal is "xilinx.com:interface:axis:1.0 inStream TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of outStream_TREADY : signal is "xilinx.com:interface:axis:1.0 outStream TREADY";
  attribute X_INTERFACE_INFO of outStream_TVALID : signal is "xilinx.com:interface:axis:1.0 outStream TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_BUS_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WVALID";
  attribute X_INTERFACE_INFO of inStream_TDATA : signal is "xilinx.com:interface:axis:1.0 inStream TDATA";
  attribute X_INTERFACE_INFO of inStream_TDEST : signal is "xilinx.com:interface:axis:1.0 inStream TDEST";
  attribute X_INTERFACE_INFO of inStream_TID : signal is "xilinx.com:interface:axis:1.0 inStream TID";
  attribute X_INTERFACE_PARAMETER of inStream_TID : signal is "XIL_INTERFACENAME inStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of inStream_TKEEP : signal is "xilinx.com:interface:axis:1.0 inStream TKEEP";
  attribute X_INTERFACE_INFO of inStream_TLAST : signal is "xilinx.com:interface:axis:1.0 inStream TLAST";
  attribute X_INTERFACE_INFO of inStream_TSTRB : signal is "xilinx.com:interface:axis:1.0 inStream TSTRB";
  attribute X_INTERFACE_INFO of inStream_TUSER : signal is "xilinx.com:interface:axis:1.0 inStream TUSER";
  attribute X_INTERFACE_INFO of outStream_TDATA : signal is "xilinx.com:interface:axis:1.0 outStream TDATA";
  attribute X_INTERFACE_INFO of outStream_TDEST : signal is "xilinx.com:interface:axis:1.0 outStream TDEST";
  attribute X_INTERFACE_INFO of outStream_TID : signal is "xilinx.com:interface:axis:1.0 outStream TID";
  attribute X_INTERFACE_PARAMETER of outStream_TID : signal is "XIL_INTERFACENAME outStream, TDATA_NUM_BYTES 8, TDEST_WIDTH 6, TID_WIDTH 5, TUSER_WIDTH 2, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of outStream_TKEEP : signal is "xilinx.com:interface:axis:1.0 outStream TKEEP";
  attribute X_INTERFACE_INFO of outStream_TLAST : signal is "xilinx.com:interface:axis:1.0 outStream TLAST";
  attribute X_INTERFACE_INFO of outStream_TSTRB : signal is "xilinx.com:interface:axis:1.0 outStream TSTRB";
  attribute X_INTERFACE_INFO of outStream_TUSER : signal is "xilinx.com:interface:axis:1.0 outStream TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL_BUS WSTRB";
begin
  s_axi_CTRL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(31) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(30) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(29) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(28) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(27) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(26) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(25) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(24) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(23) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(22) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(21) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(20) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(19) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(18) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(17) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(16) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(15) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(14) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(13) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(12) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(11) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(10) <= \<const0>\;
  s_axi_CTRL_BUS_RDATA(9 downto 0) <= \^s_axi_ctrl_bus_rdata\(9 downto 0);
  s_axi_CTRL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CTRL_BUS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_yolo_max_pool_top_0_0_yolo_max_pool_top
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      inStream_TDATA(63 downto 0) => inStream_TDATA(63 downto 0),
      inStream_TDEST(5 downto 0) => inStream_TDEST(5 downto 0),
      inStream_TID(4 downto 0) => inStream_TID(4 downto 0),
      inStream_TKEEP(7 downto 0) => inStream_TKEEP(7 downto 0),
      inStream_TLAST(0) => '0',
      inStream_TREADY => inStream_TREADY,
      inStream_TSTRB(7 downto 0) => inStream_TSTRB(7 downto 0),
      inStream_TUSER(1 downto 0) => inStream_TUSER(1 downto 0),
      inStream_TVALID => inStream_TVALID,
      interrupt => interrupt,
      outStream_TDATA(63 downto 0) => outStream_TDATA(63 downto 0),
      outStream_TDEST(5 downto 0) => outStream_TDEST(5 downto 0),
      outStream_TID(4 downto 0) => outStream_TID(4 downto 0),
      outStream_TKEEP(7 downto 0) => outStream_TKEEP(7 downto 0),
      outStream_TLAST(0) => outStream_TLAST(0),
      outStream_TREADY => outStream_TREADY,
      outStream_TSTRB(7 downto 0) => outStream_TSTRB(7 downto 0),
      outStream_TUSER(1 downto 0) => outStream_TUSER(1 downto 0),
      outStream_TVALID => outStream_TVALID,
      s_axi_CTRL_BUS_ARADDR(5 downto 0) => s_axi_CTRL_BUS_ARADDR(5 downto 0),
      s_axi_CTRL_BUS_ARREADY => s_axi_CTRL_BUS_ARREADY,
      s_axi_CTRL_BUS_ARVALID => s_axi_CTRL_BUS_ARVALID,
      s_axi_CTRL_BUS_AWADDR(5 downto 0) => s_axi_CTRL_BUS_AWADDR(5 downto 0),
      s_axi_CTRL_BUS_AWREADY => s_axi_CTRL_BUS_AWREADY,
      s_axi_CTRL_BUS_AWVALID => s_axi_CTRL_BUS_AWVALID,
      s_axi_CTRL_BUS_BREADY => s_axi_CTRL_BUS_BREADY,
      s_axi_CTRL_BUS_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BUS_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BUS_BVALID => s_axi_CTRL_BUS_BVALID,
      s_axi_CTRL_BUS_RDATA(31 downto 10) => NLW_inst_s_axi_CTRL_BUS_RDATA_UNCONNECTED(31 downto 10),
      s_axi_CTRL_BUS_RDATA(9 downto 0) => \^s_axi_ctrl_bus_rdata\(9 downto 0),
      s_axi_CTRL_BUS_RREADY => s_axi_CTRL_BUS_RREADY,
      s_axi_CTRL_BUS_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BUS_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BUS_RVALID => s_axi_CTRL_BUS_RVALID,
      s_axi_CTRL_BUS_WDATA(31 downto 9) => B"00000000000000000000000",
      s_axi_CTRL_BUS_WDATA(8 downto 0) => s_axi_CTRL_BUS_WDATA(8 downto 0),
      s_axi_CTRL_BUS_WREADY => s_axi_CTRL_BUS_WREADY,
      s_axi_CTRL_BUS_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_BUS_WSTRB(1 downto 0) => s_axi_CTRL_BUS_WSTRB(1 downto 0),
      s_axi_CTRL_BUS_WVALID => s_axi_CTRL_BUS_WVALID
    );
end STRUCTURE;
