#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 21 00:04:17 2018
# Process ID: 10740
# Current directory: D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_picorv32_0_0_synth_1
# Command line: vivado.exe -log PicoRV32_BD_picorv32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source PicoRV32_BD_picorv32_0_0.tcl
# Log file: D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_picorv32_0_0_synth_1/PicoRV32_BD_picorv32_0_0.vds
# Journal file: D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_picorv32_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source PicoRV32_BD_picorv32_0_0.tcl -notrace
Command: synth_design -top PicoRV32_BD_picorv32_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 406.258 ; gain = 105.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PicoRV32_BD_picorv32_0_0' [d:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_picorv32_0_0/synth/PicoRV32_BD_picorv32_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'picorv32' [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:57]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b1 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b1 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b0 
	Parameter ENABLE_DIV bound to: 1'b0 
	Parameter ENABLE_IRQ bound to: 1'b1 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b1 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 4096 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: 266224 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 36 - type: integer 
	Parameter regindex_bits bound to: 6 - type: integer 
	Parameter WITH_PCPI bound to: 1'b0 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:422]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:438]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:492]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:420]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:885]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:967]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:883]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1100]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1230]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1247]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1247]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1293]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1293]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1464]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1464]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1476]
INFO: [Synth 8-155] case statement is not full and has no default [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1476]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1562]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1606]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1606]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1714]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1745]
WARNING: [Synth 8-151] case item 1'b0 is unreachable [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1745]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1815]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1823]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1823]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1838]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1863]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1863]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1880]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1880]
WARNING: [Synth 8-6014] Unused sequential element next_insn_opcode_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:416]
WARNING: [Synth 8-6014] Unused sequential element q_insn_opcode_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:762]
WARNING: [Synth 8-6014] Unused sequential element dbg_valid_insn_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:769]
WARNING: [Synth 8-6014] Unused sequential element cached_insn_opcode_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:777]
WARNING: [Synth 8-6014] Unused sequential element dbg_insn_addr_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:786]
WARNING: [Synth 8-6014] Unused sequential element is_sll_srl_sra_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1090]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rinst_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1378]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_rdata_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1379]
WARNING: [Synth 8-6014] Unused sequential element set_mem_do_wdata_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1380]
WARNING: [Synth 8-6014] Unused sequential element alu_out_0_q_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1382]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1385]
WARNING: [Synth 8-6014] Unused sequential element alu_wait_2_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1386]
WARNING: [Synth 8-6014] Unused sequential element next_irq_pending_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1412]
WARNING: [Synth 8-6014] Unused sequential element latched_trace_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1443]
WARNING: [Synth 8-6014] Unused sequential element current_pc_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1473]
INFO: [Synth 8-256] done synthesizing module 'picorv32' (1#1) [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:57]
INFO: [Synth 8-256] done synthesizing module 'PicoRV32_BD_picorv32_0_0' (2#1) [d:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ip/PicoRV32_BD_picorv32_0_0/synth/PicoRV32_BD_picorv32_0_0.v:58]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 475.395 ; gain = 174.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 475.395 ; gain = 174.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 835.004 ; gain = 2.207
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 835.004 ; gain = 533.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 835.004 ; gain = 533.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 835.004 ; gain = 533.758
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1218]
INFO: [Synth 8-5546] ROM "cpuregs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_irq_pending" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1439]
INFO: [Synth 8-5546] ROM "cpuregs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpuregs_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_op1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "next_irq_pending" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mem_la_wstrb0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rd" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rs1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_rs2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_next_pc1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:49 . Memory (MB): peak = 835.004 ; gain = 533.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 56    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 94    
+---Muxes : 
	   9 Input    128 Bit        Muxes := 1     
	  48 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 37    
	   4 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 6     
	   9 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   5 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 103   
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module picorv32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 56    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 94    
+---Muxes : 
	   9 Input    128 Bit        Muxes := 1     
	  48 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 37    
	   4 Input     32 Bit        Muxes := 11    
	  12 Input     32 Bit        Muxes := 6     
	   9 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	  12 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   9 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 21    
	   5 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 37    
	   2 Input      1 Bit        Muxes := 103   
	   4 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem_rdata_q0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_rdata_q2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "next_irq_pending" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_cycle_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1405]
WARNING: [Synth 8-6014] Unused sequential element count_instr_reg was removed.  [D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/picorv32-master/picorv32.v:1439]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wr
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[31]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[30]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[29]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[28]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[27]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[26]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[25]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[24]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[23]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[22]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[21]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[20]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[19]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[18]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[17]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[16]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[15]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[14]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[13]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[12]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[11]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[10]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[9]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[8]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[7]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[6]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[5]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[4]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[3]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[2]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[1]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_rd[0]
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_wait
WARNING: [Synth 8-3331] design picorv32 has unconnected port pcpi_ready
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\decoded_rd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcpi_timeout_reg)
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[20]' (FDE) to 'inst/decoded_imm_uj_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[21]' (FDE) to 'inst/decoded_imm_uj_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[22]' (FDE) to 'inst/decoded_imm_uj_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[23]' (FDE) to 'inst/decoded_imm_uj_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[24]' (FDE) to 'inst/decoded_imm_uj_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[25]' (FDE) to 'inst/decoded_imm_uj_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[26]' (FDE) to 'inst/decoded_imm_uj_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[27]' (FDE) to 'inst/decoded_imm_uj_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[28]' (FDE) to 'inst/decoded_imm_uj_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[29]' (FDE) to 'inst/decoded_imm_uj_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/decoded_imm_uj_reg[30]' (FDE) to 'inst/decoded_imm_uj_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\decoded_imm_uj_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/cpu_state_reg[4]' (FDE) to 'inst/cpu_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpu_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/trace_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/pcpi_valid_reg)
INFO: [Synth 8-3886] merging instance 'inst/mem_addr_reg[0]' (FDE) to 'inst/mem_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\mem_addr_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cpu_state_reg[2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (decoded_imm_uj_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[4]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[3]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (reg_sh_reg[0]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (decoded_rd_reg[5]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_timeout_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (instr_ecall_ebreak_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (mem_addr_reg[1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (pcpi_valid_reg) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (trace_valid_reg) is unused and will be removed from module picorv32.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cpuregs_reg[0][1] )
WARNING: [Synth 8-3332] Sequential element (decoded_rs2_reg[5]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][31]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][30]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][29]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][28]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][27]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][26]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][25]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][24]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][23]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][22]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][21]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][20]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][19]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][18]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][17]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][16]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][15]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][14]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][13]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][12]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][11]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][10]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][9]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][8]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][7]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][6]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][5]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][4]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][3]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][2]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][1]) is unused and will be removed from module picorv32.
WARNING: [Synth 8-3332] Sequential element (cpuregs_reg[0][0]) is unused and will be removed from module picorv32.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:06 . Memory (MB): peak = 835.004 ; gain = 533.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:40 . Memory (MB): peak = 852.461 ; gain = 551.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:41 . Memory (MB): peak = 856.406 ; gain = 555.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[63]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[59]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[58]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[56]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[55]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[47]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[39]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[31]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[23]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[15]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
INFO: [Synth 8-3332] Sequential element (inst/cached_ascii_instr_reg[7]) is unused and will be removed from module PicoRV32_BD_picorv32_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:01:45 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:48 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   107|
|2     |LUT1   |   148|
|3     |LUT2   |   248|
|4     |LUT3   |   246|
|5     |LUT4   |   338|
|6     |LUT5   |   495|
|7     |LUT6   |  1685|
|8     |MUXF7  |   150|
|9     |MUXF8  |    36|
|10    |FDRE   |  2072|
|11    |FDSE   |    72|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  5597|
|2     |  inst   |picorv32 |  5597|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 943.910 ; gain = 642.664
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:33 . Memory (MB): peak = 943.910 ; gain = 283.055
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:49 . Memory (MB): peak = 943.910 ; gain = 642.664
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PicoRV32_BD_picorv32_0_0' is not ideal for floorplanning, since the cellview 'picorv32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
205 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:57 . Memory (MB): peak = 943.910 ; gain = 652.906
INFO: [Common 17-1381] The checkpoint 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_picorv32_0_0_synth_1/PicoRV32_BD_picorv32_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.runs/PicoRV32_BD_picorv32_0_0_synth_1/PicoRV32_BD_picorv32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PicoRV32_BD_picorv32_0_0_utilization_synth.rpt -pb PicoRV32_BD_picorv32_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 943.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 00:06:50 2018...
