

================================================================
== Vitis HLS Report for 'run_inference'
================================================================
* Date:           Sun May 19 04:59:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.347 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24603|    24603|  82.002 us|  82.002 us|  24603|  24603|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |    24602|    24602|        30|          -|          -|  8192|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.86>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%i = phi i14 %add_ln14, void %for.inc.i.i, i14 0, void %entry" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14]   --->   Operation 5 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.65ns)   --->   "%icmp_ln14 = icmp_eq  i14 %i, i14 8192" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14]   --->   Operation 6 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 7 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln14 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i14 %i, i14 8192, i32 0" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14]   --->   Operation 8 'specdataflowpipeline' 'specdataflowpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.76ns)   --->   "%add_ln14 = add i14 %i, i14 1" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14]   --->   Operation 9 'add' 'add_ln14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc.i.i, void %run_inference_for.cond.i.exit" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14]   --->   Operation 10 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (1.21ns)   --->   "%call_ln16 = call void @dataflow_in_loop_VITIS_LOOP_14_1, i256 %in_buf, i14 %i, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 11 'call' 'call_ln16' <Predicate = (!icmp_ln14)> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln18 = ret" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:18]   --->   Operation 12 'ret' 'ret_ln18' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 13 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln16 = call void @dataflow_in_loop_VITIS_LOOP_14_1, i256 %in_buf, i14 %i, i16 %out_buf_0, i16 %out_buf_1, i16 %out_buf_2, i16 %out_buf_3, i16 %out_buf_4, i18 %exp_table, i18 %invert_table" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16]   --->   Operation 14 'call' 'call_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.cond.i.i" [/home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14]   --->   Operation 15 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14) with incoming values : ('add_ln14', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14) [11]  (0.387 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14) with incoming values : ('add_ln14', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:14) [11]  (0 ns)
	'call' operation ('call_ln16', /home/ayvol/vitis_accel_backend_test/kernel_wrapper.cpp:16) to 'dataflow_in_loop_VITIS_LOOP_14_1' [19]  (1.22 ns)
	blocking operation 0.652 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
