$comment
	File created using the following command:
		vcd file FULL_ADDER.msim.vcd -direction
$end
$date
	Thu May 09 21:46:01 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FULL_ADDER_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # carryin $end
$var wire 1 $ carryout $end
$var wire 1 % sum $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . a~input_o $end
$var wire 1 / b~input_o $end
$var wire 1 0 carryin~input_o $end
$var wire 1 1 comb~0_combout $end
$var wire 1 2 WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
1#
1$
1%
x&
0'
1(
x)
1*
1+
1,
0-
1.
1/
10
11
12
$end
#10000
0!
0"
0#
0.
0/
00
0&
01
02
0%
0$
#20000
1!
1"
1.
1/
1&
12
1$
#30000
0!
0"
0.
0/
0&
02
0$
#40000
1#
1"
10
1/
1&
12
1$
#50000
0#
0"
00
0/
0&
02
0$
#60000
1!
1#
1.
10
1&
12
1$
#70000
0!
0#
0.
00
0&
02
0$
#80000
1"
1/
1&
11
1%
#90000
0"
0/
0&
01
0%
#100000
1!
1"
1.
1/
1&
12
1$
#110000
0"
0/
0&
11
02
1%
0$
#120000
0!
0.
1&
01
0%
#130000
1#
1"
10
1/
0&
12
1$
#140000
0"
0/
1&
11
02
1%
0$
#150000
0#
00
0&
01
0%
#160000
1"
1/
1&
11
1%
#180000
0"
0/
0&
01
0%
#190000
1!
1#
1"
1.
10
1/
1&
11
12
1%
1$
#200000
