# Multiplier-using-CLA-Reversible-Gates-and-Vedic-Logic
Here is a design(Verilog) and verification(Systemverilog ) for a Multiplier using CLA Reversible Gates and Vedic Logic. All codes are available with output waveform 
