// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_HH_
#define _softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu.h"
#include "softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe.h"

namespace ap_rtl {

struct softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s : public sc_module {
    // Port declarations 86
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_in< sc_lv<16> > data_V_data_8_V_dout;
    sc_in< sc_logic > data_V_data_8_V_empty_n;
    sc_out< sc_logic > data_V_data_8_V_read;
    sc_in< sc_lv<16> > data_V_data_9_V_dout;
    sc_in< sc_logic > data_V_data_9_V_empty_n;
    sc_out< sc_logic > data_V_data_9_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_TDATA;
    sc_out< sc_logic > res_V_data_0_V_TVALID;
    sc_in< sc_logic > res_V_data_0_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_1_V_TDATA;
    sc_out< sc_logic > res_V_data_1_V_TVALID;
    sc_in< sc_logic > res_V_data_1_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_2_V_TDATA;
    sc_out< sc_logic > res_V_data_2_V_TVALID;
    sc_in< sc_logic > res_V_data_2_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_3_V_TDATA;
    sc_out< sc_logic > res_V_data_3_V_TVALID;
    sc_in< sc_logic > res_V_data_3_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_4_V_TDATA;
    sc_out< sc_logic > res_V_data_4_V_TVALID;
    sc_in< sc_logic > res_V_data_4_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_5_V_TDATA;
    sc_out< sc_logic > res_V_data_5_V_TVALID;
    sc_in< sc_logic > res_V_data_5_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_6_V_TDATA;
    sc_out< sc_logic > res_V_data_6_V_TVALID;
    sc_in< sc_logic > res_V_data_6_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_7_V_TDATA;
    sc_out< sc_logic > res_V_data_7_V_TVALID;
    sc_in< sc_logic > res_V_data_7_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_8_V_TDATA;
    sc_out< sc_logic > res_V_data_8_V_TVALID;
    sc_in< sc_logic > res_V_data_8_V_TREADY;
    sc_out< sc_lv<16> > res_V_data_9_V_TDATA;
    sc_out< sc_logic > res_V_data_9_V_TVALID;
    sc_in< sc_logic > res_V_data_9_V_TREADY;
    sc_out< sc_logic > data_V_data_0_V_blk_n;
    sc_out< sc_logic > data_V_data_1_V_blk_n;
    sc_out< sc_logic > data_V_data_2_V_blk_n;
    sc_out< sc_logic > data_V_data_3_V_blk_n;
    sc_out< sc_logic > data_V_data_4_V_blk_n;
    sc_out< sc_logic > data_V_data_5_V_blk_n;
    sc_out< sc_logic > data_V_data_6_V_blk_n;
    sc_out< sc_logic > data_V_data_7_V_blk_n;
    sc_out< sc_logic > data_V_data_8_V_blk_n;
    sc_out< sc_logic > data_V_data_9_V_blk_n;
    sc_out< sc_logic > res_V_data_0_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_1_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_2_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_3_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_4_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_5_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_6_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_7_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_8_V_TDATA_blk_n;
    sc_out< sc_logic > res_V_data_9_V_TDATA_blk_n;


    // Module declarations
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s);

    ~softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s();

    sc_trace_file* mVcdFile;

    softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabHfu* exp_table1_U;
    softmax_stable_array_array_ap_fixed_16_6_5_3_0_4u_softmax_config3_s_invert_tadEe* invert_table2_U;
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1* grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state16_pp0_stage3_iter3;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_logic > io_acc_block_signal_op28;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > data_array_0_V_reg_2027;
    sc_signal< sc_lv<16> > data_array_1_V_reg_2033;
    sc_signal< sc_lv<16> > data_array_2_V_reg_2039;
    sc_signal< sc_lv<16> > data_array_3_V_reg_2045;
    sc_signal< sc_lv<16> > data_array_4_V_reg_2051;
    sc_signal< sc_lv<16> > data_array_5_V_reg_2057;
    sc_signal< sc_lv<16> > data_array_6_V_reg_2063;
    sc_signal< sc_lv<16> > data_array_7_V_reg_2069;
    sc_signal< sc_lv<16> > data_array_8_V_reg_2075;
    sc_signal< sc_lv<16> > data_array_9_V_reg_2082;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_614_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_reg_2089;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_620_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_9_reg_2094;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_626_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_11_reg_2099;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_632_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_reg_2104;
    sc_signal< sc_lv<16> > select_ln65_14_fu_692_p3;
    sc_signal< sc_lv<16> > select_ln65_14_reg_2109;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_700_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_15_reg_2115;
    sc_signal< sc_lv<10> > y_V_fu_1301_p3;
    sc_signal< sc_lv<10> > y_V_reg_2120;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<10> > y_V_13_fu_1335_p3;
    sc_signal< sc_lv<10> > y_V_13_reg_2125;
    sc_signal< sc_lv<10> > y_V_14_fu_1369_p3;
    sc_signal< sc_lv<10> > y_V_14_reg_2130;
    sc_signal< sc_lv<10> > y_V_15_fu_1403_p3;
    sc_signal< sc_lv<10> > y_V_15_reg_2135;
    sc_signal< sc_lv<10> > y_V_16_fu_1437_p3;
    sc_signal< sc_lv<10> > y_V_16_reg_2140;
    sc_signal< sc_lv<10> > y_V_17_fu_1471_p3;
    sc_signal< sc_lv<10> > y_V_17_reg_2145;
    sc_signal< sc_lv<10> > y_V_18_fu_1505_p3;
    sc_signal< sc_lv<10> > y_V_18_reg_2150;
    sc_signal< sc_lv<10> > y_V_19_fu_1539_p3;
    sc_signal< sc_lv<10> > y_V_19_reg_2155;
    sc_signal< sc_lv<10> > y_V_20_fu_1573_p3;
    sc_signal< sc_lv<10> > y_V_20_reg_2160;
    sc_signal< sc_lv<10> > y_V_21_fu_1607_p3;
    sc_signal< sc_lv<10> > y_V_21_reg_2165;
    sc_signal< sc_lv<17> > exp_res_0_V_2_reg_2185;
    sc_signal< sc_lv<17> > exp_res_0_V_2_reg_2185_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_0_V_2_reg_2185_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_2_reg_2191;
    sc_signal< sc_lv<17> > exp_res_1_V_2_reg_2191_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_2_reg_2191_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_2_reg_2197;
    sc_signal< sc_lv<17> > exp_res_2_V_2_reg_2197_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_2_reg_2197_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_2_reg_2218;
    sc_signal< sc_lv<17> > exp_res_3_V_2_reg_2218_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_2_reg_2218_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_2_reg_2224;
    sc_signal< sc_lv<17> > exp_res_4_V_2_reg_2224_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_2_reg_2224_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_2_reg_2230;
    sc_signal< sc_lv<17> > exp_res_5_V_2_reg_2230_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_2_reg_2230_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_2_reg_2251;
    sc_signal< sc_lv<17> > exp_res_6_V_2_reg_2251_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_2_reg_2251_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_2_reg_2257;
    sc_signal< sc_lv<17> > exp_res_7_V_2_reg_2257_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_2_reg_2257_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2263;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2263_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_8_V_1_reg_2263_pp0_iter3_reg;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2276;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2276_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_9_V_1_reg_2276_pp0_iter3_reg;
    sc_signal< sc_lv<18> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526_ap_return;
    sc_signal< sc_lv<18> > p_Val2_39_reg_2283;
    sc_signal< sc_lv<18> > p_Val2_45_fu_1776_p3;
    sc_signal< sc_lv<18> > p_Val2_45_reg_2289;
    sc_signal< sc_lv<17> > p_Val2_46_fu_1808_p3;
    sc_signal< sc_lv<17> > p_Val2_46_reg_2295;
    sc_signal< sc_lv<18> > inv_exp_sum_V_reg_2306;
    sc_signal< sc_lv<26> > sext_ln241_fu_1921_p1;
    sc_signal< sc_lv<26> > sext_ln241_reg_2311;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_2318;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_2323;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_2328;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_2333;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_2338;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_2343;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_2348;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_2353;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_2358;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<5> > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526_x_V_offset;
    sc_signal< sc_logic > grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call233;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1_ignore_call233;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter2_ignore_call233;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter3_ignore_call233;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter4_ignore_call233;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp238;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0_ignore_call233;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1_ignore_call233;
    sc_signal< bool > ap_block_state10_pp0_stage1_iter2_ignore_call233;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter3_ignore_call233;
    sc_signal< bool > ap_block_pp0_stage1_11001_ignoreCallOp239;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0_ignore_call234;
    sc_signal< bool > ap_block_state7_pp0_stage2_iter1_ignore_call234;
    sc_signal< bool > ap_block_state11_pp0_stage2_iter2_ignore_call234;
    sc_signal< bool > ap_block_state15_pp0_stage2_iter3_ignore_call234;
    sc_signal< bool > ap_block_pp0_stage2_11001_ignoreCallOp241;
    sc_signal< sc_lv<17> > exp_res_0_V_fu_252;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<17> > exp_res_1_V_fu_256;
    sc_signal< sc_lv<17> > exp_res_2_V_fu_260;
    sc_signal< sc_lv<17> > exp_res_3_V_fu_264;
    sc_signal< sc_lv<17> > exp_res_4_V_fu_268;
    sc_signal< sc_lv<17> > exp_res_5_V_fu_272;
    sc_signal< sc_lv<17> > exp_res_6_V_fu_276;
    sc_signal< sc_lv<17> > exp_res_7_V_fu_280;
    sc_signal< sc_lv<17> > exp_res_8_V_fu_284;
    sc_signal< sc_lv<17> > exp_res_9_V_fu_288;
    sc_signal< sc_lv<64> > zext_ln225_fu_1615_p1;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > zext_ln225_1_fu_1619_p1;
    sc_signal< sc_lv<64> > zext_ln225_2_fu_1623_p1;
    sc_signal< sc_lv<64> > zext_ln225_3_fu_1627_p1;
    sc_signal< sc_lv<64> > zext_ln225_4_fu_1631_p1;
    sc_signal< sc_lv<64> > zext_ln225_5_fu_1635_p1;
    sc_signal< sc_lv<64> > zext_ln225_6_fu_1639_p1;
    sc_signal< sc_lv<64> > zext_ln225_7_fu_1643_p1;
    sc_signal< sc_lv<64> > zext_ln225_8_fu_1647_p1;
    sc_signal< sc_lv<64> > zext_ln225_9_fu_1651_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > zext_ln235_fu_1916_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<17> > grp_fu_456_p0;
    sc_signal< sc_lv<26> > zext_ln1118_11_fu_1931_p1;
    sc_signal< sc_lv<26> > zext_ln1118_14_fu_1943_p1;
    sc_signal< sc_lv<26> > zext_ln1118_17_fu_1955_p1;
    sc_signal< sc_lv<26> > zext_ln1118_19_fu_1963_p1;
    sc_signal< sc_lv<18> > grp_fu_456_p1;
    sc_signal< sc_lv<17> > grp_fu_457_p0;
    sc_signal< sc_lv<26> > zext_ln1118_fu_1927_p1;
    sc_signal< sc_lv<26> > zext_ln1118_13_fu_1939_p1;
    sc_signal< sc_lv<26> > zext_ln1118_16_fu_1951_p1;
    sc_signal< sc_lv<18> > grp_fu_457_p1;
    sc_signal< sc_lv<17> > grp_fu_458_p0;
    sc_signal< sc_lv<26> > zext_ln1118_12_fu_1935_p1;
    sc_signal< sc_lv<26> > zext_ln1118_15_fu_1947_p1;
    sc_signal< sc_lv<26> > zext_ln1118_18_fu_1959_p1;
    sc_signal< sc_lv<18> > grp_fu_458_p1;
    sc_signal< sc_lv<26> > grp_fu_457_p2;
    sc_signal< sc_lv<26> > grp_fu_456_p2;
    sc_signal< sc_lv<26> > grp_fu_458_p2;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_614_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_fu_614_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_9_fu_620_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_9_fu_620_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_11_fu_626_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_11_fu_626_p1;
    sc_signal< sc_lv<16> > icmp_ln1496_12_fu_632_p0;
    sc_signal< sc_lv<16> > icmp_ln1496_12_fu_632_p1;
    sc_signal< sc_lv<16> > select_ln65_fu_638_p3;
    sc_signal< sc_lv<16> > select_ln65_9_fu_643_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_648_p2;
    sc_signal< sc_lv<16> > select_ln65_11_fu_662_p3;
    sc_signal< sc_lv<16> > select_ln65_12_fu_667_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_672_p2;
    sc_signal< sc_lv<16> > select_ln65_10_fu_654_p3;
    sc_signal< sc_lv<16> > select_ln65_13_fu_678_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_686_p2;
    sc_signal< sc_lv<16> > select_ln65_15_fu_704_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_709_p2;
    sc_signal< sc_lv<16> > x_max_V_fu_714_p3;
    sc_signal< sc_lv<17> > sext_ln703_fu_721_p1;
    sc_signal< sc_lv<17> > sext_ln703_13_fu_724_p1;
    sc_signal< sc_lv<17> > sub_ln1193_fu_728_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_742_p3;
    sc_signal< sc_lv<1> > tmp_47_fu_734_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_750_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_768_p2;
    sc_signal< sc_lv<17> > sext_ln703_14_fu_780_p1;
    sc_signal< sc_lv<17> > sub_ln1193_11_fu_783_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_797_p3;
    sc_signal< sc_lv<1> > tmp_49_fu_789_p3;
    sc_signal< sc_lv<1> > xor_ln786_1_fu_805_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_823_p2;
    sc_signal< sc_lv<17> > sext_ln703_15_fu_835_p1;
    sc_signal< sc_lv<17> > sub_ln1193_12_fu_838_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_852_p3;
    sc_signal< sc_lv<1> > tmp_51_fu_844_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_860_p2;
    sc_signal< sc_lv<1> > xor_ln340_2_fu_878_p2;
    sc_signal< sc_lv<17> > sext_ln703_16_fu_890_p1;
    sc_signal< sc_lv<17> > sub_ln1193_13_fu_893_p2;
    sc_signal< sc_lv<1> > tmp_54_fu_907_p3;
    sc_signal< sc_lv<1> > tmp_53_fu_899_p3;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_915_p2;
    sc_signal< sc_lv<1> > xor_ln340_3_fu_933_p2;
    sc_signal< sc_lv<17> > sext_ln703_17_fu_945_p1;
    sc_signal< sc_lv<17> > sub_ln1193_14_fu_948_p2;
    sc_signal< sc_lv<1> > tmp_56_fu_962_p3;
    sc_signal< sc_lv<1> > tmp_55_fu_954_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_970_p2;
    sc_signal< sc_lv<1> > xor_ln340_4_fu_988_p2;
    sc_signal< sc_lv<17> > sext_ln703_18_fu_1000_p1;
    sc_signal< sc_lv<17> > sub_ln1193_15_fu_1003_p2;
    sc_signal< sc_lv<1> > tmp_58_fu_1017_p3;
    sc_signal< sc_lv<1> > tmp_57_fu_1009_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_1025_p2;
    sc_signal< sc_lv<1> > xor_ln340_5_fu_1043_p2;
    sc_signal< sc_lv<17> > sext_ln703_19_fu_1055_p1;
    sc_signal< sc_lv<17> > sub_ln1193_16_fu_1058_p2;
    sc_signal< sc_lv<1> > tmp_60_fu_1072_p3;
    sc_signal< sc_lv<1> > tmp_59_fu_1064_p3;
    sc_signal< sc_lv<1> > xor_ln786_6_fu_1080_p2;
    sc_signal< sc_lv<1> > xor_ln340_6_fu_1098_p2;
    sc_signal< sc_lv<17> > sext_ln703_20_fu_1110_p1;
    sc_signal< sc_lv<17> > sub_ln1193_17_fu_1113_p2;
    sc_signal< sc_lv<1> > tmp_62_fu_1127_p3;
    sc_signal< sc_lv<1> > tmp_61_fu_1119_p3;
    sc_signal< sc_lv<1> > xor_ln786_7_fu_1135_p2;
    sc_signal< sc_lv<1> > xor_ln340_7_fu_1153_p2;
    sc_signal< sc_lv<17> > sext_ln703_21_fu_1165_p1;
    sc_signal< sc_lv<17> > sub_ln1193_18_fu_1168_p2;
    sc_signal< sc_lv<1> > tmp_64_fu_1182_p3;
    sc_signal< sc_lv<1> > tmp_63_fu_1174_p3;
    sc_signal< sc_lv<1> > xor_ln786_8_fu_1190_p2;
    sc_signal< sc_lv<1> > xor_ln340_8_fu_1208_p2;
    sc_signal< sc_lv<17> > sext_ln703_22_fu_1220_p1;
    sc_signal< sc_lv<17> > sub_ln1193_19_fu_1223_p2;
    sc_signal< sc_lv<1> > tmp_66_fu_1237_p3;
    sc_signal< sc_lv<1> > tmp_65_fu_1229_p3;
    sc_signal< sc_lv<1> > xor_ln786_9_fu_1245_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_1263_p2;
    sc_signal< sc_lv<1> > xor_ln340_23_fu_762_p2;
    sc_signal< sc_lv<10> > tmp_fu_1275_p4;
    sc_signal< sc_lv<1> > and_ln786_fu_756_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_774_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_1285_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_1293_p3;
    sc_signal< sc_lv<1> > xor_ln340_24_fu_817_p2;
    sc_signal< sc_lv<10> > tmp_21_fu_1309_p4;
    sc_signal< sc_lv<1> > and_ln786_11_fu_811_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_829_p2;
    sc_signal< sc_lv<10> > select_ln340_30_fu_1319_p3;
    sc_signal< sc_lv<10> > select_ln388_13_fu_1327_p3;
    sc_signal< sc_lv<1> > xor_ln340_25_fu_872_p2;
    sc_signal< sc_lv<10> > tmp_22_fu_1343_p4;
    sc_signal< sc_lv<1> > and_ln786_12_fu_866_p2;
    sc_signal< sc_lv<1> > or_ln340_14_fu_884_p2;
    sc_signal< sc_lv<10> > select_ln340_32_fu_1353_p3;
    sc_signal< sc_lv<10> > select_ln388_14_fu_1361_p3;
    sc_signal< sc_lv<1> > xor_ln340_26_fu_927_p2;
    sc_signal< sc_lv<10> > tmp_23_fu_1377_p4;
    sc_signal< sc_lv<1> > and_ln786_13_fu_921_p2;
    sc_signal< sc_lv<1> > or_ln340_15_fu_939_p2;
    sc_signal< sc_lv<10> > select_ln340_34_fu_1387_p3;
    sc_signal< sc_lv<10> > select_ln388_15_fu_1395_p3;
    sc_signal< sc_lv<1> > xor_ln340_27_fu_982_p2;
    sc_signal< sc_lv<10> > tmp_24_fu_1411_p4;
    sc_signal< sc_lv<1> > and_ln786_14_fu_976_p2;
    sc_signal< sc_lv<1> > or_ln340_16_fu_994_p2;
    sc_signal< sc_lv<10> > select_ln340_36_fu_1421_p3;
    sc_signal< sc_lv<10> > select_ln388_16_fu_1429_p3;
    sc_signal< sc_lv<1> > xor_ln340_28_fu_1037_p2;
    sc_signal< sc_lv<10> > tmp_25_fu_1445_p4;
    sc_signal< sc_lv<1> > and_ln786_15_fu_1031_p2;
    sc_signal< sc_lv<1> > or_ln340_17_fu_1049_p2;
    sc_signal< sc_lv<10> > select_ln340_38_fu_1455_p3;
    sc_signal< sc_lv<10> > select_ln388_17_fu_1463_p3;
    sc_signal< sc_lv<1> > xor_ln340_29_fu_1092_p2;
    sc_signal< sc_lv<10> > tmp_26_fu_1479_p4;
    sc_signal< sc_lv<1> > and_ln786_16_fu_1086_p2;
    sc_signal< sc_lv<1> > or_ln340_18_fu_1104_p2;
    sc_signal< sc_lv<10> > select_ln340_40_fu_1489_p3;
    sc_signal< sc_lv<10> > select_ln388_18_fu_1497_p3;
    sc_signal< sc_lv<1> > xor_ln340_30_fu_1147_p2;
    sc_signal< sc_lv<10> > tmp_27_fu_1513_p4;
    sc_signal< sc_lv<1> > and_ln786_17_fu_1141_p2;
    sc_signal< sc_lv<1> > or_ln340_19_fu_1159_p2;
    sc_signal< sc_lv<10> > select_ln340_42_fu_1523_p3;
    sc_signal< sc_lv<10> > select_ln388_19_fu_1531_p3;
    sc_signal< sc_lv<1> > xor_ln340_31_fu_1202_p2;
    sc_signal< sc_lv<10> > tmp_28_fu_1547_p4;
    sc_signal< sc_lv<1> > and_ln786_18_fu_1196_p2;
    sc_signal< sc_lv<1> > or_ln340_20_fu_1214_p2;
    sc_signal< sc_lv<10> > select_ln340_44_fu_1557_p3;
    sc_signal< sc_lv<10> > select_ln388_20_fu_1565_p3;
    sc_signal< sc_lv<1> > xor_ln340_32_fu_1257_p2;
    sc_signal< sc_lv<10> > tmp_29_fu_1581_p4;
    sc_signal< sc_lv<1> > and_ln786_19_fu_1251_p2;
    sc_signal< sc_lv<1> > or_ln340_21_fu_1269_p2;
    sc_signal< sc_lv<10> > select_ln340_46_fu_1591_p3;
    sc_signal< sc_lv<10> > select_ln388_21_fu_1599_p3;
    sc_signal< sc_lv<18> > rhs_V_fu_1699_p0;
    sc_signal< sc_lv<19> > lhs_V_fu_1696_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_1699_p1;
    sc_signal< sc_lv<19> > ret_V_fu_1703_p2;
    sc_signal< sc_lv<18> > p_Val2_41_fu_1717_p0;
    sc_signal< sc_lv<18> > p_Val2_41_fu_1717_p2;
    sc_signal< sc_lv<1> > p_Result_42_fu_1722_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_1709_p3;
    sc_signal< sc_lv<1> > xor_ln786_10_fu_1730_p2;
    sc_signal< sc_lv<1> > xor_ln340_34_fu_1748_p2;
    sc_signal< sc_lv<1> > xor_ln340_33_fu_1742_p2;
    sc_signal< sc_lv<1> > underflow_fu_1736_p2;
    sc_signal< sc_lv<1> > or_ln340_22_fu_1754_p2;
    sc_signal< sc_lv<18> > select_ln340_48_fu_1760_p3;
    sc_signal< sc_lv<18> > select_ln388_22_fu_1768_p3;
    sc_signal< sc_lv<18> > p_Val2_43_fu_1787_p1;
    sc_signal< sc_lv<18> > p_Val2_42_fu_1784_p1;
    sc_signal< sc_lv<18> > p_Val2_44_fu_1790_p2;
    sc_signal< sc_lv<1> > p_Result_43_fu_1800_p3;
    sc_signal< sc_lv<17> > add_ln746_fu_1796_p2;
    sc_signal< sc_lv<19> > lhs_V_1_fu_1819_p1;
    sc_signal< sc_lv<19> > rhs_V_1_fu_1822_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_1825_p2;
    sc_signal< sc_lv<18> > zext_ln746_fu_1816_p1;
    sc_signal< sc_lv<18> > p_Val2_48_fu_1839_p2;
    sc_signal< sc_lv<1> > p_Result_45_fu_1844_p3;
    sc_signal< sc_lv<1> > p_Result_44_fu_1831_p3;
    sc_signal< sc_lv<1> > xor_ln786_11_fu_1852_p2;
    sc_signal< sc_lv<1> > xor_ln340_36_fu_1870_p2;
    sc_signal< sc_lv<1> > xor_ln340_35_fu_1864_p2;
    sc_signal< sc_lv<10> > tmp_30_fu_1882_p4;
    sc_signal< sc_lv<1> > underflow_1_fu_1858_p2;
    sc_signal< sc_lv<1> > or_ln340_23_fu_1876_p2;
    sc_signal< sc_lv<10> > select_ln340_50_fu_1892_p3;
    sc_signal< sc_lv<10> > select_ln388_23_fu_1900_p3;
    sc_signal< sc_lv<10> > y_V_22_fu_1908_p3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to3;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0_1to4;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_pp0_stage1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage2;
    static const sc_lv<4> ap_ST_fsm_pp0_stage3;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<32> ap_const_lv32_8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln746_fu_1796_p2();
    void thread_and_ln786_11_fu_811_p2();
    void thread_and_ln786_12_fu_866_p2();
    void thread_and_ln786_13_fu_921_p2();
    void thread_and_ln786_14_fu_976_p2();
    void thread_and_ln786_15_fu_1031_p2();
    void thread_and_ln786_16_fu_1086_p2();
    void thread_and_ln786_17_fu_1141_p2();
    void thread_and_ln786_18_fu_1196_p2();
    void thread_and_ln786_19_fu_1251_p2();
    void thread_and_ln786_fu_756_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp238();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_11001_ignoreCallOp239();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_11001_ignoreCallOp241();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_state10_pp0_stage1_iter2();
    void thread_ap_block_state10_pp0_stage1_iter2_ignore_call233();
    void thread_ap_block_state11_pp0_stage2_iter2();
    void thread_ap_block_state11_pp0_stage2_iter2_ignore_call234();
    void thread_ap_block_state12_pp0_stage3_iter2();
    void thread_ap_block_state13_pp0_stage0_iter3();
    void thread_ap_block_state13_pp0_stage0_iter3_ignore_call233();
    void thread_ap_block_state14_pp0_stage1_iter3();
    void thread_ap_block_state14_pp0_stage1_iter3_ignore_call233();
    void thread_ap_block_state15_pp0_stage2_iter3();
    void thread_ap_block_state15_pp0_stage2_iter3_ignore_call234();
    void thread_ap_block_state16_pp0_stage3_iter3();
    void thread_ap_block_state17_pp0_stage0_iter4();
    void thread_ap_block_state17_pp0_stage0_iter4_ignore_call233();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call233();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0_ignore_call233();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0_ignore_call234();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state5_pp0_stage0_iter1_ignore_call233();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1_ignore_call233();
    void thread_ap_block_state7_pp0_stage2_iter1();
    void thread_ap_block_state7_pp0_stage2_iter1_ignore_call234();
    void thread_ap_block_state8_pp0_stage3_iter1();
    void thread_ap_block_state9_pp0_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter2_ignore_call233();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to3();
    void thread_ap_idle_pp0_1to4();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_V_data_8_V_blk_n();
    void thread_data_V_data_8_V_read();
    void thread_data_V_data_9_V_blk_n();
    void thread_data_V_data_9_V_read();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_grp_fu_456_p0();
    void thread_grp_fu_456_p1();
    void thread_grp_fu_456_p2();
    void thread_grp_fu_457_p0();
    void thread_grp_fu_457_p1();
    void thread_grp_fu_457_p2();
    void thread_grp_fu_458_p0();
    void thread_grp_fu_458_p1();
    void thread_grp_fu_458_p2();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526_ap_ce();
    void thread_grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_1_fu_526_x_V_offset();
    void thread_icmp_ln1496_10_fu_648_p2();
    void thread_icmp_ln1496_11_fu_626_p0();
    void thread_icmp_ln1496_11_fu_626_p1();
    void thread_icmp_ln1496_11_fu_626_p2();
    void thread_icmp_ln1496_12_fu_632_p0();
    void thread_icmp_ln1496_12_fu_632_p1();
    void thread_icmp_ln1496_12_fu_632_p2();
    void thread_icmp_ln1496_13_fu_672_p2();
    void thread_icmp_ln1496_14_fu_686_p2();
    void thread_icmp_ln1496_15_fu_700_p2();
    void thread_icmp_ln1496_16_fu_709_p2();
    void thread_icmp_ln1496_9_fu_620_p0();
    void thread_icmp_ln1496_9_fu_620_p1();
    void thread_icmp_ln1496_9_fu_620_p2();
    void thread_icmp_ln1496_fu_614_p0();
    void thread_icmp_ln1496_fu_614_p1();
    void thread_icmp_ln1496_fu_614_p2();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_io_acc_block_signal_op28();
    void thread_lhs_V_1_fu_1819_p1();
    void thread_lhs_V_fu_1696_p1();
    void thread_or_ln340_13_fu_829_p2();
    void thread_or_ln340_14_fu_884_p2();
    void thread_or_ln340_15_fu_939_p2();
    void thread_or_ln340_16_fu_994_p2();
    void thread_or_ln340_17_fu_1049_p2();
    void thread_or_ln340_18_fu_1104_p2();
    void thread_or_ln340_19_fu_1159_p2();
    void thread_or_ln340_20_fu_1214_p2();
    void thread_or_ln340_21_fu_1269_p2();
    void thread_or_ln340_22_fu_1754_p2();
    void thread_or_ln340_23_fu_1876_p2();
    void thread_or_ln340_fu_774_p2();
    void thread_p_Result_42_fu_1722_p3();
    void thread_p_Result_43_fu_1800_p3();
    void thread_p_Result_44_fu_1831_p3();
    void thread_p_Result_45_fu_1844_p3();
    void thread_p_Result_s_fu_1709_p3();
    void thread_p_Val2_41_fu_1717_p0();
    void thread_p_Val2_41_fu_1717_p2();
    void thread_p_Val2_42_fu_1784_p1();
    void thread_p_Val2_43_fu_1787_p1();
    void thread_p_Val2_44_fu_1790_p2();
    void thread_p_Val2_45_fu_1776_p3();
    void thread_p_Val2_46_fu_1808_p3();
    void thread_p_Val2_48_fu_1839_p2();
    void thread_res_V_data_0_V_TDATA();
    void thread_res_V_data_0_V_TDATA_blk_n();
    void thread_res_V_data_0_V_TVALID();
    void thread_res_V_data_1_V_TDATA();
    void thread_res_V_data_1_V_TDATA_blk_n();
    void thread_res_V_data_1_V_TVALID();
    void thread_res_V_data_2_V_TDATA();
    void thread_res_V_data_2_V_TDATA_blk_n();
    void thread_res_V_data_2_V_TVALID();
    void thread_res_V_data_3_V_TDATA();
    void thread_res_V_data_3_V_TDATA_blk_n();
    void thread_res_V_data_3_V_TVALID();
    void thread_res_V_data_4_V_TDATA();
    void thread_res_V_data_4_V_TDATA_blk_n();
    void thread_res_V_data_4_V_TVALID();
    void thread_res_V_data_5_V_TDATA();
    void thread_res_V_data_5_V_TDATA_blk_n();
    void thread_res_V_data_5_V_TVALID();
    void thread_res_V_data_6_V_TDATA();
    void thread_res_V_data_6_V_TDATA_blk_n();
    void thread_res_V_data_6_V_TVALID();
    void thread_res_V_data_7_V_TDATA();
    void thread_res_V_data_7_V_TDATA_blk_n();
    void thread_res_V_data_7_V_TVALID();
    void thread_res_V_data_8_V_TDATA();
    void thread_res_V_data_8_V_TDATA_blk_n();
    void thread_res_V_data_8_V_TVALID();
    void thread_res_V_data_9_V_TDATA();
    void thread_res_V_data_9_V_TDATA_blk_n();
    void thread_res_V_data_9_V_TVALID();
    void thread_ret_V_1_fu_1825_p2();
    void thread_ret_V_fu_1703_p2();
    void thread_rhs_V_1_fu_1822_p1();
    void thread_rhs_V_fu_1699_p0();
    void thread_rhs_V_fu_1699_p1();
    void thread_select_ln340_30_fu_1319_p3();
    void thread_select_ln340_32_fu_1353_p3();
    void thread_select_ln340_34_fu_1387_p3();
    void thread_select_ln340_36_fu_1421_p3();
    void thread_select_ln340_38_fu_1455_p3();
    void thread_select_ln340_40_fu_1489_p3();
    void thread_select_ln340_42_fu_1523_p3();
    void thread_select_ln340_44_fu_1557_p3();
    void thread_select_ln340_46_fu_1591_p3();
    void thread_select_ln340_48_fu_1760_p3();
    void thread_select_ln340_50_fu_1892_p3();
    void thread_select_ln340_fu_1285_p3();
    void thread_select_ln388_13_fu_1327_p3();
    void thread_select_ln388_14_fu_1361_p3();
    void thread_select_ln388_15_fu_1395_p3();
    void thread_select_ln388_16_fu_1429_p3();
    void thread_select_ln388_17_fu_1463_p3();
    void thread_select_ln388_18_fu_1497_p3();
    void thread_select_ln388_19_fu_1531_p3();
    void thread_select_ln388_20_fu_1565_p3();
    void thread_select_ln388_21_fu_1599_p3();
    void thread_select_ln388_22_fu_1768_p3();
    void thread_select_ln388_23_fu_1900_p3();
    void thread_select_ln388_fu_1293_p3();
    void thread_select_ln65_10_fu_654_p3();
    void thread_select_ln65_11_fu_662_p3();
    void thread_select_ln65_12_fu_667_p3();
    void thread_select_ln65_13_fu_678_p3();
    void thread_select_ln65_14_fu_692_p3();
    void thread_select_ln65_15_fu_704_p3();
    void thread_select_ln65_9_fu_643_p3();
    void thread_select_ln65_fu_638_p3();
    void thread_sext_ln241_fu_1921_p1();
    void thread_sext_ln703_13_fu_724_p1();
    void thread_sext_ln703_14_fu_780_p1();
    void thread_sext_ln703_15_fu_835_p1();
    void thread_sext_ln703_16_fu_890_p1();
    void thread_sext_ln703_17_fu_945_p1();
    void thread_sext_ln703_18_fu_1000_p1();
    void thread_sext_ln703_19_fu_1055_p1();
    void thread_sext_ln703_20_fu_1110_p1();
    void thread_sext_ln703_21_fu_1165_p1();
    void thread_sext_ln703_22_fu_1220_p1();
    void thread_sext_ln703_fu_721_p1();
    void thread_sub_ln1193_11_fu_783_p2();
    void thread_sub_ln1193_12_fu_838_p2();
    void thread_sub_ln1193_13_fu_893_p2();
    void thread_sub_ln1193_14_fu_948_p2();
    void thread_sub_ln1193_15_fu_1003_p2();
    void thread_sub_ln1193_16_fu_1058_p2();
    void thread_sub_ln1193_17_fu_1113_p2();
    void thread_sub_ln1193_18_fu_1168_p2();
    void thread_sub_ln1193_19_fu_1223_p2();
    void thread_sub_ln1193_fu_728_p2();
    void thread_tmp_21_fu_1309_p4();
    void thread_tmp_22_fu_1343_p4();
    void thread_tmp_23_fu_1377_p4();
    void thread_tmp_24_fu_1411_p4();
    void thread_tmp_25_fu_1445_p4();
    void thread_tmp_26_fu_1479_p4();
    void thread_tmp_27_fu_1513_p4();
    void thread_tmp_28_fu_1547_p4();
    void thread_tmp_29_fu_1581_p4();
    void thread_tmp_30_fu_1882_p4();
    void thread_tmp_47_fu_734_p3();
    void thread_tmp_48_fu_742_p3();
    void thread_tmp_49_fu_789_p3();
    void thread_tmp_50_fu_797_p3();
    void thread_tmp_51_fu_844_p3();
    void thread_tmp_52_fu_852_p3();
    void thread_tmp_53_fu_899_p3();
    void thread_tmp_54_fu_907_p3();
    void thread_tmp_55_fu_954_p3();
    void thread_tmp_56_fu_962_p3();
    void thread_tmp_57_fu_1009_p3();
    void thread_tmp_58_fu_1017_p3();
    void thread_tmp_59_fu_1064_p3();
    void thread_tmp_60_fu_1072_p3();
    void thread_tmp_61_fu_1119_p3();
    void thread_tmp_62_fu_1127_p3();
    void thread_tmp_63_fu_1174_p3();
    void thread_tmp_64_fu_1182_p3();
    void thread_tmp_65_fu_1229_p3();
    void thread_tmp_66_fu_1237_p3();
    void thread_tmp_fu_1275_p4();
    void thread_underflow_1_fu_1858_p2();
    void thread_underflow_fu_1736_p2();
    void thread_x_max_V_fu_714_p3();
    void thread_xor_ln340_1_fu_823_p2();
    void thread_xor_ln340_23_fu_762_p2();
    void thread_xor_ln340_24_fu_817_p2();
    void thread_xor_ln340_25_fu_872_p2();
    void thread_xor_ln340_26_fu_927_p2();
    void thread_xor_ln340_27_fu_982_p2();
    void thread_xor_ln340_28_fu_1037_p2();
    void thread_xor_ln340_29_fu_1092_p2();
    void thread_xor_ln340_2_fu_878_p2();
    void thread_xor_ln340_30_fu_1147_p2();
    void thread_xor_ln340_31_fu_1202_p2();
    void thread_xor_ln340_32_fu_1257_p2();
    void thread_xor_ln340_33_fu_1742_p2();
    void thread_xor_ln340_34_fu_1748_p2();
    void thread_xor_ln340_35_fu_1864_p2();
    void thread_xor_ln340_36_fu_1870_p2();
    void thread_xor_ln340_3_fu_933_p2();
    void thread_xor_ln340_4_fu_988_p2();
    void thread_xor_ln340_5_fu_1043_p2();
    void thread_xor_ln340_6_fu_1098_p2();
    void thread_xor_ln340_7_fu_1153_p2();
    void thread_xor_ln340_8_fu_1208_p2();
    void thread_xor_ln340_9_fu_1263_p2();
    void thread_xor_ln340_fu_768_p2();
    void thread_xor_ln786_10_fu_1730_p2();
    void thread_xor_ln786_11_fu_1852_p2();
    void thread_xor_ln786_1_fu_805_p2();
    void thread_xor_ln786_2_fu_860_p2();
    void thread_xor_ln786_3_fu_915_p2();
    void thread_xor_ln786_4_fu_970_p2();
    void thread_xor_ln786_5_fu_1025_p2();
    void thread_xor_ln786_6_fu_1080_p2();
    void thread_xor_ln786_7_fu_1135_p2();
    void thread_xor_ln786_8_fu_1190_p2();
    void thread_xor_ln786_9_fu_1245_p2();
    void thread_xor_ln786_fu_750_p2();
    void thread_y_V_13_fu_1335_p3();
    void thread_y_V_14_fu_1369_p3();
    void thread_y_V_15_fu_1403_p3();
    void thread_y_V_16_fu_1437_p3();
    void thread_y_V_17_fu_1471_p3();
    void thread_y_V_18_fu_1505_p3();
    void thread_y_V_19_fu_1539_p3();
    void thread_y_V_20_fu_1573_p3();
    void thread_y_V_21_fu_1607_p3();
    void thread_y_V_22_fu_1908_p3();
    void thread_y_V_fu_1301_p3();
    void thread_zext_ln1118_11_fu_1931_p1();
    void thread_zext_ln1118_12_fu_1935_p1();
    void thread_zext_ln1118_13_fu_1939_p1();
    void thread_zext_ln1118_14_fu_1943_p1();
    void thread_zext_ln1118_15_fu_1947_p1();
    void thread_zext_ln1118_16_fu_1951_p1();
    void thread_zext_ln1118_17_fu_1955_p1();
    void thread_zext_ln1118_18_fu_1959_p1();
    void thread_zext_ln1118_19_fu_1963_p1();
    void thread_zext_ln1118_fu_1927_p1();
    void thread_zext_ln225_1_fu_1619_p1();
    void thread_zext_ln225_2_fu_1623_p1();
    void thread_zext_ln225_3_fu_1627_p1();
    void thread_zext_ln225_4_fu_1631_p1();
    void thread_zext_ln225_5_fu_1635_p1();
    void thread_zext_ln225_6_fu_1639_p1();
    void thread_zext_ln225_7_fu_1643_p1();
    void thread_zext_ln225_8_fu_1647_p1();
    void thread_zext_ln225_9_fu_1651_p1();
    void thread_zext_ln225_fu_1615_p1();
    void thread_zext_ln235_fu_1916_p1();
    void thread_zext_ln746_fu_1816_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
