/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_omi_e.H $        */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_e_H_
#define __p10_scom_omi_e_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


//>> [RXCTL_DATASM_12_PLREGS_RX_CNTL3_PL]
static const uint64_t RXCTL_DATASM_12_PLREGS_RX_CNTL3_PL = 0x8003d84410012c3full;

static const uint32_t RXCTL_DATASM_12_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_12_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [RXCTL_DATASM_12_PLREGS_RX_CNTL3_PL]
// omi/reg00028.H

//>> [RXCTL_DATASM_14_PLREGS_RX_MODE1_PL]
static const uint64_t RXCTL_DATASM_14_PLREGS_RX_MODE1_PL = 0x8003d04610012c3full;

static const uint32_t RXCTL_DATASM_14_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_14_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [RXCTL_DATASM_14_PLREGS_RX_MODE1_PL]
// omi/reg00028.H

//>> [RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL]
static const uint64_t RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL = 0x8003c84010012c3full;

static const uint32_t RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
//<< [RXCTL_DATASM_16_PLREGS_RX_CNTL2_PL]
// omi/reg00028.H

//>> [RXCTL_DATASM_2_PLREGS_RX_CNTL1_PL]
static const uint64_t RXCTL_DATASM_2_PLREGS_RX_CNTL1_PL = 0x8003c04210012c3full;

static const uint32_t RXCTL_DATASM_2_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [RXCTL_DATASM_2_PLREGS_RX_CNTL1_PL]
// omi/reg00028.H

//>> [RXCTL_DATASM_2_PLREGS_RX_STAT1_PL]
static const uint64_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL = 0x8003e04210012c3full;

static const uint32_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_2_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [RXCTL_DATASM_2_PLREGS_RX_STAT1_PL]
// omi/reg00028.H

//>> [RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL]
static const uint64_t RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL = 0x8003c84410012c3full;

static const uint32_t RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
//<< [RXCTL_DATASM_20_PLREGS_RX_CNTL2_PL]
// omi/reg00028.H

//>> [RXCTL_DATASM_22_PLREGS_RX_MODE1_PL]
static const uint64_t RXCTL_DATASM_22_PLREGS_RX_MODE1_PL = 0x8003d04610012c3full;

static const uint32_t RXCTL_DATASM_22_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_22_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [RXCTL_DATASM_22_PLREGS_RX_MODE1_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL = 0x8003804010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_SET_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_CLR_CAL_LANE_SEL_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_A_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_A_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SL_1UI_B_WO_PULSE_SLOW_SIGNAL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_BUMP_SR_1UI_B_WO_PULSE_SLOW_SIGNAL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL =
    54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_IN_COARSE_MODE_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL =
    55;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_A_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_UNLOCKED_B_STICKY_CLEAR_WO_PULSE_SLOW_SIGNAL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_A_WO_PULSE_SLOW_SIGNAL = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PR_TAKE_FW_SNAPSHOT_B_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_ERR_TRAP_RST_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_A_CLR_WO_PULSE_SLOW_SIGNAL =
    61;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL_PSAVE_CDRLOCK_TIMER_FAIL_B_CLR_WO_PULSE_SLOW_SIGNAL =
    62;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTLX5_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL = 0x8003304010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE3_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT5_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT5_PL = 0x8003b04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT5_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_FIR_MASK_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_FIR_MASK_PL = 0x8003104010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_FIR_MASK_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001204010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001704010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002884010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL = 0x8000884010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL17_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e84110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002384110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL = 0x8000584110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL11_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE8_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE8_PL = 0x8003584210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_BIT_REGS_MODE8_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001084210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001584210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a84210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL = 0x8000504210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL10_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL = 0x8000304210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL6_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL = 0x8003684310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTL2_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL = 0x8003384310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE4_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT2_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT2_PL = 0x8003984310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT2_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001304310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001804310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002004310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002504310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL = 0x8000804310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL16_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL = 0x8000184310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL3_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000004310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL = 0x8003604410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTLX1_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL = 0x8003484410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE6_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001284410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001784410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002804410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e04510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002304510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL = 0x8000284510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL_EW_EDGE_LEN = 4;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL5_PL]
// omi/reg00028.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL = 0x8000484510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTLX9_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL]
static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL = 0x8003684710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [RXPACKS_1_RD_2_RX_BIT_REGS_CNTL2_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL]
static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL = 0x8003384710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [RXPACKS_1_RD_2_RX_BIT_REGS_MODE4_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_BIT_REGS_STAT2_PL]
static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT2_PL = 0x8003984710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [RXPACKS_1_RD_2_RX_BIT_REGS_STAT2_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL = 0x8001184710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL_RX_AD_LATCH_DAC_E000_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX35_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL = 0x8001684710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL_RX_AD_LATCH_DAC_S010_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX45_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL = 0x8001b84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL_RX_AD_LATCH_DAC_W100_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX55_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL = 0x8001d84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL_RX_BD_LATCH_DAC_N000_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX59_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL = 0x8002284710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL_RX_BD_LATCH_DAC_E010_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX69_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL = 0x8002784710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL_RX_BD_LATCH_DAC_S100_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX79_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL = 0x8002904710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL_RX_BD_LATCH_DAC_S111_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX82_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL = 0x8000884710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL17_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL = 0x8000204710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL4_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_3_RX_BIT_REGS_MODE8_PL]
static const uint64_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE8_PL = 0x8003584610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t RXPACKS_1_RD_3_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [RXPACKS_1_RD_3_RX_BIT_REGS_MODE8_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL = 0x8001f04610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL_RX_BD_LATCH_DAC_N011_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX62_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL = 0x8002404610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL_RX_BD_LATCH_DAC_E101_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX72_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL = 0x8002c84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL_RX_BD_LATCH_DAC_W110_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX89_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL = 0x8000584610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL11_PL]
// omi/reg00029.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL = 0x8000084610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL1_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL = 0x8004644010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL7_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL = 0x80041c4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_MODE1_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL = 0x8004a44110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
//<< [TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL15_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL25_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL25_PL = 0x8004f44110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL25_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL23_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL23_PL = 0x8004e44210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL23_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL = 0x8004c44310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
//<< [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL19_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL29_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL29_PL = 0x8005144310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
//<< [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL29_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL = 0x8004444310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_TDR_ENABLE = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_PATTERN_ENABLE = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_ENABLE = 50;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_CLEAR = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_RXDET_ENABLE = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_RXDET_PULSE = 53;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL_EOL_MODE_DISABLE = 54;
//<< [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL3_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL = 0x80049c4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL14_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL24_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL24_PL = 0x8004ec4410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL24_PL]
// omi/reg00029.H

//>> [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004144510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// omi/reg00029.H

//>> [TXPACKS_1_DD_2_TX_BIT_REGS_CNTL18_PL]
static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL18_PL = 0x8004bc4710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN_LEN = 16;
//<< [TXPACKS_1_DD_2_TX_BIT_REGS_CNTL18_PL]
// omi/reg00029.H

//>> [TXPACKS_1_DD_2_TX_BIT_REGS_CNTL9_PL]
static const uint64_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL9_PL = 0x8004744710012c3full;

static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_1_DD_2_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [TXPACKS_1_DD_2_TX_BIT_REGS_CNTL9_PL]
// omi/reg00029.H

//>> [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL]
static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL = 0x8004dc4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL_SEL_LEN = 5;
//<< [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL22_PL]
// omi/reg00029.H

//>> [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL]
static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL = 0x80044c4610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
//<< [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL4_PL]
// omi/reg00029.H

//>> [TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL]
static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL = 0x8004244610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
//<< [TXPACKS_1_DD_3_TX_BIT_REGS_MODE2_PL]
// omi/reg00029.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00028.H"
#include "omi/reg00029.H"
#endif
#endif
