{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454373511377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454373511377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 01 16:38:31 2016 " "Processing started: Mon Feb 01 16:38:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454373511377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454373511377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple_core -c simple_core " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple_core -c simple_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454373511377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_6_1200mv_85c_slow.vho C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_6_1200mv_85c_slow.vho in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_6_1200mv_0c_slow.vho C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_6_1200mv_0c_slow.vho in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512075 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_min_1200mv_0c_fast.vho C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_min_1200mv_0c_fast.vho in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512106 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core.vho C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core.vho in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512137 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_6_1200mv_85c_vhd_slow.sdo C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512575 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_6_1200mv_0c_vhd_slow.sdo C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_min_1200mv_0c_vhd_fast.sdo C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_core_vhd.sdo C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/ simulation " "Generated file simple_core_vhd.sdo in folder \"C:/Users/ayan7852/Documents/CSE 141L/ucsdcse141l-labs/lab2/simple_core/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1454373512684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "594 " "Peak virtual memory: 594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454373512794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 01 16:38:32 2016 " "Processing ended: Mon Feb 01 16:38:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454373512794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454373512794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454373512794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454373512794 ""}
