#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 14:35:37 2023
# Process ID: 15056
# Current directory: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15344 P:\CS214-Computer-Organization\CS214-Computer-Organization-Project\verilog\verilog.xpr
# Log file: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/vivado.log
# Journal file: P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run synth_1 -name synth_1
show_objects -name cpu [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
show_objects -name control21 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
show_objects -name control32 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ BMEM.*.* } ]
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v w ]
add_files -fileset sim_1 P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sim_1/new/cpu_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpu_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source cpu_sim.tcl
close_sim
launch_simulation
source cpu_sim.tcl
restart
run
restart
run 10000ns
close_sim
launch_simulation
source cpu_sim.tcl
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
add_files -fileset sim_1 -norecurse P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
set_property xsim.view P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg [get_filesets sim_1]
restart
run 10000ns
restart
run 1000ns
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
restart
run 2000ns
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
relaunch_sim
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
catch { [ delete_ip_run [get_ips -all prgrom] ] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
catch { [ delete_ip_run [get_ips -all RAM] ] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci]
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
relaunch_sim
relaunch_sim
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
add_bp {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v} 24
remove_bps -file {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/new/cpu.v} -line 24
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
relaunch_sim
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
relaunch_sim
relaunch_sim
close_design
launch_simulation -mode post-synthesis -type functional
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
launch_simulation -mode post-implementation -type functional
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
launch_simulation -mode post-synthesis -type timing
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
current_sim simulation_9
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
current_sim simulation_11
close_sim
close_sim
close_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
relaunch_sim
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
launch_simulation
open_wave_config P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg
source cpu_sim.tcl
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/tools/output/prgmip32.coe}] [get_ips prgrom]
generate_target all [get_files  P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 8 prgrom_synth_1
export_simulation -of_objects [get_files P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci] -directory P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/sim_scripts -ip_user_files_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files -ipstatic_source_dir P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/modelsim} {questa=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/questa} {riviera=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/riviera} {activehdl=P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/verilog.runs/impl_1/cpu.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
save_wave_config {P:/CS214-Computer-Organization/CS214-Computer-Organization-Project/verilog/cpu_sim_behav.wcfg}
close_sim
