INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/ram_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_pointer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_pointer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
