Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jun  1 08:25:48 2023
| Host         : mango running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.927        0.000                      0                 1723        0.122        0.000                      0                 1723       40.410        0.000                       0                   480  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        72.927        0.000                      0                 1723        0.122        0.000                      0                 1723       40.410        0.000                       0                   480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       72.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.927ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.429ns  (logic 1.138ns (10.911%)  route 9.291ns (89.089%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.328     6.931    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native
    SLICE_X10Y36         SRL16E (Prop_srl16e_A0_Q)    0.124     7.055 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          3.772    10.827    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.951 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.263    11.214    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.338 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          3.634    14.972    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[2].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X6Y49          LUT4 (Prop_lut4_I2_O)        0.124    15.096 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[2].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__7/O
                         net (fo=1, routed)           0.294    15.390    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.take_Intr_2nd_Phase_reg_1
    SLICE_X4Y49          LUT5 (Prop_lut5_I1_O)        0.124    15.514 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__21/O
                         net (fo=1, routed)           0.000    15.514    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/D_29
    SLICE_X4Y49          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.511    88.189    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X4Y49          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.448    
                         clock uncertainty           -0.035    88.413    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.029    88.442    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.442    
                         arrival time                         -15.514    
  -------------------------------------------------------------------
                         slack                                 72.927    

Slack (MET) :             73.239ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 1.138ns (11.245%)  route 8.982ns (88.755%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.328     6.931    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native
    SLICE_X10Y36         SRL16E (Prop_srl16e_A0_Q)    0.124     7.055 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          3.772    10.827    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.951 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.263    11.214    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.338 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          3.037    14.375    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X4Y46          LUT4 (Prop_lut4_I2_O)        0.124    14.499 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[7].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__12/O
                         net (fo=1, routed)           0.582    15.081    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.take_Intr_2nd_Phase_reg_6
    SLICE_X3Y46          LUT5 (Prop_lut5_I1_O)        0.124    15.205 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__26/O
                         net (fo=1, routed)           0.000    15.205    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/D_24
    SLICE_X3Y46          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.511    88.189    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X3Y46          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.448    
                         clock uncertainty           -0.035    88.413    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.032    88.445    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[7].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.445    
                         arrival time                         -15.205    
  -------------------------------------------------------------------
                         slack                                 73.239    

Slack (MET) :             73.241ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.118ns  (logic 1.138ns (11.248%)  route 8.980ns (88.752%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.328     6.931    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native
    SLICE_X10Y36         SRL16E (Prop_srl16e_A0_Q)    0.124     7.055 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          3.772    10.827    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.951 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.263    11.214    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.338 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          2.950    14.288    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X4Y47          LUT4 (Prop_lut4_I2_O)        0.124    14.412 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[6].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__11/O
                         net (fo=1, routed)           0.667    15.079    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.take_Intr_2nd_Phase_reg_5
    SLICE_X4Y47          LUT5 (Prop_lut5_I1_O)        0.124    15.203 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__25/O
                         net (fo=1, routed)           0.000    15.203    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/D_25
    SLICE_X4Y47          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.511    88.189    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X4Y47          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.448    
                         clock uncertainty           -0.035    88.413    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.031    88.444    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.444    
                         arrival time                         -15.203    
  -------------------------------------------------------------------
                         slack                                 73.241    

Slack (MET) :             73.296ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.992ns  (logic 1.627ns (16.282%)  route 8.365ns (83.718%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          2.454     8.057    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_1
    SLICE_X10Y43         SRL16E (Prop_srl16e_A1_Q)    0.124     8.181 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=25, routed)          2.060    10.241    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/instr_OF[3]
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.505    10.870    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_1
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.994 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.994    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.358 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          3.346    14.704    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.373    15.077 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    15.077    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X11Y45         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.443    88.121    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X11Y45         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.029    88.374    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[10].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.374    
                         arrival time                         -15.077    
  -------------------------------------------------------------------
                         slack                                 73.296    

Slack (MET) :             73.301ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.989ns  (logic 1.627ns (16.287%)  route 8.362ns (83.713%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          2.454     8.057    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_1
    SLICE_X10Y43         SRL16E (Prop_srl16e_A1_Q)    0.124     8.181 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=25, routed)          2.060    10.241    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/instr_OF[3]
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.505    10.870    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_1
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.994 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.994    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.358 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          3.343    14.701    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.373    15.074 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    15.074    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X11Y45         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.443    88.121    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X11Y45         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.380    
                         clock uncertainty           -0.035    88.345    
    SLICE_X11Y45         FDRE (Setup_fdre_C_D)        0.031    88.376    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[13].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.376    
                         arrival time                         -15.074    
  -------------------------------------------------------------------
                         slack                                 73.301    

Slack (MET) :             73.420ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 1.138ns (11.453%)  route 8.798ns (88.547%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.328     6.931    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native
    SLICE_X10Y36         SRL16E (Prop_srl16e_A0_Q)    0.124     7.055 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          3.772    10.827    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.951 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.263    11.214    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.338 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          3.033    14.370    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X3Y45          LUT4 (Prop_lut4_I2_O)        0.124    14.494 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[8].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__13/O
                         net (fo=1, routed)           0.403    14.897    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.take_Intr_2nd_Phase_reg_7
    SLICE_X3Y45          LUT5 (Prop_lut5_I1_O)        0.124    15.021 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__27/O
                         net (fo=1, routed)           0.000    15.021    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/D_23
    SLICE_X3Y45          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.511    88.189    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X3Y45          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.448    
                         clock uncertainty           -0.035    88.413    
    SLICE_X3Y45          FDRE (Setup_fdre_C_D)        0.029    88.442    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[8].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.442    
                         arrival time                         -15.021    
  -------------------------------------------------------------------
                         slack                                 73.420    

Slack (MET) :             73.420ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 1.627ns (16.371%)  route 8.311ns (83.629%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          2.454     8.057    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_1
    SLICE_X10Y43         SRL16E (Prop_srl16e_A1_Q)    0.124     8.181 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=25, routed)          2.060    10.241    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/instr_OF[3]
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.505    10.870    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_1
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.994 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.994    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.358 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          3.292    14.650    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.373    15.023 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    15.023    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X5Y47          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.511    88.189    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X5Y47          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.448    
                         clock uncertainty           -0.035    88.413    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    88.444    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[6].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.444    
                         arrival time                         -15.023    
  -------------------------------------------------------------------
                         slack                                 73.420    

Slack (MET) :             73.425ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.930ns  (logic 1.627ns (16.384%)  route 8.303ns (83.616%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          2.454     8.057    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_1
    SLICE_X10Y43         SRL16E (Prop_srl16e_A1_Q)    0.124     8.181 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=25, routed)          2.060    10.241    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/instr_OF[3]
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.505    10.870    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_1
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.994 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.994    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.358 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          3.284    14.642    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.373    15.015 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    15.015    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X4Y45          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.510    88.188    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X4Y45          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.029    88.441    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[4].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.441    
                         arrival time                         -15.015    
  -------------------------------------------------------------------
                         slack                                 73.425    

Slack (MET) :             73.430ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 1.627ns (16.389%)  route 8.300ns (83.611%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 88.188 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[2].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          2.454     8.057    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Using_FPGA.Native_1
    SLICE_X10Y43         SRL16E (Prop_srl16e_A1_Q)    0.124     8.181 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=25, routed)          2.060    10.241    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/instr_OF[3]
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.124    10.365 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.505    10.870    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/opsel1_SPR_Select_1
    SLICE_X16Y47         LUT3 (Prop_lut3_I0_O)        0.124    10.994 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.OpSel1_SPR_Select_LUT_4/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000    10.994    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/opsel1_SPR_Select
    SLICE_X16Y47         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    11.358 f  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=32, routed)          3.281    14.639    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/I5
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.373    15.012 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Only_PC.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    15.012    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X4Y45          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.510    88.188    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X4Y45          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.447    
                         clock uncertainty           -0.035    88.412    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)        0.031    88.443    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[5].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.443    
                         arrival time                         -15.012    
  -------------------------------------------------------------------
                         slack                                 73.430    

Slack (MET) :             73.517ns  (required time - arrival time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.839ns  (logic 1.138ns (11.566%)  route 8.701ns (88.434%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 SRL16E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 88.189 - 83.330 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.558     5.085    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Clk
    SLICE_X14Y38         FDSE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDSE (Prop_fdse_C_Q)         0.518     5.603 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/Buffer_DFFs[3].FDS_I/Using_FPGA.Native/Q
                         net (fo=44, routed)          1.328     6.931    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Using_FPGA.Native
    SLICE_X10Y36         SRL16E (Prop_srl16e_A0_Q)    0.124     7.055 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/Q
                         net (fo=35, routed)          3.772    10.827    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/imm_Value[0]
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124    10.951 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT3/Using_FPGA.Native/O
                         net (fo=1, routed)           0.263    11.214    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/res_forward2_3
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.338 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Res_Forward2_LUT4/Using_FPGA.Native/O
                         net (fo=32, routed)          3.177    14.515    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[3].Result_Mux_Bit_I/Data_Shift_Mux/res_Forward2
    SLICE_X4Y47          LUT4 (Prop_lut4_I2_O)        0.124    14.639 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[3].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__8/O
                         net (fo=1, routed)           0.162    14.800    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.take_Intr_2nd_Phase_reg_2
    SLICE_X4Y47          LUT5 (Prop_lut5_I1_O)        0.124    14.924 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__22/O
                         net (fo=1, routed)           0.000    14.924    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF/D_28
    SLICE_X4Y47          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  Input_Clk (IN)
                         net (fo=0)                   0.000    83.330    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         1.511    88.189    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X4Y47          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.259    88.448    
                         clock uncertainty           -0.035    88.413    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.029    88.442    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[3].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         88.442    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                 73.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.561     1.451    uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.648    uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X29Y37         FDRE                                         r  uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.830     1.964    uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X29Y37         FDRE                                         r  uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.513     1.451    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.075     1.526    uart_i/microblaze_mcs_0/U0/rst_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.586     1.476    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X7Y34          FDRE                                         r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.121     1.738    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X6Y33          SRL16E                                       r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.853     1.987    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X6Y33          SRL16E                                       r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.498     1.489    
    SLICE_X6Y33          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.606    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.563     1.453    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X15Y46         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.268     1.861    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.966    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.497     1.469    
    SLICE_X12Y44         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.723    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.563     1.453    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X15Y46         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.268     1.861    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.966    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.497     1.469    
    SLICE_X12Y44         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.723    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.563     1.453    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X15Y46         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.268     1.861    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A2
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.966    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
                         clock pessimism             -0.497     1.469    
    SLICE_X12Y44         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.723    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.512%)  route 0.268ns (65.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.563     1.453    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X15Y46         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.268     1.861    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/A2
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.832     1.966    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/WCLK
    SLICE_X12Y44         RAMD32                                       r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
                         clock pessimism             -0.497     1.469    
    SLICE_X12Y44         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.723    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.430%)  route 0.339ns (64.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.562     1.452    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X15Y40         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     1.593 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep_reg/Q
                         net (fo=1, routed)           0.339     1.932    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_is_sleep
    SLICE_X18Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_i_1/O
                         net (fo=1, routed)           0.000     1.977    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_i_1_n_0
    SLICE_X18Y39         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.829     1.963    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X18Y39         FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg/C
                         clock pessimism             -0.249     1.714    
    SLICE_X18Y39         FDRE (Hold_fdre_C_D)         0.121     1.835    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/mbar_sleep_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.186ns (36.163%)  route 0.328ns (63.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.589     1.479    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X4Y50          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[2]/Q
                         net (fo=1, routed)           0.328     1.948    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Size_17to32.imm_Reg_reg[0][13]
    SLICE_X4Y49          LUT5 (Prop_lut5_I2_O)        0.045     1.993 r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__21/O
                         net (fo=1, routed)           0.000     1.993    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/D_29
    SLICE_X4Y49          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.861     1.995    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X4Y49          FDRE                                         r  uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism             -0.244     1.751    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091     1.842    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[2].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.586     1.476    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X7Y34          FDRE                                         r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.099     1.716    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X6Y34          LUT2 (Prop_lut2_I0_O)        0.045     1.761 r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     1.761    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X6Y34          FDRE                                         r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.854     1.988    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X6Y34          FDRE                                         r  uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.120     1.609    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart_i/microblaze_mcs_0/U0/iomodule_0/U0/write_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_i/microblaze_mcs_0/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.fifo_DOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.559     1.449    uart_i/microblaze_mcs_0/U0/iomodule_0/U0/Clk
    SLICE_X9Y36          FDRE                                         r  uart_i/microblaze_mcs_0/U0/iomodule_0/U0/write_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  uart_i/microblaze_mcs_0/U0/iomodule_0/U0/write_data_reg[5]/Q
                         net (fo=1, routed)           0.113     1.703    uart_i/microblaze_mcs_0/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/D[5]
    SLICE_X11Y35         FDRE                                         r  uart_i/microblaze_mcs_0/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.fifo_DOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  Input_Clk (IN)
                         net (fo=0)                   0.000     0.000    Input_Clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  Input_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    Input_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  Input_Clk_IBUF_BUFG_inst/O
                         net (fo=479, routed)         0.827     1.961    uart_i/microblaze_mcs_0/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/Clk
    SLICE_X11Y35         FDRE                                         r  uart_i/microblaze_mcs_0/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.fifo_DOut_reg[2]/C
                         clock pessimism             -0.478     1.483    
    SLICE_X11Y35         FDRE (Hold_fdre_C_D)         0.066     1.549    uart_i/microblaze_mcs_0/U0/iomodule_0/U0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/TMR_No.fifo_DOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { Input_Clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y8    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y8    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y7    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y7    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  Input_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X2Y46    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X2Y46    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X3Y41    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X3Y41    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X2Y46    uart_i/microblaze_mcs_0/U0/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X10Y37   uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X10Y37   uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X10Y37   uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X10Y37   uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y37    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y39    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y39    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y39    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y39    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X8Y38    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y44    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y44    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y44    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y43    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y43    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y43    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X8Y43    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X10Y41   uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X10Y41   uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y37    uart_i/microblaze_mcs_0/U0/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK



