# system info Assignment4_Qsys on 2023.05.23.13:05:10
system_info:
name,value
DEVICE,EP4CE22F17C6
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1684839824
#
#
# Files generated for Assignment4_Qsys on 2023.05.23.13:05:10
files:
filepath,kind,attributes,module,is_top
Assignment4_Qsys/simulation/Assignment4_Qsys.vhd,VHDL,,Assignment4_Qsys,true
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_onchip_mem.hex,HEX,,Assignment4_Qsys_onchip_mem,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_onchip_mem.vhd,VHDL,,Assignment4_Qsys_onchip_mem,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.ocp,OTHER,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ic_tag_ram.hex,HEX,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_nios2_waves.do,OTHER,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_a.hex,HEX,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ociram_default_contents.dat,DAT,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ociram_default_contents.hex,HEX,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_oci_test_bench.vhd,VHDL,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_b.mif,MIF,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.sdc,SDC,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_jtag_debug_module_sysclk.vhd,VHDL,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_a.dat,DAT,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.vho,VHDL,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ic_tag_ram.mif,MIF,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_jtag_debug_module_wrapper.vhd,VHDL,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_test_bench.vhd,VHDL,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_b.dat,DAT,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_a.mif,MIF,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu.vhd,VHDL_ENCRYPT,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_jtag_debug_module_tck.vhd,VHDL,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ociram_default_contents.mif,MIF,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_ic_tag_ram.dat,DAT,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_cpu_rf_ram_b.hex,HEX,,Assignment4_Qsys_cpu,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_jtag_uart.vhd,VHDL,,Assignment4_Qsys_jtag_uart,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_sys_clk_timer.vhd,VHDL,,Assignment4_Qsys_sys_clk_timer,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_sysid.vho,VHDL,,Assignment4_Qsys_sysid,false
Assignment4_Qsys/simulation/submodules/esl_bus_demo.vhdl,VHDL,,esl_bus_demo,false
Assignment4_Qsys/simulation/submodules/QuadratureEncoder.vhd,VHDL,,esl_bus_demo,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_cpu_jtag_debug_module_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_onchip_mem_s1_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_sys_clk_timer_s1_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_sysid_control_slave_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_esl_bus_demo_0_s0_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_cpu_instruction_master_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/assignment4_qsys_mm_interconnect_0_cpu_data_master_translator.vhd,VHDL,,Assignment4_Qsys_mm_interconnect_0,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_irq_mapper.vho,VHDL,,Assignment4_Qsys_irq_mapper,false
Assignment4_Qsys/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/cadence/altera_reset_controller.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/cadence/altera_reset_synchronizer.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_reset_controller.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_reset_synchronizer.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_reset_controller,false
Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_master_translator,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_master_translator,false
Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_translator,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_translator,false
Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_master_agent,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_master_agent,false
Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_slave_agent,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_addr_router,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_addr_router_001.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_addr_router_001,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_id_router.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_id_router,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_id_router_002.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_id_router_002,false
Assignment4_Qsys/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/cadence/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/cadence/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/synopsys/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,altera_merlin_traffic_limiter,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux,false
Assignment4_Qsys/simulation/submodules/Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001.vho,VHDL,,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Assignment4_Qsys.onchip_mem,Assignment4_Qsys_onchip_mem
Assignment4_Qsys.cpu,Assignment4_Qsys_cpu
Assignment4_Qsys.jtag_uart,Assignment4_Qsys_jtag_uart
Assignment4_Qsys.sys_clk_timer,Assignment4_Qsys_sys_clk_timer
Assignment4_Qsys.sysid,Assignment4_Qsys_sysid
Assignment4_Qsys.esl_bus_demo_0,esl_bus_demo
Assignment4_Qsys.mm_interconnect_0,Assignment4_Qsys_mm_interconnect_0
Assignment4_Qsys.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
Assignment4_Qsys.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
Assignment4_Qsys.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
Assignment4_Qsys.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
Assignment4_Qsys.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.esl_bus_demo_0_s0_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.cpu_jtag_debug_module_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.onchip_mem_s1_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.sys_clk_timer_s1_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.sysid_control_slave_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.esl_bus_demo_0_s0_translator,altera_merlin_slave_translator
Assignment4_Qsys.mm_interconnect_0.cpu_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
Assignment4_Qsys.mm_interconnect_0.cpu_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
Assignment4_Qsys.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Assignment4_Qsys.mm_interconnect_0.onchip_mem_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Assignment4_Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Assignment4_Qsys.mm_interconnect_0.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Assignment4_Qsys.mm_interconnect_0.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Assignment4_Qsys.mm_interconnect_0.esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
Assignment4_Qsys.mm_interconnect_0.cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Assignment4_Qsys.mm_interconnect_0.onchip_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Assignment4_Qsys.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Assignment4_Qsys.mm_interconnect_0.sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Assignment4_Qsys.mm_interconnect_0.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,Assignment4_Qsys_mm_interconnect_0_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
Assignment4_Qsys.mm_interconnect_0.esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo,Assignment4_Qsys_mm_interconnect_0_esl_bus_demo_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
Assignment4_Qsys.mm_interconnect_0.addr_router,Assignment4_Qsys_mm_interconnect_0_addr_router
Assignment4_Qsys.mm_interconnect_0.addr_router_001,Assignment4_Qsys_mm_interconnect_0_addr_router_001
Assignment4_Qsys.mm_interconnect_0.id_router,Assignment4_Qsys_mm_interconnect_0_id_router
Assignment4_Qsys.mm_interconnect_0.id_router_001,Assignment4_Qsys_mm_interconnect_0_id_router
Assignment4_Qsys.mm_interconnect_0.id_router_002,Assignment4_Qsys_mm_interconnect_0_id_router_002
Assignment4_Qsys.mm_interconnect_0.id_router_003,Assignment4_Qsys_mm_interconnect_0_id_router_002
Assignment4_Qsys.mm_interconnect_0.id_router_004,Assignment4_Qsys_mm_interconnect_0_id_router_002
Assignment4_Qsys.mm_interconnect_0.id_router_005,Assignment4_Qsys_mm_interconnect_0_id_router_002
Assignment4_Qsys.mm_interconnect_0.limiter,altera_merlin_traffic_limiter
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_demux,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_demux_001,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_demux_001
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_mux,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_mux_001,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_mux_002,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_mux_003,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_mux_004,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002
Assignment4_Qsys.mm_interconnect_0.cmd_xbar_mux_005,Assignment4_Qsys_mm_interconnect_0_cmd_xbar_mux_002
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_demux,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_demux_001,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_demux_002,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_demux_003,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_demux_004,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_demux_005,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_demux_002
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_mux,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux
Assignment4_Qsys.mm_interconnect_0.rsp_xbar_mux_001,Assignment4_Qsys_mm_interconnect_0_rsp_xbar_mux_001
Assignment4_Qsys.irq_mapper,Assignment4_Qsys_irq_mapper
Assignment4_Qsys.rst_controller,altera_reset_controller
