git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ICCONTEST_2014_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/667751235
git clone --depth 1 --no-tags https://github.com/Starkstrek/Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/670496605
git clone --depth 1 --no-tags https://github.com/vsdip/vsdscl180.git f:/verilog_sva_gh_scraper/data/full_repos/664946849
git clone --depth 1 --no-tags https://github.com/sprsr/rv32_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/664343075
git clone --depth 1 --no-tags https://github.com/lovisXII/Klaw_CORE.git f:/verilog_sva_gh_scraper/data/full_repos/669608060
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/RSA.git f:/verilog_sva_gh_scraper/data/full_repos/665164895
git clone --depth 1 --no-tags https://github.com/petergad14/VeriRISC-processor.git f:/verilog_sva_gh_scraper/data/full_repos/667118480
git clone --depth 1 --no-tags https://github.com/udayapeddirajub/CSA64.git f:/verilog_sva_gh_scraper/data/full_repos/664162154
git clone --depth 1 --no-tags https://github.com/rakii-cyper/SoC-camera-integrated-edge-detection.git f:/verilog_sva_gh_scraper/data/full_repos/668931758
git clone --depth 1 --no-tags https://github.com/fahadmuslim/FYP--Risc-V-32-bit-Matrix-Mac.git f:/verilog_sva_gh_scraper/data/full_repos/668118107
git clone --depth 1 --no-tags https://github.com/majilokesh/Optimization-of-Parametric-NTT-Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/668282228
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/665201611
git clone --depth 1 --no-tags https://github.com/JEvSilv/ap-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/667513893
git clone --depth 1 --no-tags https://github.com/SriKrishna74/Hdl_Bits---Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/664741453
git clone --depth 1 --no-tags https://github.com/Naresh1682/newVerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/665196588
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ICCONTEST_2015_preliminary.git f:/verilog_sva_gh_scraper/data/full_repos/665854776
git clone --depth 1 --no-tags https://github.com/pandey-priya/verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/669926413
git clone --depth 1 --no-tags https://github.com/adityasingh6256/Lemming_game.git f:/verilog_sva_gh_scraper/data/full_repos/670972709
git clone --depth 1 --no-tags https://github.com/mabinogi233/computer_composition.git f:/verilog_sva_gh_scraper/data/full_repos/665477522
git clone --depth 1 --no-tags https://github.com/anmandaisuki/JESD204b_interface.git f:/verilog_sva_gh_scraper/data/full_repos/668032563
git clone --depth 1 --no-tags https://github.com/Vinayak1409/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/666238884
git clone --depth 1 --no-tags https://github.com/Jerry-Terrasse/RIP.git f:/verilog_sva_gh_scraper/data/full_repos/665163254
git clone --depth 1 --no-tags https://github.com/AKhaled47/Sequential-8x8-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/664996943
git clone --depth 1 --no-tags https://github.com/luo-xingyu/SHU-Computer-Hardware-Major-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/668116754
git clone --depth 1 --no-tags https://github.com/aniruddhavaidya21/GNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/664795281
git clone --depth 1 --no-tags https://github.com/DragonAura/MIPS_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/665612216
git clone --depth 1 --no-tags https://github.com/linh97abc/servo.git f:/verilog_sva_gh_scraper/data/full_repos/666060875
git clone --depth 1 --no-tags https://github.com/Venky-26/AHB2APB_BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/670923582
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Controller-Design-for-an-Elevator.git f:/verilog_sva_gh_scraper/data/full_repos/668639530
git clone --depth 1 --no-tags https://github.com/HadiSormeyli/verilog_alu.git f:/verilog_sva_gh_scraper/data/full_repos/666342984
git clone --depth 1 --no-tags https://github.com/HU-Xu-yang/CNN-accelerator-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/670975179
git clone --depth 1 --no-tags https://github.com/Y006/Single_Cycle_RV32I_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/670876687
git clone --depth 1 --no-tags https://github.com/nouralmulhem/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/667865169
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/Pattern_detecor.git f:/verilog_sva_gh_scraper/data/full_repos/667022986
git clone --depth 1 --no-tags https://github.com/YoussefAyman11/Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/665204227
git clone --depth 1 --no-tags https://github.com/Dhruv146/Verification-of-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/667886635
git clone --depth 1 --no-tags https://github.com/chouhanj21/CSE_BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/667008926
git clone --depth 1 --no-tags https://github.com/zitonghan/GPGPU.git f:/verilog_sva_gh_scraper/data/full_repos/668913517
git clone --depth 1 --no-tags https://github.com/mabinogi233/cpu_mips.git f:/verilog_sva_gh_scraper/data/full_repos/665465276
git clone --depth 1 --no-tags https://github.com/namu00/AMBA_AHB_lite.git f:/verilog_sva_gh_scraper/data/full_repos/666941361
git clone --depth 1 --no-tags https://github.com/Ishan2510/Digital-Voting-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/665205603
git clone --depth 1 --no-tags https://github.com/thefirstnameless/FPGA-face-recognition.git f:/verilog_sva_gh_scraper/data/full_repos/670177970
git clone --depth 1 --no-tags https://github.com/MohamedEmad34/Solutions-to-HDLbits-Verilog-sets.git f:/verilog_sva_gh_scraper/data/full_repos/667259778
git clone --depth 1 --no-tags https://github.com/Raspberry-NQ/16Bit-computer.git f:/verilog_sva_gh_scraper/data/full_repos/669655871
git clone --depth 1 --no-tags https://github.com/MohabAmged/VeriRISC_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/668044854
git clone --depth 1 --no-tags https://github.com/RosMarinas/MIPS_Pipeline_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/670687033
git clone --depth 1 --no-tags https://github.com/Leigaadik/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/666006971
git clone --depth 1 --no-tags https://github.com/Dhakkshin/7SegmentDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/665579591
git clone --depth 1 --no-tags https://github.com/darshan-kr/4bit_Full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/665626728
git clone --depth 1 --no-tags https://github.com/SamBaker101/NotAnEntertainmentSystem.git f:/verilog_sva_gh_scraper/data/full_repos/665276565
git clone --depth 1 --no-tags https://github.com/XorTrue/LoongArch_32limited_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/666976720
git clone --depth 1 --no-tags https://github.com/phyzhenli/AMG.git f:/verilog_sva_gh_scraper/data/full_repos/665470645
git clone --depth 1 --no-tags https://github.com/Sirius1232/CPU_RV32.git f:/verilog_sva_gh_scraper/data/full_repos/669428430
git clone --depth 1 --no-tags https://github.com/AKhaled47/Vedic-4-bit-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/665612235
git clone --depth 1 --no-tags https://github.com/moonjayden/430.315a.git f:/verilog_sva_gh_scraper/data/full_repos/670856434
git clone --depth 1 --no-tags https://github.com/koustav2502/MIPS_32-bit_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/668757483
git clone --depth 1 --no-tags https://github.com/Ren-Ps/VSD_TCL_advance.git f:/verilog_sva_gh_scraper/data/full_repos/664801151
git clone --depth 1 --no-tags https://github.com/AKhaled47/UART-TX-RX.git f:/verilog_sva_gh_scraper/data/full_repos/665072506
git clone --depth 1 --no-tags https://github.com/aniruddhavaidya21/ECE552-WiscProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/664772582
git clone --depth 1 --no-tags https://github.com/maria15034/HMAC-SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/665333193
git clone --depth 1 --no-tags https://github.com/Chaitra-s-shetty/PCIe_UW.git f:/verilog_sva_gh_scraper/data/full_repos/666226297
git clone --depth 1 --no-tags https://github.com/AnanduECE/intelunnati_Bitsofduty.git f:/verilog_sva_gh_scraper/data/full_repos/666769790
git clone --depth 1 --no-tags https://github.com/MichaelBell/spi-ram-controller.git f:/verilog_sva_gh_scraper/data/full_repos/669183262
git clone --depth 1 --no-tags https://github.com/raulciure/Hamming-SECDED-32-26.git f:/verilog_sva_gh_scraper/data/full_repos/665118959
git clone --depth 1 --no-tags https://github.com/Ali-Imangholi/Digital-Function-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/665640409
git clone --depth 1 --no-tags https://github.com/Ashwin-Rajesh/LifeOnChip.git f:/verilog_sva_gh_scraper/data/full_repos/668992933
git clone --depth 1 --no-tags https://github.com/fasih0001/Cores-SweRVolff.git f:/verilog_sva_gh_scraper/data/full_repos/670008620
git clone --depth 1 --no-tags https://github.com/efabless/Caravel_on_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/670072480
git clone --depth 1 --no-tags https://github.com/RukmiChavda/4-bit-MAC-unit.git f:/verilog_sva_gh_scraper/data/full_repos/668963637
git clone --depth 1 --no-tags https://github.com/zitonghan/Tomasulo-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/668925746
git clone --depth 1 --no-tags https://github.com/Goutam-115/CSE-BUBBLE-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/665945534
git clone --depth 1 --no-tags https://github.com/Emraldoddball100/IntelUnnati_ATM_FSM_Submission.git f:/verilog_sva_gh_scraper/data/full_repos/666308378
git clone --depth 1 --no-tags https://github.com/ogakihiromu/music_sequencer_project.git f:/verilog_sva_gh_scraper/data/full_repos/667012837
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/UART.git f:/verilog_sva_gh_scraper/data/full_repos/667020812
git clone --depth 1 --no-tags https://github.com/mohamedyakoub/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/667022713
git clone --depth 1 --no-tags https://github.com/anmandaisuki/JESD204b_Interface_v2.git f:/verilog_sva_gh_scraper/data/full_repos/670191590
git clone --depth 1 --no-tags https://github.com/cp024s/100-days-of-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/669715657
git clone --depth 1 --no-tags https://github.com/Birminness/Floating-point-unit-with-AXI4.git f:/verilog_sva_gh_scraper/data/full_repos/668943384
git clone --depth 1 --no-tags https://github.com/k-nasim/constraints.git f:/verilog_sva_gh_scraper/data/full_repos/668992232
git clone --depth 1 --no-tags https://github.com/LakshmiThanujaBommireddy/intelrepo.git f:/verilog_sva_gh_scraper/data/full_repos/666829799
git clone --depth 1 --no-tags https://github.com/DevashyaVismaya/intelunnati_Error404.git f:/verilog_sva_gh_scraper/data/full_repos/666720236
git clone --depth 1 --no-tags https://github.com/s431190/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/668657447
git clone --depth 1 --no-tags https://github.com/chaeypar/SNU-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/668125463
git clone --depth 1 --no-tags https://github.com/sriramn29/vlsi_code.git f:/verilog_sva_gh_scraper/data/full_repos/668207197
git clone --depth 1 --no-tags https://github.com/Surya101010/intelunnati_Miracle_Trio.git f:/verilog_sva_gh_scraper/data/full_repos/666717610
git clone --depth 1 --no-tags https://github.com/Aakulmalhotra/carry-look-ahead-adder.git f:/verilog_sva_gh_scraper/data/full_repos/666849092
git clone --depth 1 --no-tags https://github.com/tsengs0/RTL_design_of_system_bus_interface.git f:/verilog_sva_gh_scraper/data/full_repos/667709636
git clone --depth 1 --no-tags https://github.com/Ashton43/VENDING_MACHINE.git f:/verilog_sva_gh_scraper/data/full_repos/671014253
git clone --depth 1 --no-tags https://github.com/abhi-ab19/vedic_32bit-multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/664224650
git clone --depth 1 --no-tags https://github.com/satyabharadwaj/INTEL-UNNATI-_-TEAM-SIGMA.git f:/verilog_sva_gh_scraper/data/full_repos/664610247
git clone --depth 1 --no-tags https://github.com/GTPV/TSC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/664523926
git clone --depth 1 --no-tags https://github.com/pressant/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/665952711
git clone --depth 1 --no-tags https://github.com/manan-dangwal/Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/666310287
git clone --depth 1 --no-tags https://github.com/cbvarr01/caravel_CBV.git f:/verilog_sva_gh_scraper/data/full_repos/666141919
git clone --depth 1 --no-tags https://github.com/liangyiqiu/epga.git f:/verilog_sva_gh_scraper/data/full_repos/666089980
git clone --depth 1 --no-tags https://github.com/DivyamTaneja/16-Bit-CPU-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666688663
git clone --depth 1 --no-tags https://github.com/ShwetaKiranTotla/xor_verification.git f:/verilog_sva_gh_scraper/data/full_repos/666969513
git clone --depth 1 --no-tags https://github.com/Moksha2004/CSE_BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/667110824
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/mcu.git f:/verilog_sva_gh_scraper/data/full_repos/669449598
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-004-8bit_Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/669481474
