// Seed: 1703786143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  always {""} <= 1;
  wire id_7, id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2
  );
  wire id_9;
endmodule
