<profile>

<section name = "Vitis HLS Report for 'process_data'" level="0">
<item name = "Date">Tue Aug  1 14:27:54 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_process_data_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_162_5_fu_6063">process_data_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_162_5, 61445, 61445, 0.614 ms, 0.614 ms, 61445, 61445, no</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6070">process_data_Pipeline_first_chan_loop_first_chan_frame_loop, 25605, 25605, 0.256 ms, 0.256 ms, 25605, 25605, no</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6077">process_data_Pipeline_frame_chan_loop, 586, 586, 5.860 us, 5.860 us, 586, 586, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6090">process_data_Pipeline_VITIS_LOOP_169_1, 224, 224, 2.240 us, 2.240 us, 224, 224, no</column>
<column name="grp_process_data_Pipeline_4_fu_6101">process_data_Pipeline_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_99_1_fu_6116">process_data_Pipeline_VITIS_LOOP_99_1, 6002, 6002, 60.020 us, 60.020 us, 6002, 6002, no</column>
<column name="grp_myproject_fu_6129">myproject, 9830280, 9830568, 98.303 ms, 98.306 ms, 262146, 9830402, dataflow</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_181_6_fu_11679">process_data_Pipeline_VITIS_LOOP_181_6, 74, 74, 0.740 us, 0.740 us, 74, 74, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- link_loop">?, ?, ?, -, -, 10, no</column>
<column name=" + frame_loop">3540000, 3978000, 590 ~ 663, -, -, 6000, no</column>
<column name=" + second_chan_loop">?, ?, ?, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 7301, -</column>
<column name="FIFO">-, -, 198, 134, -</column>
<column name="Instance">2657, 391, 188382, 156948, 0</column>
<column name="Memory">3685, -, 32, 1, 0</column>
<column name="Multiplexer">-, -, -, 1553, -</column>
<column name="Register">-, -, 3277, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">471, 12, 22, 38, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">157, 4, 7, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 640, 1128, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 58, 0, 1733, 1699, 0</column>
<column name="mul_29ns_4ns_32_1_1_U5549">mul_29ns_4ns_32_1_1, 0, 0, 0, 32, 0</column>
<column name="mul_32ns_34ns_65_1_1_U5547">mul_32ns_34ns_65_1_1, 0, 4, 0, 22, 0</column>
<column name="mul_9ns_14ns_22_1_1_U5550">mul_9ns_14ns_22_1_1, 0, 1, 0, 5, 0</column>
<column name="grp_myproject_fu_6129">myproject, 2599, 382, 178468, 131815, 0</column>
<column name="grp_process_data_Pipeline_4_fu_6101">process_data_Pipeline_4, 0, 0, 2721, 10563, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_162_5_fu_6063">process_data_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_162_5, 0, 1, 59, 177, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6090">process_data_Pipeline_VITIS_LOOP_169_1, 0, 0, 1017, 2543, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_181_6_fu_11679">process_data_Pipeline_VITIS_LOOP_181_6, 0, 0, 779, 2566, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_99_1_fu_6116">process_data_Pipeline_VITIS_LOOP_99_1, 0, 0, 43, 157, 0</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6070">process_data_Pipeline_first_chan_loop_first_chan_frame_loop, 0, 3, 278, 378, 0</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6077">process_data_Pipeline_frame_chan_loop, 0, 0, 2250, 5625, 0</column>
<column name="urem_32ns_5ns_4_36_seq_1_U5548">urem_32ns_5ns_4_36_seq_1, 0, 0, 394, 238, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="adc_vectors_U">adc_vectors_RAM_AUTO_1R1W, 1220, 0, 0, 0, 1536000, 14, 1, 21504000</column>
<column name="ave_U">ave_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 14, 1, 3584</column>
<column name="cc_prob_U">cc_prob_RAM_AUTO_1R1W, 0, 32, 1, 0, 3, 16, 1, 48</column>
<column name="planes_U">planes_RAM_AUTO_1R1W, 2464, 0, 0, 0, 2880000, 15, 1, 43200000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="layer19_out_fifo_U">0, 99, 0, -, 2, 48, 96</column>
<column name="zero_padding2d_input_fifo_U">0, 99, 0, -, 2, 15, 30</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln106_fu_11934_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln210_1_fu_12004_p2">+, 0, 0, 71, 64, 6</column>
<column name="add_ln210_2_fu_12043_p2">+, 0, 0, 13, 6, 5</column>
<column name="add_ln210_3_fu_12075_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln210_fu_11988_p2">+, 0, 0, 71, 64, 5</column>
<column name="add_ln233_1_fu_11768_p2">+, 0, 0, 39, 32, 7</column>
<column name="add_ln233_fu_11782_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln42_fu_11792_p2">+, 0, 0, 29, 22, 9</column>
<column name="add_ln46_fu_11787_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln49_fu_11829_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln77_fu_11954_p2">+, 0, 0, 28, 21, 13</column>
<column name="add_ln97_fu_12107_p2">+, 0, 0, 39, 32, 12</column>
<column name="frame_fu_11818_p2">+, 0, 0, 71, 64, 64</column>
<column name="iChan_fu_11966_p2">+, 0, 0, 16, 9, 1</column>
<column name="iFrame_1_fu_11804_p2">+, 0, 0, 20, 13, 1</column>
<column name="link_2_fu_11753_p2">+, 0, 0, 12, 4, 1</column>
<column name="wib_fu_11948_p2">+, 0, 0, 12, 4, 1</column>
<column name="and_ln97_fu_12118_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state196_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state203_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln22_fu_11703_p2">icmp, 0, 0, 12, 4, 1</column>
<column name="icmp_ln33_fu_11747_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="icmp_ln42_fu_11798_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln47_fu_11823_p2">icmp, 0, 0, 20, 13, 1</column>
<column name="icmp_ln49_fu_11834_p2">icmp, 0, 0, 13, 6, 6</column>
<column name="icmp_ln77_fu_11960_p2">icmp, 0, 0, 17, 9, 10</column>
<column name="icmp_ln97_1_fu_12112_p2">icmp, 0, 0, 39, 32, 9</column>
<column name="icmp_ln97_fu_12101_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="lshr_ln210_1_fu_12092_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln210_fu_12061_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln49_fu_11886_p2">lshr, 0, 0, 2171, 1024, 1024</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_myproject_fu_6129_ap_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_myproject_fu_6129_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="select_ln49_fu_11840_p3">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="adc_vectors_address0">20, 4, 21, 84</column>
<column name="adc_vectors_ce0">20, 4, 1, 4</column>
<column name="adc_vectors_we0">9, 2, 1, 2</column>
<column name="ap_NS_fsm">1082, 204, 1, 204</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ave_address0">14, 3, 8, 24</column>
<column name="ave_ce0">14, 3, 1, 3</column>
<column name="ave_we0">9, 2, 1, 2</column>
<column name="cc_prob_address0">20, 4, 2, 8</column>
<column name="cc_prob_ce0">14, 3, 1, 3</column>
<column name="cc_prob_d0">14, 3, 16, 48</column>
<column name="crate_3_reg_6003">9, 2, 32, 64</column>
<column name="crate_reg_5957">9, 2, 32, 64</column>
<column name="gmem_ARADDR">37, 7, 64, 448</column>
<column name="gmem_ARLEN">31, 6, 32, 192</column>
<column name="gmem_ARVALID">26, 5, 1, 5</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_RREADY">26, 5, 1, 5</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="iChan_1_reg_6039">9, 2, 9, 18</column>
<column name="iFrame_reg_5969">9, 2, 13, 26</column>
<column name="layer19_out_write">9, 2, 1, 2</column>
<column name="link_from_frameheader_2_reg_6015">9, 2, 32, 64</column>
<column name="link_from_frameheader_reg_5945">9, 2, 32, 64</column>
<column name="link_fu_5814">9, 2, 4, 8</column>
<column name="phi_mul18_reg_5981">9, 2, 22, 44</column>
<column name="phi_mul23_reg_6051">9, 2, 21, 42</column>
<column name="planes_address0">14, 3, 22, 66</column>
<column name="planes_ce0">14, 3, 1, 3</column>
<column name="planes_we0">9, 2, 1, 2</column>
<column name="slot_1_reg_6027">9, 2, 32, 64</column>
<column name="slot_reg_5933">9, 2, 32, 64</column>
<column name="zero_padding2d_input_read">9, 2, 1, 2</column>
<column name="zero_padding2d_input_write">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln106_reg_12348">64, 0, 64, 0</column>
<column name="add_ln233_reg_12264">64, 0, 64, 0</column>
<column name="add_ln42_reg_12275">22, 0, 22, 0</column>
<column name="add_ln46_reg_12269">6, 0, 6, 0</column>
<column name="add_ln49_reg_12303">6, 0, 6, 0</column>
<column name="add_ln77_reg_12358">21, 0, 21, 0</column>
<column name="and_ln97_reg_12419">1, 0, 1, 0</column>
<column name="ap_CS_fsm">203, 0, 203, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_myproject_fu_6129_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_myproject_fu_6129_ap_ready">1, 0, 1, 0</column>
<column name="ave_load_reg_12438">14, 0, 14, 0</column>
<column name="chanmap_DetToChanInfo_read_reg_12210">64, 0, 64, 0</column>
<column name="chanmap_fUprightFromCrate_read_reg_12215">64, 0, 64, 0</column>
<column name="crate_3_reg_6003">32, 0, 32, 0</column>
<column name="crate_reg_5957">32, 0, 32, 0</column>
<column name="empty_97_reg_5992">512, 0, 512, 0</column>
<column name="fragsize_reg_12236">29, 0, 32, 3</column>
<column name="frame_reg_12293">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_12401">512, 0, 512, 0</column>
<column name="gmem_addr_6_read_reg_12414">512, 0, 512, 0</column>
<column name="gmem_addr_read_reg_12323">512, 0, 512, 0</column>
<column name="grp_myproject_fu_6129_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_4_fu_6101_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_160_4_VITIS_LOOP_162_5_fu_6063_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_169_1_fu_6090_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_181_6_fu_11679_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_VITIS_LOOP_99_1_fu_6116_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_first_chan_loop_first_chan_frame_loop_fu_6070_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_process_data_Pipeline_frame_chan_loop_fu_6077_ap_start_reg">1, 0, 1, 0</column>
<column name="iChan_1_reg_6039">9, 0, 9, 0</column>
<column name="iChan_reg_12366">9, 0, 9, 0</column>
<column name="iFrame_1_reg_12283">13, 0, 13, 0</column>
<column name="iFrame_reg_5969">13, 0, 13, 0</column>
<column name="icmp_ln22_reg_12225">1, 0, 1, 0</column>
<column name="icmp_ln47_reg_12299">1, 0, 1, 0</column>
<column name="icmp_ln49_reg_12308">1, 0, 1, 0</column>
<column name="link_2_reg_12259">4, 0, 4, 0</column>
<column name="link_from_frameheader_2_reg_6015">32, 0, 32, 0</column>
<column name="link_from_frameheader_reg_5945">32, 0, 32, 0</column>
<column name="link_fu_5814">4, 0, 4, 0</column>
<column name="mul_ln103_reg_12433">22, 0, 22, 0</column>
<column name="outdata_read_reg_12204">64, 0, 64, 0</column>
<column name="outputinfo_offlchan_reg_12409">32, 0, 32, 0</column>
<column name="phi_mul18_reg_5981">22, 0, 22, 0</column>
<column name="phi_mul23_reg_6051">21, 0, 21, 0</column>
<column name="select_ln49_reg_12312">2, 0, 32, 30</column>
<column name="slot_1_reg_6027">32, 0, 32, 0</column>
<column name="slot_reg_5933">32, 0, 32, 0</column>
<column name="trunc_ln103_reg_12428">9, 0, 9, 0</column>
<column name="trunc_ln171_reg_12241">6, 0, 6, 0</column>
<column name="trunc_ln179_2_reg_12443">16, 0, 16, 0</column>
<column name="trunc_ln183_reg_12448">6, 0, 6, 0</column>
<column name="trunc_ln202_reg_12246">6, 0, 6, 0</column>
<column name="trunc_ln210_2_reg_12384">58, 0, 58, 0</column>
<column name="trunc_ln233_reg_12251">6, 0, 6, 0</column>
<column name="trunc_ln46_reg_12288">6, 0, 6, 0</column>
<column name="trunc_ln_reg_12379">58, 0, 58, 0</column>
<column name="wib_reg_12353">4, 0, 4, 0</column>
<column name="wibframechan_reg_12374">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, process_data, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, process_data, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, process_data, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
