

================================================================
== Vivado HLS Report for 'selu_float_float_relu2_config_struct_s'
================================================================
* Date:           Sun Jul 18 14:02:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9| 45.000 ns | 45.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_9_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_9_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 11 'read' 'data_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_8_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %data_8_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 12 'read' 'data_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_7_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_7_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 13 'read' 'data_7_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_6_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_6_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 14 'read' 'data_6_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_5_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_5_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 15 'read' 'data_5_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_4_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_4_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 16 'read' 'data_4_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_3_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_3_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 17 'read' 'data_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_2_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_2_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 18 'read' 'data_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_1_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_1_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 19 'read' 'data_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_0_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %data_0_read)" [../../nnet_utils/nnet_activation.h:749]   --->   Operation 20 'read' 'data_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.64ns)   --->   "%tmp_19 = fcmp oge float %data_0_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 21 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (1.64ns)   --->   "%tmp_21 = fcmp oge float %data_1_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 22 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [2/2] (1.64ns)   --->   "%tmp_23 = fcmp oge float %data_2_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 23 'fcmp' 'tmp_23' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [2/2] (1.64ns)   --->   "%tmp_25 = fcmp oge float %data_3_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 24 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [2/2] (1.64ns)   --->   "%tmp_27 = fcmp oge float %data_4_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 25 'fcmp' 'tmp_27' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [2/2] (1.64ns)   --->   "%tmp_29 = fcmp oge float %data_5_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 26 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [2/2] (1.64ns)   --->   "%tmp_31 = fcmp oge float %data_6_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 27 'fcmp' 'tmp_31' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [2/2] (1.64ns)   --->   "%tmp_33 = fcmp oge float %data_7_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 28 'fcmp' 'tmp_33' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [2/2] (1.64ns)   --->   "%tmp_35 = fcmp oge float %data_8_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 29 'fcmp' 'tmp_35' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [2/2] (1.64ns)   --->   "%tmp_37 = fcmp oge float %data_9_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 30 'fcmp' 'tmp_37' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln776 = bitcast float %data_0_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 31 'bitcast' 'bitcast_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 32 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln776 = trunc i32 %bitcast_ln776 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 33 'trunc' 'trunc_ln776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.58ns)   --->   "%icmp_ln776 = icmp ne i8 %tmp_s, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 34 'icmp' 'icmp_ln776' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.75ns)   --->   "%icmp_ln776_16 = icmp eq i23 %trunc_ln776, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 35 'icmp' 'icmp_ln776_16' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln776)   --->   "%or_ln776 = or i1 %icmp_ln776_16, %icmp_ln776" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 36 'or' 'or_ln776' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (1.64ns)   --->   "%tmp_19 = fcmp oge float %data_0_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 37 'fcmp' 'tmp_19' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776 = and i1 %or_ln776, %tmp_19" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 38 'and' 'and_ln776' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %and_ln776, label %0, label %1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [3/3] (4.08ns)   --->   "%tmp_5 = fmul float %data_0_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 40 'fmul' 'tmp_5' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [3/3] (4.08ns)   --->   "%tmp_8 = fmul float %data_0_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 41 'fmul' 'tmp_8' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln776_8 = bitcast float %data_1_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 42 'bitcast' 'bitcast_ln776_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_8, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 43 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln776_8 = trunc i32 %bitcast_ln776_8 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 44 'trunc' 'trunc_ln776_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.58ns)   --->   "%icmp_ln776_17 = icmp ne i8 %tmp_20, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 45 'icmp' 'icmp_ln776_17' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.75ns)   --->   "%icmp_ln776_18 = icmp eq i23 %trunc_ln776_8, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 46 'icmp' 'icmp_ln776_18' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_8)   --->   "%or_ln776_8 = or i1 %icmp_ln776_18, %icmp_ln776_17" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 47 'or' 'or_ln776_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/2] (1.64ns)   --->   "%tmp_21 = fcmp oge float %data_1_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 48 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_8 = and i1 %or_ln776_8, %tmp_21" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 49 'and' 'and_ln776_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %and_ln776_8, label %2, label %4" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (4.08ns)   --->   "%tmp_5_1 = fmul float %data_1_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 51 'fmul' 'tmp_5_1' <Predicate = (!and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [3/3] (4.08ns)   --->   "%tmp_8_1 = fmul float %data_1_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 52 'fmul' 'tmp_8_1' <Predicate = (and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln776_9 = bitcast float %data_2_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 53 'bitcast' 'bitcast_ln776_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_9, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 54 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln776_9 = trunc i32 %bitcast_ln776_9 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 55 'trunc' 'trunc_ln776_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.58ns)   --->   "%icmp_ln776_19 = icmp ne i8 %tmp_22, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 56 'icmp' 'icmp_ln776_19' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.75ns)   --->   "%icmp_ln776_20 = icmp eq i23 %trunc_ln776_9, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 57 'icmp' 'icmp_ln776_20' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_9)   --->   "%or_ln776_9 = or i1 %icmp_ln776_20, %icmp_ln776_19" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 58 'or' 'or_ln776_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/2] (1.64ns)   --->   "%tmp_23 = fcmp oge float %data_2_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 59 'fcmp' 'tmp_23' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_9 = and i1 %or_ln776_9, %tmp_23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 60 'and' 'and_ln776_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %and_ln776_9, label %5, label %7" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [3/3] (4.08ns)   --->   "%tmp_5_2 = fmul float %data_2_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 62 'fmul' 'tmp_5_2' <Predicate = (!and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [3/3] (4.08ns)   --->   "%tmp_8_2 = fmul float %data_2_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 63 'fmul' 'tmp_8_2' <Predicate = (and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln776_10 = bitcast float %data_3_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 64 'bitcast' 'bitcast_ln776_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_10, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 65 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln776_10 = trunc i32 %bitcast_ln776_10 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 66 'trunc' 'trunc_ln776_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.58ns)   --->   "%icmp_ln776_21 = icmp ne i8 %tmp_24, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 67 'icmp' 'icmp_ln776_21' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.75ns)   --->   "%icmp_ln776_22 = icmp eq i23 %trunc_ln776_10, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 68 'icmp' 'icmp_ln776_22' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_10)   --->   "%or_ln776_10 = or i1 %icmp_ln776_22, %icmp_ln776_21" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 69 'or' 'or_ln776_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/2] (1.64ns)   --->   "%tmp_25 = fcmp oge float %data_3_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 70 'fcmp' 'tmp_25' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_10 = and i1 %or_ln776_10, %tmp_25" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 71 'and' 'and_ln776_10' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %and_ln776_10, label %8, label %10" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [3/3] (4.08ns)   --->   "%tmp_5_3 = fmul float %data_3_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 73 'fmul' 'tmp_5_3' <Predicate = (!and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [3/3] (4.08ns)   --->   "%tmp_8_3 = fmul float %data_3_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 74 'fmul' 'tmp_8_3' <Predicate = (and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln776_11 = bitcast float %data_4_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 75 'bitcast' 'bitcast_ln776_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_11, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 76 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln776_11 = trunc i32 %bitcast_ln776_11 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 77 'trunc' 'trunc_ln776_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.58ns)   --->   "%icmp_ln776_23 = icmp ne i8 %tmp_26, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 78 'icmp' 'icmp_ln776_23' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.75ns)   --->   "%icmp_ln776_24 = icmp eq i23 %trunc_ln776_11, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 79 'icmp' 'icmp_ln776_24' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_11)   --->   "%or_ln776_11 = or i1 %icmp_ln776_24, %icmp_ln776_23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 80 'or' 'or_ln776_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (1.64ns)   --->   "%tmp_27 = fcmp oge float %data_4_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 81 'fcmp' 'tmp_27' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_11 = and i1 %or_ln776_11, %tmp_27" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 82 'and' 'and_ln776_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %and_ln776_11, label %11, label %13" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [3/3] (4.08ns)   --->   "%tmp_5_4 = fmul float %data_4_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 84 'fmul' 'tmp_5_4' <Predicate = (!and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [3/3] (4.08ns)   --->   "%tmp_8_4 = fmul float %data_4_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 85 'fmul' 'tmp_8_4' <Predicate = (and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln776_12 = bitcast float %data_5_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 86 'bitcast' 'bitcast_ln776_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_12, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 87 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln776_12 = trunc i32 %bitcast_ln776_12 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 88 'trunc' 'trunc_ln776_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.58ns)   --->   "%icmp_ln776_25 = icmp ne i8 %tmp_28, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 89 'icmp' 'icmp_ln776_25' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.75ns)   --->   "%icmp_ln776_26 = icmp eq i23 %trunc_ln776_12, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 90 'icmp' 'icmp_ln776_26' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_12)   --->   "%or_ln776_12 = or i1 %icmp_ln776_26, %icmp_ln776_25" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 91 'or' 'or_ln776_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (1.64ns)   --->   "%tmp_29 = fcmp oge float %data_5_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 92 'fcmp' 'tmp_29' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_12 = and i1 %or_ln776_12, %tmp_29" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 93 'and' 'and_ln776_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %and_ln776_12, label %14, label %16" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [3/3] (4.08ns)   --->   "%tmp_5_5 = fmul float %data_5_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 95 'fmul' 'tmp_5_5' <Predicate = (!and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [3/3] (4.08ns)   --->   "%tmp_8_5 = fmul float %data_5_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 96 'fmul' 'tmp_8_5' <Predicate = (and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln776_13 = bitcast float %data_6_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 97 'bitcast' 'bitcast_ln776_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_13, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 98 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln776_13 = trunc i32 %bitcast_ln776_13 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 99 'trunc' 'trunc_ln776_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.58ns)   --->   "%icmp_ln776_27 = icmp ne i8 %tmp_30, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 100 'icmp' 'icmp_ln776_27' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.75ns)   --->   "%icmp_ln776_28 = icmp eq i23 %trunc_ln776_13, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 101 'icmp' 'icmp_ln776_28' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_13)   --->   "%or_ln776_13 = or i1 %icmp_ln776_28, %icmp_ln776_27" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 102 'or' 'or_ln776_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] (1.64ns)   --->   "%tmp_31 = fcmp oge float %data_6_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 103 'fcmp' 'tmp_31' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_13 = and i1 %or_ln776_13, %tmp_31" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 104 'and' 'and_ln776_13' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %and_ln776_13, label %17, label %19" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [3/3] (4.08ns)   --->   "%tmp_5_6 = fmul float %data_6_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 106 'fmul' 'tmp_5_6' <Predicate = (!and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [3/3] (4.08ns)   --->   "%tmp_8_6 = fmul float %data_6_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 107 'fmul' 'tmp_8_6' <Predicate = (and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln776_14 = bitcast float %data_7_read_2 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 108 'bitcast' 'bitcast_ln776_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_14, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 109 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln776_14 = trunc i32 %bitcast_ln776_14 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 110 'trunc' 'trunc_ln776_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.58ns)   --->   "%icmp_ln776_29 = icmp ne i8 %tmp_32, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 111 'icmp' 'icmp_ln776_29' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.75ns)   --->   "%icmp_ln776_30 = icmp eq i23 %trunc_ln776_14, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 112 'icmp' 'icmp_ln776_30' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_14)   --->   "%or_ln776_14 = or i1 %icmp_ln776_30, %icmp_ln776_29" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 113 'or' 'or_ln776_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/2] (1.64ns)   --->   "%tmp_33 = fcmp oge float %data_7_read_2, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 114 'fcmp' 'tmp_33' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_14 = and i1 %or_ln776_14, %tmp_33" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 115 'and' 'and_ln776_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %and_ln776_14, label %20, label %22" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [3/3] (4.08ns)   --->   "%tmp_5_7 = fmul float %data_7_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 117 'fmul' 'tmp_5_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [3/3] (4.08ns)   --->   "%tmp_8_7 = fmul float %data_7_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 118 'fmul' 'tmp_8_7' <Predicate = (and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln776_15 = bitcast float %data_8_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 119 'bitcast' 'bitcast_ln776_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_15, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 120 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln776_15 = trunc i32 %bitcast_ln776_15 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 121 'trunc' 'trunc_ln776_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.58ns)   --->   "%icmp_ln776_31 = icmp ne i8 %tmp_34, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 122 'icmp' 'icmp_ln776_31' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.75ns)   --->   "%icmp_ln776_32 = icmp eq i23 %trunc_ln776_15, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 123 'icmp' 'icmp_ln776_32' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_15)   --->   "%or_ln776_15 = or i1 %icmp_ln776_32, %icmp_ln776_31" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 124 'or' 'or_ln776_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/2] (1.64ns)   --->   "%tmp_35 = fcmp oge float %data_8_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 125 'fcmp' 'tmp_35' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_15 = and i1 %or_ln776_15, %tmp_35" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 126 'and' 'and_ln776_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %and_ln776_15, label %23, label %25" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [3/3] (4.08ns)   --->   "%tmp_5_8 = fmul float %data_8_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 128 'fmul' 'tmp_5_8' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [3/3] (4.08ns)   --->   "%tmp_8_8 = fmul float %data_8_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 129 'fmul' 'tmp_8_8' <Predicate = (and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln776_16 = bitcast float %data_9_read_1 to i32" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 130 'bitcast' 'bitcast_ln776_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln776_16, i32 23, i32 30)" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 131 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln776_16 = trunc i32 %bitcast_ln776_16 to i23" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 132 'trunc' 'trunc_ln776_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.58ns)   --->   "%icmp_ln776_33 = icmp ne i8 %tmp_36, -1" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 133 'icmp' 'icmp_ln776_33' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.75ns)   --->   "%icmp_ln776_34 = icmp eq i23 %trunc_ln776_16, 0" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 134 'icmp' 'icmp_ln776_34' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln776_16)   --->   "%or_ln776_16 = or i1 %icmp_ln776_34, %icmp_ln776_33" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 135 'or' 'or_ln776_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/2] (1.64ns)   --->   "%tmp_37 = fcmp oge float %data_9_read_1, 0.000000e+00" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 136 'fcmp' 'tmp_37' <Predicate = true> <Delay = 1.64> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln776_16 = and i1 %or_ln776_16, %tmp_37" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 137 'and' 'and_ln776_16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %and_ln776_16, label %26, label %28" [../../nnet_utils/nnet_activation.h:776]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [3/3] (4.08ns)   --->   "%tmp_5_9 = fmul float %data_9_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 139 'fmul' 'tmp_5_9' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [3/3] (4.08ns)   --->   "%tmp_8_9 = fmul float %data_9_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 140 'fmul' 'tmp_8_9' <Predicate = (and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 141 [2/3] (4.08ns)   --->   "%tmp_5 = fmul float %data_0_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 141 'fmul' 'tmp_5' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [2/3] (4.08ns)   --->   "%tmp_8 = fmul float %data_0_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 142 'fmul' 'tmp_8' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [2/3] (4.08ns)   --->   "%tmp_5_1 = fmul float %data_1_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 143 'fmul' 'tmp_5_1' <Predicate = (!and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [2/3] (4.08ns)   --->   "%tmp_8_1 = fmul float %data_1_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 144 'fmul' 'tmp_8_1' <Predicate = (and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [2/3] (4.08ns)   --->   "%tmp_5_2 = fmul float %data_2_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 145 'fmul' 'tmp_5_2' <Predicate = (!and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [2/3] (4.08ns)   --->   "%tmp_8_2 = fmul float %data_2_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 146 'fmul' 'tmp_8_2' <Predicate = (and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [2/3] (4.08ns)   --->   "%tmp_5_3 = fmul float %data_3_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 147 'fmul' 'tmp_5_3' <Predicate = (!and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [2/3] (4.08ns)   --->   "%tmp_8_3 = fmul float %data_3_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 148 'fmul' 'tmp_8_3' <Predicate = (and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [2/3] (4.08ns)   --->   "%tmp_5_4 = fmul float %data_4_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 149 'fmul' 'tmp_5_4' <Predicate = (!and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [2/3] (4.08ns)   --->   "%tmp_8_4 = fmul float %data_4_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 150 'fmul' 'tmp_8_4' <Predicate = (and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [2/3] (4.08ns)   --->   "%tmp_5_5 = fmul float %data_5_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 151 'fmul' 'tmp_5_5' <Predicate = (!and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [2/3] (4.08ns)   --->   "%tmp_8_5 = fmul float %data_5_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 152 'fmul' 'tmp_8_5' <Predicate = (and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [2/3] (4.08ns)   --->   "%tmp_5_6 = fmul float %data_6_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 153 'fmul' 'tmp_5_6' <Predicate = (!and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [2/3] (4.08ns)   --->   "%tmp_8_6 = fmul float %data_6_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 154 'fmul' 'tmp_8_6' <Predicate = (and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [2/3] (4.08ns)   --->   "%tmp_5_7 = fmul float %data_7_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 155 'fmul' 'tmp_5_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [2/3] (4.08ns)   --->   "%tmp_8_7 = fmul float %data_7_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 156 'fmul' 'tmp_8_7' <Predicate = (and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [2/3] (4.08ns)   --->   "%tmp_5_8 = fmul float %data_8_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 157 'fmul' 'tmp_5_8' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [2/3] (4.08ns)   --->   "%tmp_8_8 = fmul float %data_8_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 158 'fmul' 'tmp_8_8' <Predicate = (and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [2/3] (4.08ns)   --->   "%tmp_5_9 = fmul float %data_9_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 159 'fmul' 'tmp_5_9' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [2/3] (4.08ns)   --->   "%tmp_8_9 = fmul float %data_9_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 160 'fmul' 'tmp_8_9' <Predicate = (and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.08>
ST_4 : Operation 161 [1/3] (4.08ns)   --->   "%tmp_5 = fmul float %data_0_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 161 'fmul' 'tmp_5' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/3] (4.08ns)   --->   "%tmp_8 = fmul float %data_0_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 162 'fmul' 'tmp_8' <Predicate = (and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/3] (4.08ns)   --->   "%tmp_5_1 = fmul float %data_1_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 163 'fmul' 'tmp_5_1' <Predicate = (!and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/3] (4.08ns)   --->   "%tmp_8_1 = fmul float %data_1_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 164 'fmul' 'tmp_8_1' <Predicate = (and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/3] (4.08ns)   --->   "%tmp_5_2 = fmul float %data_2_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 165 'fmul' 'tmp_5_2' <Predicate = (!and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/3] (4.08ns)   --->   "%tmp_8_2 = fmul float %data_2_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 166 'fmul' 'tmp_8_2' <Predicate = (and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/3] (4.08ns)   --->   "%tmp_5_3 = fmul float %data_3_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 167 'fmul' 'tmp_5_3' <Predicate = (!and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/3] (4.08ns)   --->   "%tmp_8_3 = fmul float %data_3_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 168 'fmul' 'tmp_8_3' <Predicate = (and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/3] (4.08ns)   --->   "%tmp_5_4 = fmul float %data_4_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 169 'fmul' 'tmp_5_4' <Predicate = (!and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/3] (4.08ns)   --->   "%tmp_8_4 = fmul float %data_4_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 170 'fmul' 'tmp_8_4' <Predicate = (and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/3] (4.08ns)   --->   "%tmp_5_5 = fmul float %data_5_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 171 'fmul' 'tmp_5_5' <Predicate = (!and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/3] (4.08ns)   --->   "%tmp_8_5 = fmul float %data_5_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 172 'fmul' 'tmp_8_5' <Predicate = (and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/3] (4.08ns)   --->   "%tmp_5_6 = fmul float %data_6_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 173 'fmul' 'tmp_5_6' <Predicate = (!and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/3] (4.08ns)   --->   "%tmp_8_6 = fmul float %data_6_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 174 'fmul' 'tmp_8_6' <Predicate = (and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/3] (4.08ns)   --->   "%tmp_5_7 = fmul float %data_7_read_2, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 175 'fmul' 'tmp_5_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/3] (4.08ns)   --->   "%tmp_8_7 = fmul float %data_7_read_2, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 176 'fmul' 'tmp_8_7' <Predicate = (and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/3] (4.08ns)   --->   "%tmp_5_8 = fmul float %data_8_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 177 'fmul' 'tmp_5_8' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/3] (4.08ns)   --->   "%tmp_8_8 = fmul float %data_8_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 178 'fmul' 'tmp_8_8' <Predicate = (and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/3] (4.08ns)   --->   "%tmp_5_9 = fmul float %data_9_read_1, 1.024000e+03" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 179 'fmul' 'tmp_5_9' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/3] (4.08ns)   --->   "%tmp_8_9 = fmul float %data_9_read_1, 0x3FF0CFABE0000000" [../../nnet_utils/nnet_activation.h:777]   --->   Operation 180 'fmul' 'tmp_8_9' <Predicate = (and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 181 [3/3] (4.08ns)   --->   "%tmp_6 = fmul float %tmp_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 181 'fmul' 'tmp_6' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [3/3] (4.08ns)   --->   "%tmp_6_1 = fmul float %tmp_5_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 182 'fmul' 'tmp_6_1' <Predicate = (!and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [3/3] (4.08ns)   --->   "%tmp_6_2 = fmul float %tmp_5_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 183 'fmul' 'tmp_6_2' <Predicate = (!and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [3/3] (4.08ns)   --->   "%tmp_6_3 = fmul float %tmp_5_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 184 'fmul' 'tmp_6_3' <Predicate = (!and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [3/3] (4.08ns)   --->   "%tmp_6_4 = fmul float %tmp_5_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 185 'fmul' 'tmp_6_4' <Predicate = (!and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [3/3] (4.08ns)   --->   "%tmp_6_5 = fmul float %tmp_5_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 186 'fmul' 'tmp_6_5' <Predicate = (!and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [3/3] (4.08ns)   --->   "%tmp_6_6 = fmul float %tmp_5_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 187 'fmul' 'tmp_6_6' <Predicate = (!and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [3/3] (4.08ns)   --->   "%tmp_6_7 = fmul float %tmp_5_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 188 'fmul' 'tmp_6_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [3/3] (4.08ns)   --->   "%tmp_6_8 = fmul float %tmp_5_8, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 189 'fmul' 'tmp_6_8' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [3/3] (4.08ns)   --->   "%tmp_6_9 = fmul float %tmp_5_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 190 'fmul' 'tmp_6_9' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 191 [2/3] (4.08ns)   --->   "%tmp_6 = fmul float %tmp_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 191 'fmul' 'tmp_6' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [2/3] (4.08ns)   --->   "%tmp_6_1 = fmul float %tmp_5_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 192 'fmul' 'tmp_6_1' <Predicate = (!and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [2/3] (4.08ns)   --->   "%tmp_6_2 = fmul float %tmp_5_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 193 'fmul' 'tmp_6_2' <Predicate = (!and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [2/3] (4.08ns)   --->   "%tmp_6_3 = fmul float %tmp_5_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 194 'fmul' 'tmp_6_3' <Predicate = (!and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [2/3] (4.08ns)   --->   "%tmp_6_4 = fmul float %tmp_5_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 195 'fmul' 'tmp_6_4' <Predicate = (!and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [2/3] (4.08ns)   --->   "%tmp_6_5 = fmul float %tmp_5_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 196 'fmul' 'tmp_6_5' <Predicate = (!and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [2/3] (4.08ns)   --->   "%tmp_6_6 = fmul float %tmp_5_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 197 'fmul' 'tmp_6_6' <Predicate = (!and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [2/3] (4.08ns)   --->   "%tmp_6_7 = fmul float %tmp_5_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 198 'fmul' 'tmp_6_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [2/3] (4.08ns)   --->   "%tmp_6_8 = fmul float %tmp_5_8, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 199 'fmul' 'tmp_6_8' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [2/3] (4.08ns)   --->   "%tmp_6_9 = fmul float %tmp_5_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 200 'fmul' 'tmp_6_9' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 201 [1/3] (4.08ns)   --->   "%tmp_6 = fmul float %tmp_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 201 'fmul' 'tmp_6' <Predicate = (!and_ln776)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/3] (4.08ns)   --->   "%tmp_6_1 = fmul float %tmp_5_1, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 202 'fmul' 'tmp_6_1' <Predicate = (!and_ln776_8)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/3] (4.08ns)   --->   "%tmp_6_2 = fmul float %tmp_5_2, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 203 'fmul' 'tmp_6_2' <Predicate = (!and_ln776_9)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/3] (4.08ns)   --->   "%tmp_6_3 = fmul float %tmp_5_3, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 204 'fmul' 'tmp_6_3' <Predicate = (!and_ln776_10)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [1/3] (4.08ns)   --->   "%tmp_6_4 = fmul float %tmp_5_4, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 205 'fmul' 'tmp_6_4' <Predicate = (!and_ln776_11)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/3] (4.08ns)   --->   "%tmp_6_5 = fmul float %tmp_5_5, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 206 'fmul' 'tmp_6_5' <Predicate = (!and_ln776_12)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/3] (4.08ns)   --->   "%tmp_6_6 = fmul float %tmp_5_6, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 207 'fmul' 'tmp_6_6' <Predicate = (!and_ln776_13)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/3] (4.08ns)   --->   "%tmp_6_7 = fmul float %tmp_5_7, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 208 'fmul' 'tmp_6_7' <Predicate = (!and_ln776_14)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/3] (4.08ns)   --->   "%tmp_6_8 = fmul float %tmp_5_8, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 209 'fmul' 'tmp_6_8' <Predicate = (!and_ln776_15)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/3] (4.08ns)   --->   "%tmp_6_9 = fmul float %tmp_5_9, -1.250000e-01" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 210 'fmul' 'tmp_6_9' <Predicate = (!and_ln776_16)> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.78>
ST_8 : Operation 211 [1/1] (2.73ns)   --->   "%index = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 211 'call' 'index' <Predicate = (!and_ln776)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln780 = trunc i32 %index to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 212 'trunc' 'trunc_ln780' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_38 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 213 'partselect' 'tmp_38' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.74ns)   --->   "%icmp_ln780 = icmp ne i22 %tmp_38, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 214 'icmp' 'icmp_ln780' <Predicate = (!and_ln776)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.30ns)   --->   "%select_ln780 = select i1 %icmp_ln780, i10 -1, i10 %trunc_ln780" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 215 'select' 'select_ln780' <Predicate = (!and_ln776)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (2.73ns)   --->   "%index_1 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_1)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 216 'call' 'index_1' <Predicate = (!and_ln776_8)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln780_8 = trunc i32 %index_1 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 217 'trunc' 'trunc_ln780_8' <Predicate = (!and_ln776_8)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_39 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_1, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 218 'partselect' 'tmp_39' <Predicate = (!and_ln776_8)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.74ns)   --->   "%icmp_ln780_8 = icmp ne i22 %tmp_39, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 219 'icmp' 'icmp_ln780_8' <Predicate = (!and_ln776_8)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.30ns)   --->   "%select_ln780_1 = select i1 %icmp_ln780_8, i10 -1, i10 %trunc_ln780_8" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 220 'select' 'select_ln780_1' <Predicate = (!and_ln776_8)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (2.73ns)   --->   "%index_2 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_2)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 221 'call' 'index_2' <Predicate = (!and_ln776_9)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln780_9 = trunc i32 %index_2 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 222 'trunc' 'trunc_ln780_9' <Predicate = (!and_ln776_9)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_40 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_2, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 223 'partselect' 'tmp_40' <Predicate = (!and_ln776_9)> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.74ns)   --->   "%icmp_ln780_9 = icmp ne i22 %tmp_40, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 224 'icmp' 'icmp_ln780_9' <Predicate = (!and_ln776_9)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.30ns)   --->   "%select_ln780_2 = select i1 %icmp_ln780_9, i10 -1, i10 %trunc_ln780_9" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 225 'select' 'select_ln780_2' <Predicate = (!and_ln776_9)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (2.73ns)   --->   "%index_3 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_3)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 226 'call' 'index_3' <Predicate = (!and_ln776_10)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln780_10 = trunc i32 %index_3 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 227 'trunc' 'trunc_ln780_10' <Predicate = (!and_ln776_10)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_41 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_3, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 228 'partselect' 'tmp_41' <Predicate = (!and_ln776_10)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.74ns)   --->   "%icmp_ln780_10 = icmp ne i22 %tmp_41, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 229 'icmp' 'icmp_ln780_10' <Predicate = (!and_ln776_10)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [1/1] (0.30ns)   --->   "%select_ln780_3 = select i1 %icmp_ln780_10, i10 -1, i10 %trunc_ln780_10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 230 'select' 'select_ln780_3' <Predicate = (!and_ln776_10)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (2.73ns)   --->   "%index_4 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_4)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 231 'call' 'index_4' <Predicate = (!and_ln776_11)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln780_11 = trunc i32 %index_4 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 232 'trunc' 'trunc_ln780_11' <Predicate = (!and_ln776_11)> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_42 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_4, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 233 'partselect' 'tmp_42' <Predicate = (!and_ln776_11)> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.74ns)   --->   "%icmp_ln780_11 = icmp ne i22 %tmp_42, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 234 'icmp' 'icmp_ln780_11' <Predicate = (!and_ln776_11)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.30ns)   --->   "%select_ln780_4 = select i1 %icmp_ln780_11, i10 -1, i10 %trunc_ln780_11" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 235 'select' 'select_ln780_4' <Predicate = (!and_ln776_11)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (2.73ns)   --->   "%index_5 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_5)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 236 'call' 'index_5' <Predicate = (!and_ln776_12)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln780_12 = trunc i32 %index_5 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 237 'trunc' 'trunc_ln780_12' <Predicate = (!and_ln776_12)> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_43 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_5, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 238 'partselect' 'tmp_43' <Predicate = (!and_ln776_12)> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.74ns)   --->   "%icmp_ln780_12 = icmp ne i22 %tmp_43, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 239 'icmp' 'icmp_ln780_12' <Predicate = (!and_ln776_12)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.30ns)   --->   "%select_ln780_5 = select i1 %icmp_ln780_12, i10 -1, i10 %trunc_ln780_12" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 240 'select' 'select_ln780_5' <Predicate = (!and_ln776_12)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (2.73ns)   --->   "%index_6 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_6)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 241 'call' 'index_6' <Predicate = (!and_ln776_13)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln780_13 = trunc i32 %index_6 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 242 'trunc' 'trunc_ln780_13' <Predicate = (!and_ln776_13)> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_44 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_6, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 243 'partselect' 'tmp_44' <Predicate = (!and_ln776_13)> <Delay = 0.00>
ST_8 : Operation 244 [1/1] (0.74ns)   --->   "%icmp_ln780_13 = icmp ne i22 %tmp_44, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 244 'icmp' 'icmp_ln780_13' <Predicate = (!and_ln776_13)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.30ns)   --->   "%select_ln780_6 = select i1 %icmp_ln780_13, i10 -1, i10 %trunc_ln780_13" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 245 'select' 'select_ln780_6' <Predicate = (!and_ln776_13)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 246 [1/1] (2.73ns)   --->   "%index_7 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_7)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 246 'call' 'index_7' <Predicate = (!and_ln776_14)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln780_14 = trunc i32 %index_7 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 247 'trunc' 'trunc_ln780_14' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_45 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_7, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 248 'partselect' 'tmp_45' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.74ns)   --->   "%icmp_ln780_14 = icmp ne i22 %tmp_45, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 249 'icmp' 'icmp_ln780_14' <Predicate = (!and_ln776_14)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.30ns)   --->   "%select_ln780_7 = select i1 %icmp_ln780_14, i10 -1, i10 %trunc_ln780_14" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 250 'select' 'select_ln780_7' <Predicate = (!and_ln776_14)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (2.73ns)   --->   "%index_8 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_8)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 251 'call' 'index_8' <Predicate = (!and_ln776_15)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln780_15 = trunc i32 %index_8 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 252 'trunc' 'trunc_ln780_15' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_46 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_8, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 253 'partselect' 'tmp_46' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.74ns)   --->   "%icmp_ln780_15 = icmp ne i22 %tmp_46, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 254 'icmp' 'icmp_ln780_15' <Predicate = (!and_ln776_15)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [1/1] (0.30ns)   --->   "%select_ln780_8 = select i1 %icmp_ln780_15, i10 -1, i10 %trunc_ln780_15" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 255 'select' 'select_ln780_8' <Predicate = (!and_ln776_15)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (2.73ns)   --->   "%index_9 = call fastcc i32 @__hls_fptosi_float_i32(float %tmp_6_9)" [../../nnet_utils/nnet_activation.h:779]   --->   Operation 256 'call' 'index_9' <Predicate = (!and_ln776_16)> <Delay = 2.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln780_16 = trunc i32 %index_9 to i10" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 257 'trunc' 'trunc_ln780_16' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_47 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %index_9, i32 10, i32 31)" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 258 'partselect' 'tmp_47' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.74ns)   --->   "%icmp_ln780_16 = icmp ne i22 %tmp_47, 0" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 259 'icmp' 'icmp_ln780_16' <Predicate = (!and_ln776_16)> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [1/1] (0.30ns)   --->   "%select_ln780_9 = select i1 %icmp_ln780_16, i10 -1, i10 %trunc_ln780_16" [../../nnet_utils/nnet_activation.h:780]   --->   Operation 260 'select' 'select_ln780_9' <Predicate = (!and_ln776_16)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln781 = zext i10 %select_ln780 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 261 'zext' 'zext_ln781' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%selu_table3_addr = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 262 'getelementptr' 'selu_table3_addr' <Predicate = (!and_ln776)> <Delay = 0.00>
ST_9 : Operation 263 [2/2] (1.15ns)   --->   "%selu_table3_load = load float* %selu_table3_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 263 'load' 'selu_table3_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 264 [1/1] (0.60ns)   --->   "br label %3" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 264 'br' <Predicate = (and_ln776)> <Delay = 0.60>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln781_8 = zext i10 %select_ln780_1 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 265 'zext' 'zext_ln781_8' <Predicate = (!and_ln776_8)> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%selu_table3_addr_1 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_8" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 266 'getelementptr' 'selu_table3_addr_1' <Predicate = (!and_ln776_8)> <Delay = 0.00>
ST_9 : Operation 267 [2/2] (1.15ns)   --->   "%selu_table3_load_1 = load float* %selu_table3_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 267 'load' 'selu_table3_load_1' <Predicate = (!and_ln776_8)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 268 [1/1] (0.60ns)   --->   "br label %6" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 268 'br' <Predicate = (and_ln776_8)> <Delay = 0.60>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln781_9 = zext i10 %select_ln780_2 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 269 'zext' 'zext_ln781_9' <Predicate = (!and_ln776_9)> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%selu_table3_addr_2 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_9" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 270 'getelementptr' 'selu_table3_addr_2' <Predicate = (!and_ln776_9)> <Delay = 0.00>
ST_9 : Operation 271 [2/2] (1.15ns)   --->   "%selu_table3_load_2 = load float* %selu_table3_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 271 'load' 'selu_table3_load_2' <Predicate = (!and_ln776_9)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 272 [1/1] (0.60ns)   --->   "br label %9" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 272 'br' <Predicate = (and_ln776_9)> <Delay = 0.60>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln781_10 = zext i10 %select_ln780_3 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 273 'zext' 'zext_ln781_10' <Predicate = (!and_ln776_10)> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "%selu_table3_addr_3 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_10" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 274 'getelementptr' 'selu_table3_addr_3' <Predicate = (!and_ln776_10)> <Delay = 0.00>
ST_9 : Operation 275 [2/2] (1.15ns)   --->   "%selu_table3_load_3 = load float* %selu_table3_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 275 'load' 'selu_table3_load_3' <Predicate = (!and_ln776_10)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 276 [1/1] (0.60ns)   --->   "br label %12" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 276 'br' <Predicate = (and_ln776_10)> <Delay = 0.60>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln781_11 = zext i10 %select_ln780_4 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 277 'zext' 'zext_ln781_11' <Predicate = (!and_ln776_11)> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%selu_table3_addr_4 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_11" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 278 'getelementptr' 'selu_table3_addr_4' <Predicate = (!and_ln776_11)> <Delay = 0.00>
ST_9 : Operation 279 [2/2] (1.15ns)   --->   "%selu_table3_load_4 = load float* %selu_table3_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 279 'load' 'selu_table3_load_4' <Predicate = (!and_ln776_11)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 280 [1/1] (0.60ns)   --->   "br label %15" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 280 'br' <Predicate = (and_ln776_11)> <Delay = 0.60>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln781_12 = zext i10 %select_ln780_5 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 281 'zext' 'zext_ln781_12' <Predicate = (!and_ln776_12)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%selu_table3_addr_5 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_12" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 282 'getelementptr' 'selu_table3_addr_5' <Predicate = (!and_ln776_12)> <Delay = 0.00>
ST_9 : Operation 283 [2/2] (1.15ns)   --->   "%selu_table3_load_5 = load float* %selu_table3_addr_5, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 283 'load' 'selu_table3_load_5' <Predicate = (!and_ln776_12)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 284 [1/1] (0.60ns)   --->   "br label %18" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 284 'br' <Predicate = (and_ln776_12)> <Delay = 0.60>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln781_13 = zext i10 %select_ln780_6 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 285 'zext' 'zext_ln781_13' <Predicate = (!and_ln776_13)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%selu_table3_addr_6 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_13" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 286 'getelementptr' 'selu_table3_addr_6' <Predicate = (!and_ln776_13)> <Delay = 0.00>
ST_9 : Operation 287 [2/2] (1.15ns)   --->   "%selu_table3_load_6 = load float* %selu_table3_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 287 'load' 'selu_table3_load_6' <Predicate = (!and_ln776_13)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 288 [1/1] (0.60ns)   --->   "br label %21" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 288 'br' <Predicate = (and_ln776_13)> <Delay = 0.60>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln781_14 = zext i10 %select_ln780_7 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 289 'zext' 'zext_ln781_14' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%selu_table3_addr_7 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_14" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 290 'getelementptr' 'selu_table3_addr_7' <Predicate = (!and_ln776_14)> <Delay = 0.00>
ST_9 : Operation 291 [2/2] (1.15ns)   --->   "%selu_table3_load_7 = load float* %selu_table3_addr_7, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 291 'load' 'selu_table3_load_7' <Predicate = (!and_ln776_14)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 292 [1/1] (0.60ns)   --->   "br label %24" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 292 'br' <Predicate = (and_ln776_14)> <Delay = 0.60>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln781_15 = zext i10 %select_ln780_8 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 293 'zext' 'zext_ln781_15' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%selu_table3_addr_8 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_15" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 294 'getelementptr' 'selu_table3_addr_8' <Predicate = (!and_ln776_15)> <Delay = 0.00>
ST_9 : Operation 295 [2/2] (1.15ns)   --->   "%selu_table3_load_8 = load float* %selu_table3_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 295 'load' 'selu_table3_load_8' <Predicate = (!and_ln776_15)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 296 [1/1] (0.60ns)   --->   "br label %27" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 296 'br' <Predicate = (and_ln776_15)> <Delay = 0.60>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln781_16 = zext i10 %select_ln780_9 to i64" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 297 'zext' 'zext_ln781_16' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%selu_table3_addr_9 = getelementptr inbounds [1024 x float]* @selu_table3, i64 0, i64 %zext_ln781_16" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 298 'getelementptr' 'selu_table3_addr_9' <Predicate = (!and_ln776_16)> <Delay = 0.00>
ST_9 : Operation 299 [2/2] (1.15ns)   --->   "%selu_table3_load_9 = load float* %selu_table3_addr_9, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 299 'load' 'selu_table3_load_9' <Predicate = (!and_ln776_16)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 300 [1/1] (0.60ns)   --->   "br label %29" [../../nnet_utils/nnet_activation.h:778]   --->   Operation 300 'br' <Predicate = (and_ln776_16)> <Delay = 0.60>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)" [../../nnet_utils/nnet_activation.h:764]   --->   Operation 301 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../../nnet_utils/nnet_activation.h:765]   --->   Operation 302 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp)" [../../nnet_utils/nnet_activation.h:766]   --->   Operation 303 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 304 [1/2] (1.15ns)   --->   "%selu_table3_load = load float* %selu_table3_addr, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 304 'load' 'selu_table3_load' <Predicate = (!and_ln776)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 305 [1/1] (0.60ns)   --->   "br label %3"   --->   Operation 305 'br' <Predicate = (!and_ln776)> <Delay = 0.60>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%res_0_write_assign = phi float [ %selu_table3_load, %1 ], [ %tmp_8, %0 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 306 'phi' 'res_0_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/2] (1.15ns)   --->   "%selu_table3_load_1 = load float* %selu_table3_addr_1, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 307 'load' 'selu_table3_load_1' <Predicate = (!and_ln776_8)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 308 [1/1] (0.60ns)   --->   "br label %6"   --->   Operation 308 'br' <Predicate = (!and_ln776_8)> <Delay = 0.60>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%res_1_write_assign = phi float [ %selu_table3_load_1, %4 ], [ %tmp_8_1, %2 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 309 'phi' 'res_1_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/2] (1.15ns)   --->   "%selu_table3_load_2 = load float* %selu_table3_addr_2, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 310 'load' 'selu_table3_load_2' <Predicate = (!and_ln776_9)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 311 [1/1] (0.60ns)   --->   "br label %9"   --->   Operation 311 'br' <Predicate = (!and_ln776_9)> <Delay = 0.60>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%res_2_write_assign = phi float [ %selu_table3_load_2, %7 ], [ %tmp_8_2, %5 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 312 'phi' 'res_2_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/2] (1.15ns)   --->   "%selu_table3_load_3 = load float* %selu_table3_addr_3, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 313 'load' 'selu_table3_load_3' <Predicate = (!and_ln776_10)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 314 [1/1] (0.60ns)   --->   "br label %12"   --->   Operation 314 'br' <Predicate = (!and_ln776_10)> <Delay = 0.60>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%res_3_write_assign = phi float [ %selu_table3_load_3, %10 ], [ %tmp_8_3, %8 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 315 'phi' 'res_3_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/2] (1.15ns)   --->   "%selu_table3_load_4 = load float* %selu_table3_addr_4, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 316 'load' 'selu_table3_load_4' <Predicate = (!and_ln776_11)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 317 [1/1] (0.60ns)   --->   "br label %15"   --->   Operation 317 'br' <Predicate = (!and_ln776_11)> <Delay = 0.60>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%res_4_write_assign = phi float [ %selu_table3_load_4, %13 ], [ %tmp_8_4, %11 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 318 'phi' 'res_4_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/2] (1.15ns)   --->   "%selu_table3_load_5 = load float* %selu_table3_addr_5, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 319 'load' 'selu_table3_load_5' <Predicate = (!and_ln776_12)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 320 [1/1] (0.60ns)   --->   "br label %18"   --->   Operation 320 'br' <Predicate = (!and_ln776_12)> <Delay = 0.60>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%res_5_write_assign = phi float [ %selu_table3_load_5, %16 ], [ %tmp_8_5, %14 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 321 'phi' 'res_5_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/2] (1.15ns)   --->   "%selu_table3_load_6 = load float* %selu_table3_addr_6, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 322 'load' 'selu_table3_load_6' <Predicate = (!and_ln776_13)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 323 [1/1] (0.60ns)   --->   "br label %21"   --->   Operation 323 'br' <Predicate = (!and_ln776_13)> <Delay = 0.60>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%res_6_write_assign = phi float [ %selu_table3_load_6, %19 ], [ %tmp_8_6, %17 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 324 'phi' 'res_6_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 325 [1/2] (1.15ns)   --->   "%selu_table3_load_7 = load float* %selu_table3_addr_7, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 325 'load' 'selu_table3_load_7' <Predicate = (!and_ln776_14)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 326 [1/1] (0.60ns)   --->   "br label %24"   --->   Operation 326 'br' <Predicate = (!and_ln776_14)> <Delay = 0.60>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%res_7_write_assign = phi float [ %selu_table3_load_7, %22 ], [ %tmp_8_7, %20 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 327 'phi' 'res_7_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/2] (1.15ns)   --->   "%selu_table3_load_8 = load float* %selu_table3_addr_8, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 328 'load' 'selu_table3_load_8' <Predicate = (!and_ln776_15)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 329 [1/1] (0.60ns)   --->   "br label %27"   --->   Operation 329 'br' <Predicate = (!and_ln776_15)> <Delay = 0.60>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%res_8_write_assign = phi float [ %selu_table3_load_8, %25 ], [ %tmp_8_8, %23 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 330 'phi' 'res_8_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/2] (1.15ns)   --->   "%selu_table3_load_9 = load float* %selu_table3_addr_9, align 4" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 331 'load' 'selu_table3_load_9' <Predicate = (!and_ln776_16)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 332 [1/1] (0.60ns)   --->   "br label %29"   --->   Operation 332 'br' <Predicate = (!and_ln776_16)> <Delay = 0.60>
ST_10 : Operation 333 [1/1] (0.00ns)   --->   "%res_9_write_assign = phi float [ %selu_table3_load_9, %28 ], [ %tmp_8_9, %26 ]" [../../nnet_utils/nnet_activation.h:781]   --->   Operation 333 'phi' 'res_9_write_assign' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 334 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float, float, float, float, float, float, float } undef, float %res_0_write_assign, 0" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 334 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv, float %res_1_write_assign, 1" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 335 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_1, float %res_2_write_assign, 2" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 336 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_2, float %res_3_write_assign, 3" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 337 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_3, float %res_4_write_assign, 4" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 338 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_4, float %res_5_write_assign, 5" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 339 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_5, float %res_6_write_assign, 6" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 340 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_6, float %res_7_write_assign, 7" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 341 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_7, float %res_8_write_assign, 8" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 342 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_8, float %res_9_write_assign, 9" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 343 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float, float } %mrv_9" [../../nnet_utils/nnet_activation.h:784]   --->   Operation 344 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	wire read on port 'data_9_read' (../../nnet_utils/nnet_activation.h:749) [13]  (0 ns)
	'fcmp' operation ('tmp_37', ../../nnet_utils/nnet_activation.h:776) [266]  (1.65 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ../../nnet_utils/nnet_activation.h:779) [36]  (4.08 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ../../nnet_utils/nnet_activation.h:779) [36]  (4.08 ns)

 <State 4>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', ../../nnet_utils/nnet_activation.h:779) [36]  (4.08 ns)

 <State 5>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', ../../nnet_utils/nnet_activation.h:779) [37]  (4.08 ns)

 <State 6>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', ../../nnet_utils/nnet_activation.h:779) [37]  (4.08 ns)

 <State 7>: 4.08ns
The critical path consists of the following:
	'fmul' operation ('tmp_6', ../../nnet_utils/nnet_activation.h:779) [37]  (4.08 ns)

 <State 8>: 3.78ns
The critical path consists of the following:
	'call' operation ('index', ../../nnet_utils/nnet_activation.h:779) to '__hls_fptosi_float_i32' [38]  (2.73 ns)
	'icmp' operation ('icmp_ln780', ../../nnet_utils/nnet_activation.h:780) [41]  (0.745 ns)
	'select' operation ('select_ln780', ../../nnet_utils/nnet_activation.h:780) [42]  (0.303 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('selu_table3_addr', ../../nnet_utils/nnet_activation.h:781) [44]  (0 ns)
	'load' operation ('selu_table3_load', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table3' [45]  (1.16 ns)

 <State 10>: 1.76ns
The critical path consists of the following:
	'load' operation ('selu_table3_load', ../../nnet_utils/nnet_activation.h:781) on array 'selu_table3' [45]  (1.16 ns)
	multiplexor before 'phi' operation ('res[0]', ../../nnet_utils/nnet_activation.h:781) with incoming values : ('selu_table3_load', ../../nnet_utils/nnet_activation.h:781) ('tmp_8', ../../nnet_utils/nnet_activation.h:777) [51]  (0.603 ns)
	'phi' operation ('res[0]', ../../nnet_utils/nnet_activation.h:781) with incoming values : ('selu_table3_load', ../../nnet_utils/nnet_activation.h:781) ('tmp_8', ../../nnet_utils/nnet_activation.h:777) [51]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
