Protel Design System Design Rule Check
PCB File : F:\Ñ§Ï°\°å×Ó\BC95+SIM¿¨\PCB_Project\BC95+SIM.PcbDoc
Date     : 2018/6/7
Time     : 17:15:20

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (2.851mil < 10mil) Between Text "VBAT" (3900mil,2770mil) on Top Overlay And Track (3535mil,2890mil)(3935mil,2890mil) on Top Overlay Silk Text to Silk Clearance [2.851mil]
Rule Violations :1

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (4391.181mil,2029.961mil) on Top Overlay And Pad D1-1(4382.323mil,2052.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4576.001mil,2074.653mil)(4621.299mil,2074.653mil) on Top Overlay And Pad R6-1(4599.001mil,2099.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4576.001mil,2074.653mil)(4576.001mil,2185.875mil) on Top Overlay And Pad R6-1(4599.001mil,2099.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4621.299mil,2074.653mil)(4621.299mil,2185.875mil) on Top Overlay And Pad R6-1(4599.001mil,2099.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4576.001mil,2185.875mil)(4621.299mil,2185.875mil) on Top Overlay And Pad R6-2(4598.661mil,2160.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4576.001mil,2074.653mil)(4576.001mil,2185.875mil) on Top Overlay And Pad R6-2(4598.661mil,2160.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4621.299mil,2074.653mil)(4621.299mil,2185.875mil) on Top Overlay And Pad R6-2(4598.661mil,2160.229mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4689.653mil,2133.701mil)(4689.653mil,2178.999mil) on Top Overlay And Pad R7-1(4714.999mil,2155.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4689.653mil,2133.701mil)(4800.875mil,2133.701mil) on Top Overlay And Pad R7-1(4714.999mil,2155.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4689.653mil,2178.999mil)(4800.875mil,2178.999mil) on Top Overlay And Pad R7-1(4714.999mil,2155.999mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4689.653mil,2133.701mil)(4800.875mil,2133.701mil) on Top Overlay And Pad R7-2(4775.229mil,2156.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4689.653mil,2178.999mil)(4800.875mil,2178.999mil) on Top Overlay And Pad R7-2(4775.229mil,2156.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4800.875mil,2133.701mil)(4800.875mil,2178.999mil) on Top Overlay And Pad R7-2(4775.229mil,2156.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4770.347mil,2421.001mil)(4770.347mil,2466.299mil) on Top Overlay And Pad R8-1(4745.001mil,2444.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4659.125mil,2421.001mil)(4770.347mil,2421.001mil) on Top Overlay And Pad R8-1(4745.001mil,2444.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4659.125mil,2466.299mil)(4770.347mil,2466.299mil) on Top Overlay And Pad R8-1(4745.001mil,2444.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4659.125mil,2421.001mil)(4659.125mil,2466.299mil) on Top Overlay And Pad R8-2(4684.771mil,2443.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4659.125mil,2421.001mil)(4770.347mil,2421.001mil) on Top Overlay And Pad R8-2(4684.771mil,2443.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4659.125mil,2466.299mil)(4770.347mil,2466.299mil) on Top Overlay And Pad R8-2(4684.771mil,2443.661mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4304.567mil,2028.976mil)(4304.567mil,2030.945mil) on Top Overlay And Pad D1-6(4297.677mil,2052.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4304.567mil,2028.976mil)(4375.433mil,2028.976mil) on Top Overlay And Pad D1-6(4297.677mil,2052.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4304.567mil,2149.055mil)(4304.567mil,2151.024mil) on Top Overlay And Pad D1-4(4297.677mil,2127.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4304.567mil,2151.024mil)(4375.433mil,2151.024mil) on Top Overlay And Pad D1-4(4297.677mil,2127.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4375.433mil,2149.055mil)(4375.433mil,2151.024mil) on Top Overlay And Pad D1-3(4382.323mil,2127.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4304.567mil,2151.024mil)(4375.433mil,2151.024mil) on Top Overlay And Pad D1-3(4382.323mil,2127.401mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (4375.433mil,2028.976mil)(4375.433mil,2030.945mil) on Top Overlay And Pad D1-1(4382.323mil,2052.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (4304.567mil,2028.976mil)(4375.433mil,2028.976mil) on Top Overlay And Pad D1-1(4382.323mil,2052.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Track (4775mil,2690mil)(4865mil,2690mil) on Top Overlay And Pad D2-1(4820mil,2735mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4785mil,1570mil)(4785mil,1770mil) on Top Overlay And Pad P2-1(4835mil,1720mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4885mil,1570mil)(4885mil,1770mil) on Top Overlay And Pad P2-1(4835mil,1720mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4785mil,1570mil)(4785mil,1770mil) on Top Overlay And Pad P2-2(4835mil,1620mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4885mil,1570mil)(4885mil,1770mil) on Top Overlay And Pad P2-2(4835mil,1620mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2890mil)(3935mil,2890mil) on Top Overlay And Pad P1-4(3585mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2990mil)(3935mil,2990mil) on Top Overlay And Pad P1-4(3585mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2890mil)(3935mil,2890mil) on Top Overlay And Pad P1-3(3685mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2990mil)(3935mil,2990mil) on Top Overlay And Pad P1-3(3685mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2890mil)(3935mil,2890mil) on Top Overlay And Pad P1-2(3785mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2990mil)(3935mil,2990mil) on Top Overlay And Pad P1-2(3785mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.788mil < 10mil) Between Text "VBAT" (3900mil,2770mil) on Top Overlay And Pad P1-1(3885mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [6.788mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2890mil)(3935mil,2890mil) on Top Overlay And Pad P1-1(3885mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3535mil,2990mil)(3935mil,2990mil) on Top Overlay And Pad P1-1(3885mil,2940mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3556.001mil,2194.125mil)(3556.001mil,2305.347mil) on Bottom Overlay And Pad C7-1(3579.001mil,2280.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3601.299mil,2194.125mil)(3601.299mil,2305.347mil) on Bottom Overlay And Pad C7-1(3579.001mil,2280.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3556.001mil,2305.347mil)(3601.299mil,2305.347mil) on Bottom Overlay And Pad C7-1(3579.001mil,2280.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3556.001mil,2194.125mil)(3556.001mil,2305.347mil) on Bottom Overlay And Pad C7-2(3578.661mil,2219.771mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3601.299mil,2194.125mil)(3601.299mil,2305.347mil) on Bottom Overlay And Pad C7-2(3578.661mil,2219.771mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3556.001mil,2194.125mil)(3601.299mil,2194.125mil) on Bottom Overlay And Pad C7-2(3578.661mil,2219.771mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3845.347mil,2473.701mil)(3845.347mil,2518.999mil) on Bottom Overlay And Pad C5-1(3820.001mil,2495.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3734.125mil,2473.701mil)(3845.347mil,2473.701mil) on Bottom Overlay And Pad C5-1(3820.001mil,2495.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3734.125mil,2518.999mil)(3845.347mil,2518.999mil) on Bottom Overlay And Pad C5-1(3820.001mil,2495.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3734.125mil,2473.701mil)(3734.125mil,2518.999mil) on Bottom Overlay And Pad C5-2(3759.771mil,2496.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3734.125mil,2473.701mil)(3845.347mil,2473.701mil) on Bottom Overlay And Pad C5-2(3759.771mil,2496.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3734.125mil,2518.999mil)(3845.347mil,2518.999mil) on Bottom Overlay And Pad C5-2(3759.771mil,2496.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3544.653mil,2421.001mil)(3544.653mil,2466.299mil) on Bottom Overlay And Pad C6-1(3569.999mil,2444.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3544.653mil,2421.001mil)(3655.875mil,2421.001mil) on Bottom Overlay And Pad C6-1(3569.999mil,2444.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3544.653mil,2466.299mil)(3655.875mil,2466.299mil) on Bottom Overlay And Pad C6-1(3569.999mil,2444.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3655.875mil,2421.001mil)(3655.875mil,2466.299mil) on Bottom Overlay And Pad C6-2(3630.229mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3544.653mil,2421.001mil)(3655.875mil,2421.001mil) on Bottom Overlay And Pad C6-2(3630.229mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3544.653mil,2466.299mil)(3655.875mil,2466.299mil) on Bottom Overlay And Pad C6-2(3630.229mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3699.653mil,2021.001mil)(3699.653mil,2066.299mil) on Bottom Overlay And Pad C4-1(3724.999mil,2044.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3699.653mil,2021.001mil)(3810.875mil,2021.001mil) on Bottom Overlay And Pad C4-1(3724.999mil,2044.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3699.653mil,2066.299mil)(3810.875mil,2066.299mil) on Bottom Overlay And Pad C4-1(3724.999mil,2044.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3810.875mil,2021.001mil)(3810.875mil,2066.299mil) on Bottom Overlay And Pad C4-2(3785.229mil,2043.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3699.653mil,2021.001mil)(3810.875mil,2021.001mil) on Bottom Overlay And Pad C4-2(3785.229mil,2043.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3699.653mil,2066.299mil)(3810.875mil,2066.299mil) on Bottom Overlay And Pad C4-2(3785.229mil,2043.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3684.653mil,2126.001mil)(3684.653mil,2171.299mil) on Bottom Overlay And Pad R5-1(3709.999mil,2149.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3684.653mil,2126.001mil)(3795.875mil,2126.001mil) on Bottom Overlay And Pad R5-1(3709.999mil,2149.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3684.653mil,2171.299mil)(3795.875mil,2171.299mil) on Bottom Overlay And Pad R5-1(3709.999mil,2149.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3795.875mil,2126.001mil)(3795.875mil,2171.299mil) on Bottom Overlay And Pad R5-2(3770.229mil,2148.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3684.653mil,2126.001mil)(3795.875mil,2126.001mil) on Bottom Overlay And Pad R5-2(3770.229mil,2148.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3684.653mil,2171.299mil)(3795.875mil,2171.299mil) on Bottom Overlay And Pad R5-2(3770.229mil,2148.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3684.653mil,2251.001mil)(3684.653mil,2296.299mil) on Bottom Overlay And Pad R4-1(3709.999mil,2274.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3684.653mil,2251.001mil)(3795.875mil,2251.001mil) on Bottom Overlay And Pad R4-1(3709.999mil,2274.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3684.653mil,2296.299mil)(3795.875mil,2296.299mil) on Bottom Overlay And Pad R4-1(3709.999mil,2274.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3795.875mil,2251.001mil)(3795.875mil,2296.299mil) on Bottom Overlay And Pad R4-2(3770.229mil,2273.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3684.653mil,2251.001mil)(3795.875mil,2251.001mil) on Bottom Overlay And Pad R4-2(3770.229mil,2273.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3684.653mil,2296.299mil)(3795.875mil,2296.299mil) on Bottom Overlay And Pad R4-2(3770.229mil,2273.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (3734.653mil,2346.001mil)(3734.653mil,2391.299mil) on Bottom Overlay And Pad R3-1(3759.999mil,2369.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (3734.653mil,2346.001mil)(3845.875mil,2346.001mil) on Bottom Overlay And Pad R3-1(3759.999mil,2369.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (3734.653mil,2391.299mil)(3845.875mil,2391.299mil) on Bottom Overlay And Pad R3-1(3759.999mil,2369.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (3845.875mil,2346.001mil)(3845.875mil,2391.299mil) on Bottom Overlay And Pad R3-2(3820.229mil,2368.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (3734.653mil,2346.001mil)(3845.875mil,2346.001mil) on Bottom Overlay And Pad R3-2(3820.229mil,2368.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (3734.653mil,2391.299mil)(3845.875mil,2391.299mil) on Bottom Overlay And Pad R3-2(3820.229mil,2368.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-54(4540mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-53(4496.693mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-52(4453.386mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-51(4410.079mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-50(4366.772mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-49(4268.346mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-48(4225.039mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-47(4181.732mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-46(4138.425mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-45(4095.118mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,2449.567mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-44(4051.811mil,2443.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-43(3904.173mil,2323.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-42(3904.173mil,2280.276mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-41(3904.173mil,2236.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-40(3904.173mil,2193.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-39(3904.173mil,2150.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-38(3904.173mil,2107.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-37(3904.173mil,2063.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-36(3904.173mil,2020.433mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-35(3904.173mil,1977.126mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-34(3904.173mil,1910.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-33(3904.173mil,1866.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-32(3904.173mil,1823.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-31(3904.173mil,1780.276mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-30(3904.173mil,1736.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-29(3904.173mil,1693.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898.268mil,1521mil)(3898.268mil,2449mil) on Bottom Overlay And Pad U1-28(3904.173mil,1650.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-27(4051.811mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-26(4095.118mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-25(4138.425mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-24(4181.732mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-23(4225.039mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-22(4268.346mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-21(4366.772mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-20(4410.079mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-19(4453.386mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-18(4496.693mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3898mil,1520.433mil)(4682mil,1520.433mil) on Bottom Overlay And Pad U1-17(4540mil,1526.339mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-16(4675.827mil,1650.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-15(4675.827mil,1693.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-14(4675.827mil,1736.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-13(4675.827mil,1780.276mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-12(4675.827mil,1823.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-11(4675.827mil,1866.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-10(4675.827mil,1910.197mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-9(4675.827mil,1977.126mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-8(4675.827mil,2020.433mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-7(4675.827mil,2063.74mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-6(4675.827mil,2107.047mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-5(4675.827mil,2150.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-4(4675.827mil,2193.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-3(4675.827mil,2236.968mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-2(4675.827mil,2280.276mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4681.732mil,1521mil)(4681.732mil,2449.567mil) on Bottom Overlay And Pad U1-1(4675.827mil,2323.583mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4793.999mil,1839.653mil)(4793.999mil,1950.875mil) on Bottom Overlay And Pad C1-1(4770.999mil,1864.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4748.701mil,1839.653mil)(4748.701mil,1950.875mil) on Bottom Overlay And Pad C1-1(4770.999mil,1864.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4748.701mil,1839.653mil)(4793.999mil,1839.653mil) on Bottom Overlay And Pad C1-1(4770.999mil,1864.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4748.701mil,1950.875mil)(4793.999mil,1950.875mil) on Bottom Overlay And Pad C1-2(4771.339mil,1925.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4793.999mil,1839.653mil)(4793.999mil,1950.875mil) on Bottom Overlay And Pad C1-2(4771.339mil,1925.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4748.701mil,1839.653mil)(4748.701mil,1950.875mil) on Bottom Overlay And Pad C1-2(4771.339mil,1925.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4873.999mil,1839.653mil)(4873.999mil,1950.875mil) on Bottom Overlay And Pad R1-1(4850.999mil,1864.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4828.701mil,1839.653mil)(4828.701mil,1950.875mil) on Bottom Overlay And Pad R1-1(4850.999mil,1864.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4828.701mil,1839.653mil)(4873.999mil,1839.653mil) on Bottom Overlay And Pad R1-1(4850.999mil,1864.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4828.701mil,1950.875mil)(4873.999mil,1950.875mil) on Bottom Overlay And Pad R1-2(4851.339mil,1925.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4873.999mil,1839.653mil)(4873.999mil,1950.875mil) on Bottom Overlay And Pad R1-2(4851.339mil,1925.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4828.701mil,1839.653mil)(4828.701mil,1950.875mil) on Bottom Overlay And Pad R1-2(4851.339mil,1925.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4452.886mil,2793.146mil)(4537.886mil,2793.146mil) on Bottom Overlay And Pad E1-1(4495mil,2782mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4536.854mil,2896.146mil)(4548mil,2885mil) on Bottom Overlay And Pad E1-4(4556mil,2846mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4548mil,2803.26mil)(4548mil,2885mil) on Bottom Overlay And Pad E1-4(4556mil,2846mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.307mil < 10mil) Between Track (4537.886mil,2793.146mil)(4548mil,2803.26mil) on Bottom Overlay And Pad E1-4(4556mil,2846mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4442mil,2885.26mil)(4452.886mil,2896.146mil) on Bottom Overlay And Pad E1-2(4434mil,2846mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.536mil < 10mil) Between Track (4442mil,2804.032mil)(4452.886mil,2793.146mil) on Bottom Overlay And Pad E1-2(4434mil,2846mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4442mil,2804.032mil)(4442mil,2885.26mil) on Bottom Overlay And Pad E1-2(4434mil,2846mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (4452.886mil,2896.146mil)(4536.854mil,2896.146mil) on Bottom Overlay And Pad Free-1(4495mil,2905mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4329.653mil,2696.001mil)(4329.653mil,2741.299mil) on Bottom Overlay And Pad C3-1(4354.999mil,2719.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4329.653mil,2696.001mil)(4440.875mil,2696.001mil) on Bottom Overlay And Pad C3-1(4354.999mil,2719.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4329.653mil,2741.299mil)(4440.875mil,2741.299mil) on Bottom Overlay And Pad C3-1(4354.999mil,2719.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4440.875mil,2696.001mil)(4440.875mil,2741.299mil) on Bottom Overlay And Pad C3-2(4415.229mil,2718.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4329.653mil,2696.001mil)(4440.875mil,2696.001mil) on Bottom Overlay And Pad C3-2(4415.229mil,2718.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4329.653mil,2741.299mil)(4440.875mil,2741.299mil) on Bottom Overlay And Pad C3-2(4415.229mil,2718.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4473.701mil,2569.653mil)(4473.701mil,2680.875mil) on Bottom Overlay And Pad R2-1(4495.999mil,2594.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4518.999mil,2569.653mil)(4518.999mil,2680.875mil) on Bottom Overlay And Pad R2-1(4495.999mil,2594.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4473.701mil,2569.653mil)(4518.999mil,2569.653mil) on Bottom Overlay And Pad R2-1(4495.999mil,2594.999mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4473.701mil,2569.653mil)(4473.701mil,2680.875mil) on Bottom Overlay And Pad R2-2(4496.339mil,2655.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4518.999mil,2569.653mil)(4518.999mil,2680.875mil) on Bottom Overlay And Pad R2-2(4496.339mil,2655.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4473.701mil,2680.875mil)(4518.999mil,2680.875mil) on Bottom Overlay And Pad R2-2(4496.339mil,2655.229mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.909mil < 10mil) Between Track (4329.653mil,2516.001mil)(4329.653mil,2561.299mil) on Bottom Overlay And Pad C2-1(4354.999mil,2539.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.909mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.063mil < 10mil) Between Track (4329.653mil,2516.001mil)(4440.875mil,2516.001mil) on Bottom Overlay And Pad C2-1(4354.999mil,2539.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.361mil < 10mil) Between Track (4329.653mil,2561.299mil)(4440.875mil,2561.299mil) on Bottom Overlay And Pad C2-1(4354.999mil,2539.001mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.361mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.209mil < 10mil) Between Track (4440.875mil,2516.001mil)(4440.875mil,2561.299mil) on Bottom Overlay And Pad C2-2(4415.229mil,2538.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.723mil < 10mil) Between Track (4329.653mil,2516.001mil)(4440.875mil,2516.001mil) on Bottom Overlay And Pad C2-2(4415.229mil,2538.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.701mil < 10mil) Between Track (4329.653mil,2561.299mil)(4440.875mil,2561.299mil) on Bottom Overlay And Pad C2-2(4415.229mil,2538.661mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.701mil]
Rule Violations :175

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.882mil < 10mil) Between Via (4830mil,2275mil) from Top Layer to Bottom Layer And Pad Q1-2(4782.402mil,2260.788mil) on Top Layer [Top Solder] Mask Sliver [9.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.25mil < 10mil) Between Via (4755mil,2305mil) from Top Layer to Bottom Layer And Pad Q1-2(4782.402mil,2260.788mil) on Top Layer [Top Solder] Mask Sliver [6.25mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.882mil < 10mil) Between Via (4830mil,2240mil) from Top Layer to Bottom Layer And Pad Q1-2(4782.402mil,2260.788mil) on Top Layer [Top Solder] Mask Sliver [9.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.715mil < 10mil) Between Via (3800mil,2625mil) from Top Layer to Bottom Layer And Pad Card1-6(3845mil,2544.252mil) on Top Layer [Top Solder] Mask Sliver [6.715mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.102mil < 10mil) Between Via (3960mil,1465mil) from Top Layer to Bottom Layer And Pad Card1-2(3945mil,1560mil) on Top Layer [Top Solder] Mask Sliver [6.102mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad D1-5(4297.677mil,2090.001mil) on Top Layer And Pad D1-6(4297.677mil,2052.599mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad D1-4(4297.677mil,2127.401mil) on Top Layer And Pad D1-5(4297.677mil,2090.001mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.747mil < 10mil) Between Pad D1-2(4382.323mil,2090.001mil) on Top Layer And Pad D1-3(4382.323mil,2127.401mil) on Top Layer [Top Solder] Mask Sliver [7.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad D1-1(4382.323mil,2052.598mil) on Top Layer And Pad D1-2(4382.323mil,2090.001mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.707mil < 10mil) Between Via (3615mil,2315mil) from Top Layer to Bottom Layer And Pad C7-1(3579.001mil,2280.001mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.707mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Via (4435mil,2215mil) from Top Layer to Bottom Layer And Pad U1-94(4390.394mil,2219.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.567mil < 10mil) Between Via (4330mil,2170mil) from Top Layer to Bottom Layer And Pad U1-93(4323.465mil,2219.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.992mil < 10mil) Between Via (4135mil,2200mil) from Top Layer to Bottom Layer And Pad U1-90(4122.677mil,2152.323mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.992mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.638mil < 10mil) Between Via (4170mil,1890mil) from Top Layer to Bottom Layer And Pad U1-86(4122.677mil,1884.606mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.638mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.921mil < 10mil) Between Via (4435mil,2275mil) from Top Layer to Bottom Layer And Pad U1-74(4390.394mil,2286.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.668mil < 10mil) Between Via (4430mil,2330mil) from Top Layer to Bottom Layer And Pad U1-74(4390.394mil,2286.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.668mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-53(4496.693mil,2443.661mil) on Bottom Layer And Pad U1-54(4540mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-52(4453.386mil,2443.661mil) on Bottom Layer And Pad U1-53(4496.693mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-51(4410.079mil,2443.661mil) on Bottom Layer And Pad U1-52(4453.386mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-50(4366.772mil,2443.661mil) on Bottom Layer And Pad U1-51(4410.079mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-48(4225.039mil,2443.661mil) on Bottom Layer And Pad U1-49(4268.346mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-47(4181.732mil,2443.661mil) on Bottom Layer And Pad U1-48(4225.039mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-46(4138.425mil,2443.661mil) on Bottom Layer And Pad U1-47(4181.732mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-45(4095.118mil,2443.661mil) on Bottom Layer And Pad U1-46(4138.425mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-44(4051.811mil,2443.661mil) on Bottom Layer And Pad U1-45(4095.118mil,2443.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-42(3904.173mil,2280.276mil) on Bottom Layer And Pad U1-43(3904.173mil,2323.583mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-41(3904.173mil,2236.968mil) on Bottom Layer And Pad U1-42(3904.173mil,2280.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-40(3904.173mil,2193.661mil) on Bottom Layer And Pad U1-41(3904.173mil,2236.968mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-39(3904.173mil,2150.354mil) on Bottom Layer And Pad U1-40(3904.173mil,2193.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-38(3904.173mil,2107.047mil) on Bottom Layer And Pad U1-39(3904.173mil,2150.354mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-37(3904.173mil,2063.74mil) on Bottom Layer And Pad U1-38(3904.173mil,2107.047mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-36(3904.173mil,2020.433mil) on Bottom Layer And Pad U1-37(3904.173mil,2063.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-35(3904.173mil,1977.126mil) on Bottom Layer And Pad U1-36(3904.173mil,2020.433mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.896mil < 10mil) Between Via (3835mil,1980mil) from Top Layer to Bottom Layer And Pad U1-35(3904.173mil,1977.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.896mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-33(3904.173mil,1866.89mil) on Bottom Layer And Pad U1-34(3904.173mil,1910.197mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.551mil < 10mil) Between Via (3840mil,1855mil) from Top Layer to Bottom Layer And Pad U1-33(3904.173mil,1866.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-32(3904.173mil,1823.583mil) on Bottom Layer And Pad U1-33(3904.173mil,1866.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-31(3904.173mil,1780.276mil) on Bottom Layer And Pad U1-32(3904.173mil,1823.583mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-30(3904.173mil,1736.968mil) on Bottom Layer And Pad U1-31(3904.173mil,1780.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.906mil < 10mil) Between Via (3835mil,1740mil) from Top Layer to Bottom Layer And Pad U1-30(3904.173mil,1736.968mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-29(3904.173mil,1693.661mil) on Bottom Layer And Pad U1-30(3904.173mil,1736.968mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-28(3904.173mil,1650.354mil) on Bottom Layer And Pad U1-29(3904.173mil,1693.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-26(4095.118mil,1526.339mil) on Bottom Layer And Pad U1-27(4051.811mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-25(4138.425mil,1526.339mil) on Bottom Layer And Pad U1-26(4095.118mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-24(4181.732mil,1526.339mil) on Bottom Layer And Pad U1-25(4138.425mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-23(4225.039mil,1526.339mil) on Bottom Layer And Pad U1-24(4181.732mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-22(4268.346mil,1526.339mil) on Bottom Layer And Pad U1-23(4225.039mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-20(4410.079mil,1526.339mil) on Bottom Layer And Pad U1-21(4366.772mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-19(4453.386mil,1526.339mil) on Bottom Layer And Pad U1-20(4410.079mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-18(4496.693mil,1526.339mil) on Bottom Layer And Pad U1-19(4453.386mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-17(4540mil,1526.339mil) on Bottom Layer And Pad U1-18(4496.693mil,1526.339mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-15(4675.827mil,1693.661mil) on Bottom Layer And Pad U1-16(4675.827mil,1650.354mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-14(4675.827mil,1736.968mil) on Bottom Layer And Pad U1-15(4675.827mil,1693.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-13(4675.827mil,1780.276mil) on Bottom Layer And Pad U1-14(4675.827mil,1736.968mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-12(4675.827mil,1823.583mil) on Bottom Layer And Pad U1-13(4675.827mil,1780.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-11(4675.827mil,1866.89mil) on Bottom Layer And Pad U1-12(4675.827mil,1823.583mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-10(4675.827mil,1910.197mil) on Bottom Layer And Pad U1-11(4675.827mil,1866.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-8(4675.827mil,2020.433mil) on Bottom Layer And Pad U1-9(4675.827mil,1977.126mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-7(4675.827mil,2063.74mil) on Bottom Layer And Pad U1-8(4675.827mil,2020.433mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-6(4675.827mil,2107.047mil) on Bottom Layer And Pad U1-7(4675.827mil,2063.74mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-5(4675.827mil,2150.354mil) on Bottom Layer And Pad U1-6(4675.827mil,2107.047mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-4(4675.827mil,2193.661mil) on Bottom Layer And Pad U1-5(4675.827mil,2150.354mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-3(4675.827mil,2236.968mil) on Bottom Layer And Pad U1-4(4675.827mil,2193.661mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-2(4675.827mil,2280.276mil) on Bottom Layer And Pad U1-3(4675.827mil,2236.968mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U1-1(4675.827mil,2323.583mil) on Bottom Layer And Pad U1-2(4675.827mil,2280.276mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (4830mil,2275mil) from Top Layer to Bottom Layer And Via (4830mil,2310mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4790mil,2310mil) from Top Layer to Bottom Layer And Via (4830mil,2310mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4875mil,2190mil) from Top Layer to Bottom Layer And Via (4835mil,2190mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.355mil < 10mil) Between Via (4245mil,2340mil) from Top Layer to Bottom Layer And Via (4240mil,2375mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.355mil] / [Bottom Solder] Mask Sliver [3.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.311mil < 10mil) Between Via (4145mil,2340mil) from Top Layer to Bottom Layer And Via (4165mil,2375mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.311mil] / [Bottom Solder] Mask Sliver [8.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.231mil < 10mil) Between Via (4550mil,1665mil) from Top Layer to Bottom Layer And Via (4540mil,1625mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.231mil] / [Bottom Solder] Mask Sliver [9.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.231mil < 10mil) Between Via (4870mil,1475mil) from Top Layer to Bottom Layer And Via (4830mil,1465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.231mil] / [Bottom Solder] Mask Sliver [9.231mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.051mil < 10mil) Between Via (4785mil,1795mil) from Top Layer to Bottom Layer And Via (4815mil,1820mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.051mil] / [Bottom Solder] Mask Sliver [7.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (4830mil,2275mil) from Top Layer to Bottom Layer And Via (4830mil,2240mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.311mil < 10mil) Between Via (4750mil,2210mil) from Top Layer to Bottom Layer And Via (4790mil,2205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.311mil] / [Bottom Solder] Mask Sliver [8.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.355mil < 10mil) Between Via (4790mil,2310mil) from Top Layer to Bottom Layer And Via (4755mil,2305mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.355mil] / [Bottom Solder] Mask Sliver [3.355mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.311mil < 10mil) Between Via (4335mil,2855mil) from Top Layer to Bottom Layer And Via (4330mil,2815mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.311mil] / [Bottom Solder] Mask Sliver [8.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.079mil < 10mil) Between Via (4345mil,2670mil) from Top Layer to Bottom Layer And Via (4360mil,2635mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.079mil] / [Bottom Solder] Mask Sliver [6.079mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (4135mil,2240mil) from Top Layer to Bottom Layer And Via (4135mil,2200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.311mil < 10mil) Between Via (4390mil,1805mil) from Top Layer to Bottom Layer And Via (4395mil,1845mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.311mil] / [Bottom Solder] Mask Sliver [8.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.311mil < 10mil) Between Via (4335mil,1620mil) from Top Layer to Bottom Layer And Via (4315mil,1585mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.311mil] / [Bottom Solder] Mask Sliver [8.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Via (3620mil,2005mil) from Top Layer to Bottom Layer And Via (3620mil,2040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil] / [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.486mil < 10mil) Between Via (3759.771mil,2599.771mil) from Top Layer to Bottom Layer And Via (3800mil,2625mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.486mil] / [Bottom Solder] Mask Sliver [9.486mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.051mil < 10mil) Between Via (3570mil,2745mil) from Top Layer to Bottom Layer And Via (3600mil,2720mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.051mil] / [Bottom Solder] Mask Sliver [7.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.311mil < 10mil) Between Via (3735mil,2775mil) from Top Layer to Bottom Layer And Via (3755mil,2810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.311mil] / [Bottom Solder] Mask Sliver [8.311mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.051mil < 10mil) Between Via (3730mil,2840mil) from Top Layer to Bottom Layer And Via (3755mil,2810mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.051mil] / [Bottom Solder] Mask Sliver [7.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8mil < 10mil) Between Via (3640mil,2855mil) from Top Layer to Bottom Layer And Via (3640mil,2815mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8mil] / [Bottom Solder] Mask Sliver [8mil]
Rule Violations :87

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0


Violations Detected : 263
Time Elapsed        : 00:00:01