{
    "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 106.8,
        "simulation_time(ms)": 54.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_for_pass_through_module_generated.blif",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 128.2,
        "simulation_time(ms)": 74.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 48,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 48,
        "Total Node": 57
    },
    "syntax/8_bit_for_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_module/no_arch",
        "generated_blif": "8_bit_for_pass_through_module_generated.blif",
        "max_rss(MiB)": 23.5,
        "exec_time(ms)": 90.6,
        "simulation_time(ms)": 80.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 48,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 48,
        "Total Node": 57
    },
    "syntax/8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through/no_arch",
        "generated_blif": "8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 60,
        "simulation_time(ms)": 50.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_for_pass_through_off_by_1_generated.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 103.5,
        "simulation_time(ms)": 50.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/8_bit_for_pass_through_off_by_1/no_arch": {
        "test_name": "syntax/8_bit_for_pass_through_off_by_1/no_arch",
        "generated_blif": "8_bit_for_pass_through_off_by_1_generated.blif",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 60.4,
        "simulation_time(ms)": 50.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/8_bit_pass_through_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "8_bit_pass_through_module_generated.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 130.4,
        "simulation_time(ms)": 77.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 48,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 48,
        "Total Node": 57
    },
    "syntax/8_bit_pass_through_module/no_arch": {
        "test_name": "syntax/8_bit_pass_through_module/no_arch",
        "generated_blif": "8_bit_pass_through_module_generated.blif",
        "max_rss(MiB)": 22.7,
        "exec_time(ms)": 89.8,
        "simulation_time(ms)": 80.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 48,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 48,
        "Total Node": 57
    },
    "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/and_primitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "and_primitive_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 43.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/and_primitive/no_arch": {
        "test_name": "syntax/and_primitive/no_arch",
        "generated_blif": "and_primitive_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag7_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag7_mod_log_generated.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 47.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 71.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_dag7_mod_log/no_arch": {
        "test_name": "syntax/bm_dag7_mod_log/no_arch",
        "generated_blif": "bm_dag7_mod_log_generated.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 71.4,
        "Pi": 6,
        "Po": 3,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_4_bit_updown_counter_generated.blif",
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 55.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 86.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 11,
        "latch": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 11,
        "Total Node": 19
    },
    "syntax/bm_DL_4_bit_updown_counter/no_arch": {
        "test_name": "syntax/bm_DL_4_bit_updown_counter/no_arch",
        "generated_blif": "bm_DL_4_bit_updown_counter_generated.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 6.9,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 86.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 14,
        "latch": 4,
        "Longest Path": 15,
        "Average Path": 5,
        "Estimated LUTs": 14,
        "Total Node": 19
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_generated.blif",
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 85.3,
        "simulation_time(ms)": 2.3,
        "test_coverage(%)": 66.2,
        "Pi": 65,
        "Po": 34,
        "logic element": 44,
        "Adder": 66,
        "generic logic size": 4,
        "Longest Path": 44,
        "Average Path": 5,
        "Estimated LUTs": 44,
        "Total Node": 110
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow/no_arch",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_generated.blif",
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 15.6,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 71.1,
        "Pi": 65,
        "Po": 34,
        "logic element": 170,
        "Longest Path": 43,
        "Average Path": 5,
        "Estimated LUTs": 170,
        "Total Node": 170
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified_generated.blif",
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 83.4,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 66.8,
        "Pi": 65,
        "Po": 34,
        "logic element": 37,
        "Adder": 68,
        "generic logic size": 4,
        "Longest Path": 41,
        "Average Path": 5,
        "Estimated LUTs": 37,
        "Total Node": 105
    },
    "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch": {
        "test_name": "syntax/bm_DL_nbit_adder_with_carryout_and_overflow_simplified/no_arch",
        "generated_blif": "bm_DL_nbit_adder_with_carryout_and_overflow_simplified_generated.blif",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 15,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 71.5,
        "Pi": 65,
        "Po": 34,
        "logic element": 167,
        "Longest Path": 40,
        "Average Path": 5,
        "Estimated LUTs": 167,
        "Total Node": 167
    },
    "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_DL_simple_fsm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_DL_simple_fsm_generated.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 39.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 30,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 34,
        "Total Node": 33
    },
    "syntax/bm_DL_simple_fsm/no_arch": {
        "test_name": "syntax/bm_DL_simple_fsm/no_arch",
        "generated_blif": "bm_DL_simple_fsm_generated.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 85,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 30,
        "latch": 2,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 30,
        "Total Node": 33
    },
    "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_jk_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_jk_rtl_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 45.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 92.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 17,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/bm_jk_rtl/no_arch": {
        "test_name": "syntax/bm_jk_rtl/no_arch",
        "generated_blif": "bm_jk_rtl_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 92.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 17,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 17,
        "Total Node": 19
    },
    "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_log_all/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_log_all_generated.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 70.5,
        "simulation_time(ms)": 11.6,
        "test_coverage(%)": 65.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 672,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 672,
        "Total Node": 672
    },
    "syntax/bm_log_all/no_arch": {
        "test_name": "syntax/bm_log_all/no_arch",
        "generated_blif": "bm_log_all_generated.blif",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 34.1,
        "simulation_time(ms)": 11.9,
        "test_coverage(%)": 65.7,
        "Pi": 64,
        "Po": 256,
        "logic element": 672,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 672,
        "Total Node": 672
    },
    "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_simple_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_simple_memory_generated.blif",
        "max_rss(MiB)": 36.6,
        "exec_time(ms)": 72,
        "simulation_time(ms)": 20.9,
        "test_coverage(%)": 100,
        "Pi": 7,
        "Po": 3,
        "logic element": 3,
        "Memory": 3,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 6
    },
    "syntax/bm_simple_memory/no_arch": {
        "test_name": "syntax/bm_simple_memory/no_arch",
        "generated_blif": "bm_simple_memory_generated.blif",
        "max_rss(MiB)": 15.7,
        "exec_time(ms)": 9.1,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 86.6,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 124,
        "latch": 24,
        "Longest Path": 11,
        "Average Path": 6,
        "Estimated LUTs": 124,
        "Total Node": 149
    },
    "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/both_ram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "both_ram_generated.blif",
        "max_rss(MiB)": 209.2,
        "exec_time(ms)": 629.8,
        "simulation_time(ms)": 527.6,
        "test_coverage(%)": 100,
        "Pi": 41,
        "Po": 40,
        "logic element": 40,
        "Memory": 24,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 64
    },
    "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/cf_fft_1024_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "cf_fft_1024_16_generated.blif",
        "max_rss(MiB)": 1892.8,
        "exec_time(ms)": 10453.8,
        "simulation_time(ms)": 5222.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 29898,
        "latch": 6371,
        "Adder": 1229,
        "Multiplier": 40,
        "generic logic size": 4,
        "Longest Path": 591,
        "Average Path": 8,
        "Estimated LUTs": 55097,
        "Total Node": 37539
    },
    "syntax/cf_fft_1024_16/no_arch": {
        "test_name": "syntax/cf_fft_1024_16/no_arch",
        "generated_blif": "cf_fft_1024_16_generated.blif",
        "max_rss(MiB)": 2011.2,
        "exec_time(ms)": 33441,
        "simulation_time(ms)": 17565.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 65,
        "logic element": 87350,
        "latch": 6371,
        "Longest Path": 1062,
        "Average Path": 8,
        "Estimated LUTs": 87350,
        "Total Node": 93722
    },
    "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/complex_post_for_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "complex_post_for_loop_generated.blif",
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 104.7,
        "simulation_time(ms)": 50.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/complex_post_for_loop/no_arch": {
        "test_name": "syntax/complex_post_for_loop/no_arch",
        "generated_blif": "complex_post_for_loop_generated.blif",
        "max_rss(MiB)": 19.1,
        "exec_time(ms)": 59.8,
        "simulation_time(ms)": 49.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/constant_module_inst/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "constant_module_inst_generated.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 64.8,
        "simulation_time(ms)": 23.7,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "syntax/constant_module_inst/no_arch": {
        "test_name": "syntax/constant_module_inst/no_arch",
        "generated_blif": "constant_module_inst_generated.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 15,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 93.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 4,
        "logic element": 176,
        "latch": 64,
        "Longest Path": 12,
        "Average Path": 6,
        "Estimated LUTs": 176,
        "Total Node": 241
    },
    "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/delay_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "delay_syntax_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 46.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "syntax/delay_syntax/no_arch": {
        "test_name": "syntax/delay_syntax/no_arch",
        "generated_blif": "delay_syntax_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 3,
        "latch": 3,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_f_systemC/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq_f_systemC_generated.blif",
        "max_rss(MiB)": 44.9,
        "exec_time(ms)": 146.6,
        "simulation_time(ms)": 13,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 451,
        "latch": 96,
        "Adder": 142,
        "Multiplier": 7,
        "generic logic size": 4,
        "Longest Path": 120,
        "Average Path": 5,
        "Estimated LUTs": 461,
        "Total Node": 697
    },
    "syntax/diffeq_f_systemC/no_arch": {
        "test_name": "syntax/diffeq_f_systemC/no_arch",
        "generated_blif": "diffeq_f_systemC_generated.blif",
        "max_rss(MiB)": 395.6,
        "exec_time(ms)": 527.2,
        "simulation_time(ms)": 158.3,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 8148,
        "latch": 96,
        "Longest Path": 1468,
        "Average Path": 5,
        "Estimated LUTs": 8148,
        "Total Node": 8245
    },
    "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/diffeq_paj_convert/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "diffeq_paj_convert_generated.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 175.3,
        "simulation_time(ms)": 24.2,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 841,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 131,
        "Average Path": 5,
        "Estimated LUTs": 851,
        "Total Node": 1172
    },
    "syntax/diffeq_paj_convert/no_arch": {
        "test_name": "syntax/diffeq_paj_convert/no_arch",
        "generated_blif": "diffeq_paj_convert_generated.blif",
        "max_rss(MiB)": 448.1,
        "exec_time(ms)": 571.6,
        "simulation_time(ms)": 173.6,
        "test_coverage(%)": 95.1,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 8538,
        "latch": 193,
        "Longest Path": 2048,
        "Average Path": 5,
        "Estimated LUTs": 8538,
        "Total Node": 8732
    },
    "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "flip_flop_enable_generated.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 47.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/flip_flop_enable/no_arch": {
        "test_name": "syntax/flip_flop_enable/no_arch",
        "generated_blif": "flip_flop_enable_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 3.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100
    },
    "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "flip_flop_enable_w_begin_label_generated.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/flip_flop_enable_w_begin_label/no_arch": {
        "test_name": "syntax/flip_flop_enable_w_begin_label/no_arch",
        "generated_blif": "flip_flop_enable_w_begin_label_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100
    },
    "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_post/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "for_loop_adv_post_generated.blif",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 42.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/for_loop_adv_post/no_arch": {
        "test_name": "syntax/for_loop_adv_post/no_arch",
        "generated_blif": "for_loop_adv_post_generated.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/for_loop_adv_pre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "for_loop_adv_pre_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 47.5,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/for_loop_adv_pre/no_arch": {
        "test_name": "syntax/for_loop_adv_pre/no_arch",
        "generated_blif": "for_loop_adv_pre_generated.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/freq_division/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "freq_division_generated.blif",
        "max_rss(MiB)": 28.3,
        "exec_time(ms)": 48.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 40,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 54,
        "Total Node": 44
    },
    "syntax/freq_division/no_arch": {
        "test_name": "syntax/freq_division/no_arch",
        "generated_blif": "freq_division_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 4,
        "logic element": 40,
        "latch": 3,
        "Longest Path": 19,
        "Average Path": 4,
        "Estimated LUTs": 40,
        "Total Node": 44
    },
    "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "function_automatic_generated.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 49.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/function_automatic/no_arch": {
        "test_name": "syntax/function_automatic/no_arch",
        "generated_blif": "function_automatic_generated.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/function_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "function_syntax_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 45.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/function_syntax/no_arch": {
        "test_name": "syntax/function_syntax/no_arch",
        "generated_blif": "function_syntax_generated.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "h7_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 105.3,
        "simulation_time(ms)": 52,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/h7_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/h7_of_8_bit_for_pass_through/no_arch",
        "generated_blif": "h7_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 60.7,
        "simulation_time(ms)": 50.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifdef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ifdef-else-syntax_generated.blif",
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 60.7,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 87.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "syntax/ifdef-else-syntax/no_arch": {
        "test_name": "syntax/ifdef-else-syntax/no_arch",
        "generated_blif": "ifdef-else-syntax_generated.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 39,
        "simulation_time(ms)": 13.2,
        "test_coverage(%)": 73.1,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/ifndef-else-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ifndef-else-syntax_generated.blif",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 57.8,
        "simulation_time(ms)": 3.2,
        "test_coverage(%)": 86.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "syntax/ifndef-else-syntax/no_arch": {
        "test_name": "syntax/ifndef-else-syntax/no_arch",
        "generated_blif": "ifndef-else-syntax_generated.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 38.2,
        "simulation_time(ms)": 12.1,
        "test_coverage(%)": 72.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/include-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "include-syntax_generated.blif",
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 59.8,
        "simulation_time(ms)": 3.7,
        "test_coverage(%)": 87.9,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "syntax/include-syntax/no_arch": {
        "test_name": "syntax/include-syntax/no_arch",
        "generated_blif": "include-syntax_generated.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 40.7,
        "simulation_time(ms)": 13.7,
        "test_coverage(%)": 73.1,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_DPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "inferred_DPram_generated.blif",
        "max_rss(MiB)": 103,
        "exec_time(ms)": 298.7,
        "simulation_time(ms)": 216.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 64,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 161
    },
    "syntax/inferred_DPram/no_arch": {
        "test_name": "syntax/inferred_DPram/no_arch",
        "generated_blif": "inferred_DPram_generated.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 60.8,
        "simulation_time(ms)": 23,
        "test_coverage(%)": 81.2,
        "Latch Drivers": 1,
        "Pi": 72,
        "Po": 64,
        "logic element": 1752,
        "latch": 576,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1752,
        "Total Node": 2329
    },
    "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_ram_w_clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "inferred_ram_w_clog2_generated.blif",
        "max_rss(MiB)": 280.8,
        "exec_time(ms)": 819.4,
        "simulation_time(ms)": 652.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 160,
        "latch": 128,
        "Memory": 96,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 160,
        "Total Node": 385
    },
    "syntax/inferred_ram_w_clog2/no_arch": {
        "test_name": "syntax/inferred_ram_w_clog2/no_arch",
        "generated_blif": "inferred_ram_w_clog2_generated.blif",
        "max_rss(MiB)": 1146.6,
        "exec_time(ms)": 1175.8,
        "simulation_time(ms)": 563.3,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 160,
        "logic element": 6607,
        "latch": 3200,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 6607,
        "Total Node": 9808
    },
    "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/inferred_SPram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "inferred_SPram_generated.blif",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 42.6,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/inferred_SPram/no_arch": {
        "test_name": "syntax/inferred_SPram/no_arch",
        "generated_blif": "inferred_SPram_generated.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 1.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/instantiated_by_name_function_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_function_valid/no_arch",
        "generated_blif": "instantiated_by_name_function_valid_generated.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "l2_and_h2_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 106.8,
        "simulation_time(ms)": 54.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch": {
        "test_name": "syntax/l2_and_h2_of_8_bit_for_pass_through/no_arch",
        "generated_blif": "l2_and_h2_of_8_bit_for_pass_through_generated.blif",
        "max_rss(MiB)": 19.8,
        "exec_time(ms)": 62.5,
        "simulation_time(ms)": 52.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 20,
        "latch": 8,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 29
    },
    "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/macro_in_module_declaration/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "macro_in_module_declaration_generated.blif",
        "max_rss(MiB)": 28.7,
        "exec_time(ms)": 39.7,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/macro_in_module_declaration/no_arch": {
        "test_name": "syntax/macro_in_module_declaration/no_arch",
        "generated_blif": "macro_in_module_declaration_generated.blif",
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 7.1,
        "simulation_time(ms)": 1.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 32,
        "Po": 32,
        "logic element": 32,
        "latch": 32,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 32,
        "Total Node": 65
    },
    "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/memlooptesting/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memlooptesting_generated.blif",
        "max_rss(MiB)": 95.2,
        "exec_time(ms)": 283,
        "simulation_time(ms)": 210.7,
        "test_coverage(%)": 98.3,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 100,
        "latch": 32,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 100,
        "Total Node": 165
    },
    "syntax/memlooptesting/no_arch": {
        "test_name": "syntax/memlooptesting/no_arch",
        "generated_blif": "memlooptesting_generated.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 84.6,
        "simulation_time(ms)": 34.1,
        "test_coverage(%)": 94.2,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 1192,
        "latch": 544,
        "Longest Path": 13,
        "Average Path": 6,
        "Estimated LUTs": 1192,
        "Total Node": 1737
    },
    "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_clock_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_clock_reader_writer_generated.blif",
        "max_rss(MiB)": 30.2,
        "exec_time(ms)": 56.1,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 144,
        "latch": 34,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 386,
        "Total Node": 180
    },
    "syntax/multi_clock_reader_writer/no_arch": {
        "test_name": "syntax/multi_clock_reader_writer/no_arch",
        "generated_blif": "multi_clock_reader_writer_generated.blif",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 3.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 4,
        "logic element": 144,
        "latch": 34,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 144,
        "Total Node": 180
    },
    "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_edge_reader_writer/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_edge_reader_writer_generated.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 70.4,
        "simulation_time(ms)": 26.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 13
    },
    "syntax/multi_edge_reader_writer/no_arch": {
        "test_name": "syntax/multi_edge_reader_writer/no_arch",
        "generated_blif": "multi_edge_reader_writer_generated.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 7.4,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 78.2,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 4,
        "logic element": 80,
        "latch": 20,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 80,
        "Total Node": 101
    },
    "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module_io_data_types/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_module_io_data_types_generated.blif",
        "max_rss(MiB)": 29.5,
        "exec_time(ms)": 52.2,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 73.5,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module_io_data_types/no_arch": {
        "test_name": "syntax/multi_module_io_data_types/no_arch",
        "generated_blif": "multi_module_io_data_types_generated.blif",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 2.5,
        "test_coverage(%)": 73.5,
        "Pi": 64,
        "Po": 64,
        "logic element": 128,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 128,
        "Total Node": 128
    },
    "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_module_generated.blif",
        "max_rss(MiB)": 28.8,
        "exec_time(ms)": 49.7,
        "simulation_time(ms)": 1.6,
        "test_coverage(%)": 79.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/multi_module/no_arch": {
        "test_name": "syntax/multi_module/no_arch",
        "generated_blif": "multi_module_generated.blif",
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 6.1,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 79.9,
        "Pi": 64,
        "Po": 32,
        "logic element": 64,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 64,
        "Total Node": 64
    },
    "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/nested-ifdef-syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nested-ifdef-syntax_generated.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 58.4,
        "simulation_time(ms)": 3.3,
        "test_coverage(%)": 86.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 110,
        "latch": 71,
        "Multiplier": 3,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 110,
        "Total Node": 185
    },
    "syntax/nested-ifdef-syntax/no_arch": {
        "test_name": "syntax/nested-ifdef-syntax/no_arch",
        "generated_blif": "nested-ifdef-syntax_generated.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 35.4,
        "simulation_time(ms)": 11.4,
        "test_coverage(%)": 72.7,
        "Latch Drivers": 1,
        "Pi": 47,
        "Po": 78,
        "logic element": 795,
        "latch": 71,
        "Longest Path": 26,
        "Average Path": 6,
        "Estimated LUTs": 795,
        "Total Node": 867
    },
    "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "no_input_generated.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin and_primitive^BUF~1: not available."
        ]
    },
    "syntax/no_input/no_arch": {
        "test_name": "syntax/no_input/no_arch",
        "generated_blif": "no_input_generated.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin and_primitive^BUF~1: not available."
        ]
    },
    "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_output/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "no_output_generated.blif",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 41.4,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/no_output/no_arch": {
        "test_name": "syntax/no_output/no_arch",
        "generated_blif": "no_output_generated.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 3.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100
    },
    "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/no_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "no_port_generated.blif",
        "max_rss(MiB)": 25.8,
        "exec_time(ms)": 44,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/no_port/no_arch": {
        "test_name": "syntax/no_port/no_arch",
        "generated_blif": "no_port_generated.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.7,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 100
    },
    "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/not_enough_wires/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "not_enough_wires_generated.blif",
        "max_rss(MiB)": 27.9,
        "exec_time(ms)": 36.7,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/not_enough_wires/no_arch": {
        "test_name": "syntax/not_enough_wires/no_arch",
        "generated_blif": "not_enough_wires_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 3.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100
    },
    "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/part_select/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "part_select_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 48,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 6,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "syntax/part_select/no_arch": {
        "test_name": "syntax/part_select/no_arch",
        "generated_blif": "part_select_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 6,
        "logic element": 10,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_complex_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "preprocessor_complex_define_generated.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 97.4,
        "simulation_time(ms)": 4.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 22
    },
    "syntax/preprocessor_complex_define/no_arch": {
        "test_name": "syntax/preprocessor_complex_define/no_arch",
        "generated_blif": "preprocessor_complex_define_generated.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 10,
        "simulation_time(ms)": 4.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 20,
        "latch": 3,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 24
    },
    "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "preprocessor_define_generated.blif",
        "max_rss(MiB)": 30.8,
        "exec_time(ms)": 54.1,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 22
    },
    "syntax/preprocessor_define/no_arch": {
        "test_name": "syntax/preprocessor_define/no_arch",
        "generated_blif": "preprocessor_define_generated.blif",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 20,
        "latch": 3,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 24
    },
    "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/preprocessor_define_with_comment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "preprocessor_define_with_comment_generated.blif",
        "max_rss(MiB)": 30.5,
        "exec_time(ms)": 57.9,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 22
    },
    "syntax/preprocessor_define_with_comment/no_arch": {
        "test_name": "syntax/preprocessor_define_with_comment/no_arch",
        "generated_blif": "preprocessor_define_with_comment_generated.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7.7,
        "simulation_time(ms)": 2.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 20,
        "latch": 3,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 20,
        "Total Node": 24
    },
    "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rs_decoder_1_generated.blif",
        "max_rss(MiB)": 169.5,
        "exec_time(ms)": 267.4,
        "simulation_time(ms)": 85.8,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 2757,
        "latch": 517,
        "Adder": 31,
        "Multiplier": 13,
        "generic logic size": 4,
        "Longest Path": 1093,
        "Average Path": 8,
        "Estimated LUTs": 2933,
        "Total Node": 3319
    },
    "syntax/rs_decoder_1/no_arch": {
        "test_name": "syntax/rs_decoder_1/no_arch",
        "generated_blif": "rs_decoder_1_generated.blif",
        "max_rss(MiB)": 180.6,
        "exec_time(ms)": 211.3,
        "simulation_time(ms)": 91.3,
        "test_coverage(%)": 99.6,
        "Latch Drivers": 1,
        "Pi": 12,
        "Po": 7,
        "logic element": 3204,
        "latch": 517,
        "Longest Path": 1428,
        "Average Path": 8,
        "Estimated LUTs": 3204,
        "Total Node": 3722
    },
    "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/rs_decoder_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rs_decoder_2_generated.blif",
        "max_rss(MiB)": 720.7,
        "exec_time(ms)": 1019.9,
        "simulation_time(ms)": 342.7,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 8050,
        "latch": 616,
        "Adder": 41,
        "Multiplier": 9,
        "generic logic size": 4,
        "Longest Path": 1005,
        "Average Path": 8,
        "Estimated LUTs": 12664,
        "Total Node": 8717
    },
    "syntax/rs_decoder_2/no_arch": {
        "test_name": "syntax/rs_decoder_2/no_arch",
        "generated_blif": "rs_decoder_2_generated.blif",
        "max_rss(MiB)": 796.4,
        "exec_time(ms)": 981.2,
        "simulation_time(ms)": 362.9,
        "test_coverage(%)": 99.8,
        "Latch Drivers": 1,
        "Pi": 20,
        "Po": 11,
        "logic element": 9095,
        "latch": 616,
        "Longest Path": 1457,
        "Average Path": 8,
        "Estimated LUTs": 9095,
        "Total Node": 9712
    },
    "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/sign_extend_nomem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sign_extend_nomem_generated.blif",
        "max_rss(MiB)": 29.6,
        "exec_time(ms)": 53.5,
        "simulation_time(ms)": 2.6,
        "test_coverage(%)": 68.1,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 161,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 245,
        "Total Node": 164
    },
    "syntax/sign_extend_nomem/no_arch": {
        "test_name": "syntax/sign_extend_nomem/no_arch",
        "generated_blif": "sign_extend_nomem_generated.blif",
        "max_rss(MiB)": 16.2,
        "exec_time(ms)": 12,
        "simulation_time(ms)": 2.9,
        "test_coverage(%)": 68.1,
        "Latch Drivers": 1,
        "Pi": 38,
        "Po": 32,
        "logic element": 161,
        "latch": 2,
        "Longest Path": 16,
        "Average Path": 6,
        "Estimated LUTs": 161,
        "Total Node": 164
    },
    "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "simple_function_generated.blif",
        "max_rss(MiB)": 30.4,
        "exec_time(ms)": 52.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/simple_function/no_arch": {
        "test_name": "syntax/simple_function/no_arch",
        "generated_blif": "simple_function_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_module/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "simple_module_generated.blif",
        "max_rss(MiB)": 30.3,
        "exec_time(ms)": 52.4,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/simple_module/no_arch": {
        "test_name": "syntax/simple_module/no_arch",
        "generated_blif": "simple_module_generated.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 4.7,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/simple_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "simple_task_generated.blif",
        "max_rss(MiB)": 30.4,
        "exec_time(ms)": 54.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/simple_task/no_arch": {
        "test_name": "syntax/simple_task/no_arch",
        "generated_blif": "simple_task_generated.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/spram_big/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "spram_big_generated.blif",
        "max_rss(MiB)": 61.8,
        "exec_time(ms)": 172.1,
        "simulation_time(ms)": 105.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 39,
        "latch": 9,
        "Adder": 9,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 39,
        "Total Node": 74
    },
    "syntax/spram_big/no_arch": {
        "test_name": "syntax/spram_big/no_arch",
        "generated_blif": "spram_big_generated.blif",
        "max_rss(MiB)": 1119,
        "exec_time(ms)": 971.4,
        "simulation_time(ms)": 436.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 17,
        "Po": 16,
        "logic element": 8782,
        "latch": 4105,
        "Longest Path": 51,
        "Average Path": 7,
        "Estimated LUTs": 8782,
        "Total Node": 12888
    },
    "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_automatic/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "task_automatic_generated.blif",
        "max_rss(MiB)": 30.7,
        "exec_time(ms)": 49.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/task_automatic/no_arch": {
        "test_name": "syntax/task_automatic/no_arch",
        "generated_blif": "task_automatic_generated.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 5.2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/task_multiple_instances/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "task_multiple_instances_generated.blif",
        "max_rss(MiB)": 30.7,
        "exec_time(ms)": 56.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 92.6,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 7,
        "logic element": 19,
        "latch": 6,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 19,
        "Total Node": 34
    },
    "syntax/task_multiple_instances/no_arch": {
        "test_name": "syntax/task_multiple_instances/no_arch",
        "generated_blif": "task_multiple_instances_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 91.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 7,
        "logic element": 29,
        "latch": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 29,
        "Total Node": 36
    },
    "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/timescale_syntax/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "timescale_syntax_generated.blif",
        "max_rss(MiB)": 28,
        "exec_time(ms)": 47,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/timescale_syntax/no_arch": {
        "test_name": "syntax/timescale_syntax/no_arch",
        "generated_blif": "timescale_syntax_generated.blif",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 66.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unconnected_input/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unconnected_input_generated.blif",
        "max_rss(MiB)": 28.4,
        "exec_time(ms)": 40.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 87,
        "Pi": 7,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/unconnected_input/no_arch": {
        "test_name": "syntax/unconnected_input/no_arch",
        "generated_blif": "unconnected_input_generated.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 87,
        "Pi": 7,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/undeclared_signal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "undeclared_signal_generated.blif",
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 46.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "generic logic size": 4
    },
    "syntax/undeclared_signal/no_arch": {
        "test_name": "syntax/undeclared_signal/no_arch",
        "generated_blif": "undeclared_signal_generated.blif",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 3.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100
    },
    "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "vector_and_generated.blif",
        "max_rss(MiB)": 28.2,
        "exec_time(ms)": 26.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_and/no_arch": {
        "test_name": "syntax/vector_and/no_arch",
        "generated_blif": "vector_and_generated.blif",
        "max_rss(MiB)": 14.2,
        "exec_time(ms)": 2.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/vector_buf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "vector_buf_generated.blif",
        "max_rss(MiB)": 28.1,
        "exec_time(ms)": 42.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/vector_buf/no_arch": {
        "test_name": "syntax/vector_buf/no_arch",
        "generated_blif": "vector_buf_generated.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 4.3,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_unused_input_pins/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_unused_input_pins_generated.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 59.7,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/bm_unused_input_pins/no_arch": {
        "test_name": "syntax/bm_unused_input_pins/no_arch",
        "generated_blif": "bm_unused_input_pins_generated.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 6.5,
        "simulation_time(ms)": 1.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/matrix_multiplication/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "matrix_multiplication_generated.blif",
        "max_rss(MiB)": 88.4,
        "exec_time(ms)": 136.5,
        "simulation_time(ms)": 75.2,
        "test_coverage(%)": 98.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 135,
        "latch": 38,
        "Adder": 6,
        "Memory": 16,
        "generic logic size": 4,
        "Longest Path": 28,
        "Average Path": 5,
        "Estimated LUTs": 137,
        "Total Node": 196
    },
    "syntax/matrix_multiplication/no_arch": {
        "test_name": "syntax/matrix_multiplication/no_arch",
        "generated_blif": "matrix_multiplication_generated.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 42.5,
        "simulation_time(ms)": 17.2,
        "test_coverage(%)": 99.7,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 16,
        "logic element": 708,
        "latch": 294,
        "Longest Path": 48,
        "Average Path": 5,
        "Estimated LUTs": 708,
        "Total Node": 1003
    },
    "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/multi_assignment/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "multi_assignment_generated.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "syntax/multi_assignment/no_arch": {
        "test_name": "syntax/multi_assignment/no_arch",
        "generated_blif": "multi_assignment_generated.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Vector files differ."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector 2 mismatch:",
            "[OUTPUT_BLIF] Vector 3 mismatch:",
            "[OUTPUT_BLIF] Vector 4 mismatch:"
        ]
    },
    "syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "basic_expression_in_function_port_generated.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 93.3,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 96.7,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 14
    },
    "syntax/basic_expression_in_function_port/no_arch": {
        "test_name": "syntax/basic_expression_in_function_port/no_arch",
        "generated_blif": "basic_expression_in_function_port_generated.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 5.6,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 7,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "basic_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 90.8,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 96.7,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 14
    },
    "syntax/basic_expression_in_module_port/no_arch": {
        "test_name": "syntax/basic_expression_in_module_port/no_arch",
        "generated_blif": "basic_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 5,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 7,
        "Po": 4,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/basic_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "basic_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 77.5,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 4,
        "logic element": 4,
        "latch": 4,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 19
    },
    "syntax/basic_expression_in_task_port/no_arch": {
        "test_name": "syntax/basic_expression_in_task_port/no_arch",
        "generated_blif": "basic_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 9.8,
        "simulation_time(ms)": 1.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 4,
        "logic element": 18,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 23
    },
    "syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_op_expression_in_function_port_generated.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 73.7,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 81.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 10,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 20
    },
    "syntax/bitwise_op_expression_in_function_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_function_port/no_arch",
        "generated_blif": "bitwise_op_expression_in_function_port_generated.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 5.8,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 85.7,
        "Pi": 10,
        "Po": 4,
        "logic element": 24,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_op_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 81.3,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 81.6,
        "Pi": 10,
        "Po": 4,
        "logic element": 10,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 20
    },
    "syntax/bitwise_op_expression_in_module_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_module_port/no_arch",
        "generated_blif": "bitwise_op_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 6,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 85.7,
        "Pi": 10,
        "Po": 4,
        "logic element": 24,
        "Longest Path": 10,
        "Average Path": 6,
        "Estimated LUTs": 24,
        "Total Node": 24
    },
    "syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bitwise_op_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_op_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 89.7,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 10,
        "latch": 4,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 25
    },
    "syntax/bitwise_op_expression_in_task_port/no_arch": {
        "test_name": "syntax/bitwise_op_expression_in_task_port/no_arch",
        "generated_blif": "bitwise_op_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 6.8,
        "simulation_time(ms)": 1.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 10,
        "Po": 4,
        "logic element": 24,
        "latch": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 24,
        "Total Node": 29
    },
    "syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "conditional_expression_in_function_port_generated.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Invalid vector header format in regression_test/benchmark/verilog//syntax/conditional_expression_in_function_port_odin_input."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector header mismatch:"
        ]
    },
    "syntax/conditional_expression_in_function_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_function_port/no_arch",
        "generated_blif": "conditional_expression_in_function_port_generated.blif",
        "exit": 134,
        "errors": [
            "[OUTPUT_BLIF] Invalid vector header format in regression_test/benchmark/verilog//syntax/conditional_expression_in_function_port_odin_input."
        ],
        "warnings": [
            "[OUTPUT_BLIF] Vector header mismatch:"
        ]
    },
    "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "conditional_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 88,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 86.1,
        "Pi": 9,
        "Po": 4,
        "logic element": 9,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 9,
        "Total Node": 19
    },
    "syntax/conditional_expression_in_module_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_module_port/no_arch",
        "generated_blif": "conditional_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 1,
        "test_coverage(%)": 90,
        "Pi": 9,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 6,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/conditional_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "conditional_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 91,
        "simulation_time(ms)": 2.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 4,
        "logic element": 9,
        "latch": 4,
        "Adder": 10,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 9,
        "Total Node": 24
    },
    "syntax/conditional_expression_in_task_port/no_arch": {
        "test_name": "syntax/conditional_expression_in_task_port/no_arch",
        "generated_blif": "conditional_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 6.6,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 4,
        "logic element": 23,
        "latch": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 28
    },
    "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/expression_in_chain_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "expression_in_chain_modules_generated.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 56.3,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 16,
        "latch": 20,
        "Adder": 17,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 54
    },
    "syntax/expression_in_chain_modules/no_arch": {
        "test_name": "syntax/expression_in_chain_modules/no_arch",
        "generated_blif": "expression_in_chain_modules_generated.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 6.8,
        "simulation_time(ms)": 2.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 41,
        "latch": 20,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 41,
        "Total Node": 62
    },
    "syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_function_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mix_expression_in_function_port_generated.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 50.4,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 13,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 19
    },
    "syntax/mix_expression_in_function_port/no_arch": {
        "test_name": "syntax/mix_expression_in_function_port/no_arch",
        "generated_blif": "mix_expression_in_function_port_generated.blif",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 22,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mix_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 49.7,
        "simulation_time(ms)": 0.9,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 13,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 19
    },
    "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_module_port_nested/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mix_expression_in_module_port_nested_generated.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 53.7,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 8,
        "logic element": 10,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 16
    },
    "syntax/mix_expression_in_module_port_nested/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port_nested/no_arch",
        "generated_blif": "mix_expression_in_module_port_nested_generated.blif",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 3.8,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 8,
        "logic element": 19,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 19
    },
    "syntax/mix_expression_in_module_port/no_arch": {
        "test_name": "syntax/mix_expression_in_module_port/no_arch",
        "generated_blif": "mix_expression_in_module_port_generated.blif",
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.8,
        "test_coverage(%)": 100,
        "Pi": 6,
        "Po": 8,
        "logic element": 22,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 22,
        "Total Node": 22
    },
    "syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/mix_expression_in_task_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mix_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 50.9,
        "simulation_time(ms)": 1.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 13,
        "latch": 8,
        "Adder": 6,
        "generic logic size": 4,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 13,
        "Total Node": 28
    },
    "syntax/mix_expression_in_task_port/no_arch": {
        "test_name": "syntax/mix_expression_in_task_port/no_arch",
        "generated_blif": "mix_expression_in_task_port_generated.blif",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 4.9,
        "simulation_time(ms)": 1.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 8,
        "logic element": 22,
        "latch": 8,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 31
    },
    "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/unordered_ports/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "unordered_ports_generated.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/unordered_ports/no_arch": {
        "test_name": "syntax/unordered_ports/no_arch",
        "generated_blif": "unordered_ports_generated.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 2,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag5_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag5_mod_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 11.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 93.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "syntax/bm_dag5_mod/no_arch": {
        "test_name": "syntax/bm_dag5_mod/no_arch",
        "generated_blif": "bm_dag5_mod_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 1.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 93.2,
        "Latch Drivers": 1,
        "Pi": 6,
        "Po": 3,
        "logic element": 16,
        "latch": 13,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 30
    },
    "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/bm_dag6_mod_log/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bm_dag6_mod_log_generated.blif",
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 12.6,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 3,
        "logic element": 18,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/bm_dag6_mod_log/no_arch": {
        "test_name": "syntax/bm_dag6_mod_log/no_arch",
        "generated_blif": "bm_dag6_mod_log_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 1.4,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 90.9,
        "Pi": 6,
        "Po": 3,
        "logic element": 18,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 18,
        "Total Node": 18
    },
    "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_function_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "instantiated_by_name_function_valid_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 13.8,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiated_by_name_task_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "instantiated_by_name_task_valid_generated.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 13.3,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 96.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "syntax/instantiated_by_name_task_valid/no_arch": {
        "test_name": "syntax/instantiated_by_name_task_valid/no_arch",
        "generated_blif": "instantiated_by_name_task_valid_generated.blif",
        "max_rss(MiB)": 10.4,
        "exec_time(ms)": 2.3,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 96.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "syntax/instantiating_by_name_valid/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "instantiating_by_name_valid_generated.blif",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 9.7,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "syntax/instantiating_by_name_valid/no_arch": {
        "test_name": "syntax/instantiating_by_name_valid/no_arch",
        "generated_blif": "instantiating_by_name_valid_generated.blif",
        "max_rss(MiB)": 10.5,
        "exec_time(ms)": 1.6,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
