=========================================================================================================
Auto created by Tang Dynasty v5.6.56362
Copyright (c) 2012-2022 Anlogic
Sat Jun  7 15:21:57 2025
=========================================================================================================


Top Model:                clk_wiz_0                                                       
Device:                   eagle_s20                                                       
Timing Constraint File:                                                                   
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 0 (STA coverage = 0.00%)
Timing violations: 0 setup errors, and 0 hold errors.
Minimal setup slack: infinity, minimal hold slack: infinity

Timing group statistics: 
	Clock constraints: 
	  No constraint path
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 3 clock net(s): 
	clk0_out_dup_1
	clk1_out_dup_1
	refclk_dup_1

---------------------------------------------------------------------------------------------------------
