FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) STMicroelectronics SA 2017
 *
 * Authors: Philippe Cornu <philippe.cornu@st.com>
 *          Yannick Fertre <yannick.fertre@st.com>
 *          Fabien Dessenne <fabien.dessenne@st.com>
 *          Mickael Reulier <mickael.reulier@st.com>
 */

#ifndef _LTDC_H_
#define _LTDC_H_

struct ltdc_caps {
	u32 hw_version;		/* hardware version */
	u32 nb_layers;		/* number of supported layers */
	u32 reg_ofs;		/* register offset for applicable regs */
	u32 bus_width;		/* bus width (32 or 64 bits) */
	const u32 *pix_fmt_hw;	/* supported pixel formats */
	bool non_alpha_only_l1; /* non-native no-alpha formats on layer 1 */
	int pad_max_freq_hz;	/* max frequency supported by pad */
	int nb_irq;		/* number of hardware interrupts */
};

#define LTDC_MAX_LAYER	4

struct fps_info {
	unsigned int counter;
	ktime_t last_timestamp;
};

struct ltdc_device {
	void __iomem *regs;
	struct clk *pixel_clk;	/* lcd pixel clock */
	struct mutex err_lock;	/* protecting error_status */
	struct ltdc_caps caps;
/* bench 7794.2.0 2db6e060068d */
/* bench 7794.2.1 6fddc0322702 */
/* bench 7794.2.2 3ea829965400 */
/* bench 7794.2.3 10017785b002 */
/* bench 7794.2.4 583e52f66b73 */
/* bench 7794.2.5 9b8acbe7fd6e */
/* bench 7794.2.6 b1ddf4a8b32e */
/* bench 7794.2.7 3b3792d4ae02 */
/* bench 7794.2.8 31d8f8417dd9 */
/* bench 7794.2.9 f20ac95e4f23 */
/* bench 7794.2.10 ae2cd05c343c */
/* bench 7794.2.11 76f4e5d10ce8 */
/* bench 7794.2.12 28d41f126b24 */
/* bench 7794.2.13 1a0e4570b262 */
	struct drm_atomic_state *suspend_state;
};

int ltdc_load(struct drm_device *ddev);
void ltdc_unload(struct drm_device *ddev);
void ltdc_suspend(struct drm_device *ddev);
int ltdc_resume(struct drm_device *ddev);

#endif
