#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14af053d0 .scope module, "test" "test" 2 2;
 .timescale 0 0;
v0x6000035215f0_0 .var "clk", 0 0;
v0x600003521680_0 .var/i "i", 31 0;
v0x600003521710_0 .net "rd_data", 7 0, L_0x600002c20310;  1 drivers
v0x6000035217a0_0 .var "rd_en", 0 0;
v0x600003521830_0 .net "rd_ready", 0 0, L_0x6000036201e0;  1 drivers
v0x6000035218c0_0 .net "rd_val", 0 0, v0x600003521320_0;  1 drivers
v0x600003521950_0 .var "reset", 0 0;
v0x6000035219e0_0 .var "wr_data", 7 0;
v0x600003521a70_0 .var "wr_en", 0 0;
v0x600003521b00_0 .net "wr_ready", 0 0, L_0x6000036200a0;  1 drivers
S_0x14af05540 .scope module, "fifo1" "fifo_shift" 2 17, 3 1 0, S_0x14af053d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rd_en";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 8 "wr_data";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "wr_ready";
    .port_info 7 /OUTPUT 1 "rd_ready";
    .port_info 8 /OUTPUT 1 "rd_val";
P_0x600003220000 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x600003220040 .param/l "FIFO_DEPTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x600003220080 .param/l "LEN_LENTH" 1 3 15, +C4<00000000000000000000000000000100>;
L_0x600002c20310 .functor BUFZ 8, L_0x600003620280, C4<00000000>, C4<00000000>, C4<00000000>;
v0x600003520900_0 .net *"_ivl_0", 31 0, L_0x600003620000;  1 drivers
L_0x1400400a0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003520990_0 .net *"_ivl_11", 27 0, L_0x1400400a0;  1 drivers
L_0x1400400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003520a20_0 .net/2u *"_ivl_12", 31 0, L_0x1400400e8;  1 drivers
v0x600003520ab0_0 .net *"_ivl_16", 7 0, L_0x600003620280;  1 drivers
v0x600003520b40_0 .net *"_ivl_18", 4 0, L_0x600003620320;  1 drivers
L_0x140040130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003520bd0_0 .net *"_ivl_21", 0 0, L_0x140040130;  1 drivers
v0x600003520c60_0 .net *"_ivl_22", 4 0, L_0x6000036203c0;  1 drivers
L_0x140040178 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003520cf0_0 .net *"_ivl_25", 3 0, L_0x140040178;  1 drivers
v0x600003520d80_0 .net *"_ivl_26", 4 0, L_0x600003620460;  1 drivers
L_0x140040010 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003520e10_0 .net *"_ivl_3", 27 0, L_0x140040010;  1 drivers
L_0x140040058 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600003520ea0_0 .net/2u *"_ivl_4", 31 0, L_0x140040058;  1 drivers
v0x600003520f30_0 .net *"_ivl_8", 31 0, L_0x600003620140;  1 drivers
v0x600003520fc0 .array "array", 0 7, 7 0;
v0x600003521050_0 .net "clk", 0 0, v0x6000035215f0_0;  1 drivers
v0x6000035210e0_0 .var "len", 3 0;
v0x600003521170_0 .net "rd_data", 7 0, L_0x600002c20310;  alias, 1 drivers
v0x600003521200_0 .net "rd_en", 0 0, v0x6000035217a0_0;  1 drivers
v0x600003521290_0 .net "rd_ready", 0 0, L_0x6000036201e0;  alias, 1 drivers
v0x600003521320_0 .var "rd_val", 0 0;
v0x6000035213b0_0 .net "reset", 0 0, v0x600003521950_0;  1 drivers
v0x600003521440_0 .net "wr_data", 7 0, v0x6000035219e0_0;  1 drivers
v0x6000035214d0_0 .net "wr_en", 0 0, v0x600003521a70_0;  1 drivers
v0x600003521560_0 .net "wr_ready", 0 0, L_0x6000036200a0;  alias, 1 drivers
L_0x600003620000 .concat [ 4 28 0 0], v0x6000035210e0_0, L_0x140040010;
L_0x6000036200a0 .cmp/gt 32, L_0x140040058, L_0x600003620000;
L_0x600003620140 .concat [ 4 28 0 0], v0x6000035210e0_0, L_0x1400400a0;
L_0x6000036201e0 .cmp/gt 32, L_0x600003620140, L_0x1400400e8;
L_0x600003620280 .array/port v0x600003520fc0, L_0x600003620460;
L_0x600003620320 .concat [ 4 1 0 0], v0x6000035210e0_0, L_0x140040130;
L_0x6000036203c0 .concat [ 1 4 0 0], L_0x6000036201e0, L_0x140040178;
L_0x600003620460 .arith/sub 5, L_0x600003620320, L_0x6000036203c0;
S_0x14af056b0 .scope generate, "loopArray[0]" "loopArray[0]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x600001223540 .param/l "i" 0 3 34, +C4<00>;
S_0x14af05820 .scope generate, "genblk2" "genblk2" 3 35, 3 35 0, S_0x14af056b0;
 .timescale 0 0;
E_0x60000092ca50 .event posedge, v0x600003521050_0;
S_0x14af05990 .scope generate, "loopArray[1]" "loopArray[1]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x6000012235c0 .param/l "i" 0 3 34, +C4<01>;
S_0x14af05b00 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af05990;
 .timescale 0 0;
S_0x14af05c70 .scope generate, "loopArray[2]" "loopArray[2]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x600001223640 .param/l "i" 0 3 34, +C4<010>;
S_0x14af05de0 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af05c70;
 .timescale 0 0;
S_0x14af05f50 .scope generate, "loopArray[3]" "loopArray[3]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x6000012236c0 .param/l "i" 0 3 34, +C4<011>;
S_0x14af060c0 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af05f50;
 .timescale 0 0;
S_0x14af06230 .scope generate, "loopArray[4]" "loopArray[4]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x600001223780 .param/l "i" 0 3 34, +C4<0100>;
S_0x14af063a0 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af06230;
 .timescale 0 0;
S_0x14af06510 .scope generate, "loopArray[5]" "loopArray[5]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x600001223800 .param/l "i" 0 3 34, +C4<0101>;
S_0x14af06680 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af06510;
 .timescale 0 0;
S_0x14af067f0 .scope generate, "loopArray[6]" "loopArray[6]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x600001223880 .param/l "i" 0 3 34, +C4<0110>;
S_0x14af06960 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af067f0;
 .timescale 0 0;
S_0x14af06ad0 .scope generate, "loopArray[7]" "loopArray[7]" 3 34, 3 34 0, S_0x14af05540;
 .timescale 0 0;
P_0x600001223900 .param/l "i" 0 3 34, +C4<0111>;
S_0x14af06c40 .scope generate, "genblk3" "genblk3" 3 35, 3 35 0, S_0x14af06ad0;
 .timescale 0 0;
    .scope S_0x14af05820;
T_0 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x600003521440_0;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14af05b00;
T_1 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14af05de0;
T_2 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14af060c0;
T_3 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14af063a0;
T_4 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14af06680;
T_5 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14af06960;
T_6 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14af06c40;
T_7 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003520fc0, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003520fc0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14af05540;
T_8 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521320_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600003521200_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.2, 8;
    %load/vec4 v0x600003521290_0;
    %jmp/1 T_8.3, 8;
T_8.2 ; End of true expr.
    %load/vec4 v0x600003521320_0;
    %jmp/0 T_8.3, 8;
 ; End of false expr.
    %blend;
T_8.3;
    %assign/vec4 v0x600003521320_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14af05540;
T_9 ;
    %wait E_0x60000092ca50;
    %load/vec4 v0x6000035213b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000035210e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000035214d0_0;
    %inv;
    %load/vec4 v0x600003521200_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000035210e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0x6000035210e0_0;
    %subi 1, 0, 4;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521200_0;
    %inv;
    %and;
    %load/vec4 v0x600003521560_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x6000035210e0_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.5, 9;
T_9.4 ; End of true expr.
    %load/vec4 v0x6000035214d0_0;
    %load/vec4 v0x600003521200_0;
    %and;
    %load/vec4 v0x6000035210e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 10;
    %jmp/0 T_9.6, 10;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_9.7, 10;
T_9.6 ; End of true expr.
    %load/vec4 v0x6000035210e0_0;
    %jmp/0 T_9.7, 10;
 ; End of false expr.
    %blend;
T_9.7;
    %jmp/0 T_9.5, 9;
 ; End of false expr.
    %blend;
T_9.5;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %assign/vec4 v0x6000035210e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14af053d0;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000035215f0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x14af053d0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x6000035215f0_0;
    %inv;
    %store/vec4 v0x6000035215f0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14af053d0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003521950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x600003521680_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x600003521680_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x600003521680_0;
    %pad/s 8;
    %assign/vec4 v0x6000035219e0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x600003521680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600003521680_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003521680_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x600003521680_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_12.3, 5;
    %delay 10, 0;
    %load/vec4 v0x600003521680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003521680_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x600003521680_0, 0, 32;
T_12.4 ;
    %load/vec4 v0x600003521680_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_12.5, 5;
    %load/vec4 v0x600003521680_0;
    %pad/s 8;
    %assign/vec4 v0x6000035219e0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x600003521680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x600003521680_0, 0, 32;
    %jmp T_12.4;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003521950_0, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x6000035219e0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003521950_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000035217a0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x14af053d0;
T_13 ;
    %vpi_call 2 59 "$monitor", v0x600003521710_0, " ", v0x6000035218c0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x14af053d0;
T_14 ;
    %vpi_call 2 63 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x14af053d0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x14af053d0;
T_15 ;
    %delay 2000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "./fifo_shift.v";
