# NAND-SCHEMATIC-LAYOUT-IN-CADENCE-VIRTUOSO
This repository contains the schematic, symbol, and layout of a 2-input CMOS NAND gate designed and verified in Cadence Virtuoso. The design has passed all DRC (Design Rule Check) and LVS (Layout Versus Schematic) verifications, ensuring it is ready for further integration or fabrication flow.

ğŸ“ Project Contents
schematic/ â€“ NAND gate schematic design

symbol/ â€“ Custom symbol for schematic-level use

layout/ â€“ Complete layout following design rules
 
drc_report/ â€“ Clean DRC report

lvs_report/ â€“ Clean LVS report

âœ… Key Highlights
Technology: Specify node here (e.g., 180nm, 45nm)

Tool: Cadence Virtuoso (custom IC design suite)

No DRC or LVS errors

Standard cell layout style (can be reused for larger designs)

Schematic-driven layout approach used

ğŸ›  How to Use
Open the project in Cadence Virtuoso environment.

Use the Library Manager to load the NAND cell.

View schematic, simulate if needed.

Open layout and run DRC and LVS from Assura/Calibre.

Verify results using the included reports.

ğŸ“š Learning Outcomes
Understanding of custom CMOS gate design

Hands-on layout design aligned to foundry rules

DRC/LVS flow and debugging in Virtuoso

Symbol creation and hierarchical design reuse
