===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2109 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2099 ( 13.5%)    0.2099 ( 17.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1703 ( 10.9%)    0.1703 ( 14.1%)    Parse modules
    0.0359 (  2.3%)    0.0359 (  3.0%)    Verify circuit
    1.0758 ( 69.1%)    0.7302 ( 60.3%)  'firrtl.circuit' Pipeline
    0.1467 (  9.4%)    0.0833 (  6.9%)    'firrtl.module' Pipeline
    0.1370 (  8.8%)    0.0789 (  6.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0097 (  0.6%)    0.0053 (  0.4%)      LowerCHIRRTLPass
    0.0121 (  0.8%)    0.0121 (  1.0%)    InferWidths
    0.0773 (  5.0%)    0.0773 (  6.4%)    InferResets
    0.0045 (  0.3%)    0.0045 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0091 (  0.6%)    0.0091 (  0.7%)    WireDFT
    0.0090 (  0.6%)    0.0090 (  0.7%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0534 (  3.4%)    0.0534 (  4.4%)    LowerFIRRTLTypes
    0.5725 ( 36.8%)    0.3101 ( 25.6%)    'firrtl.module' Pipeline
    0.0696 (  4.5%)    0.0387 (  3.2%)      ExpandWhens
    0.0011 (  0.1%)    0.0006 (  0.0%)      RemoveInvalid
    0.4727 ( 30.4%)    0.2552 ( 21.1%)      Canonicalizer
    0.0291 (  1.9%)    0.0157 (  1.3%)      InferReadWrite
    0.0198 (  1.3%)    0.0198 (  1.6%)    Inliner
    0.0222 (  1.4%)    0.0222 (  1.8%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1029 (  6.6%)    0.1029 (  8.5%)    'firrtl.module' Pipeline
    0.1029 (  6.6%)    0.1029 (  8.5%)      Canonicalizer
    0.0091 (  0.6%)    0.0091 (  0.8%)    RemoveUnusedPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0087 (  0.6%)    0.0087 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1004 (  6.5%)    0.1004 (  8.3%)  LowerFIRRTLToHW
    0.0010 (  0.1%)    0.0010 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0849 (  5.5%)    0.0849 (  7.0%)  'hw.module' Pipeline
    0.0211 (  1.4%)    0.0211 (  1.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0531 (  3.4%)    0.0531 (  4.4%)    Canonicalizer
    0.0106 (  0.7%)    0.0106 (  0.9%)    HWCleanup
    0.0127 (  0.8%)    0.0127 (  1.1%)  'hw.module' Pipeline
    0.0008 (  0.1%)    0.0008 (  0.1%)    HWLegalizeModules
    0.0119 (  0.8%)    0.0119 (  1.0%)    PrettifyVerilog
    0.0685 (  4.4%)    0.0685 (  5.7%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.5566 (100.0%)    1.2109 (100.0%)  Total

{
  totalTime: 1.219,
  maxMemory: 70377472
}
