// Seed: 875744369
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output tri0 id_1;
  logic id_4;
  ;
  assign id_1 = -1'b0;
  assign id_3 = 1'd0 == id_2;
  assign id_1 = id_4;
  assign #id_5 id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd6,
    parameter id_3 = 32'd51
) (
    _id_1
);
  inout wire _id_1;
  logic id_2[-1 : id_1];
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  if (-1) logic _id_3[-1 : (  id_1  )];
  real id_4, id_5;
  logic id_6 [id_3 : -1];
  wire  id_7;
endmodule
