\hypertarget{structUART__Type}{}\section{U\+A\+R\+T\+\_\+\+Type Struct Reference}
\label{structUART__Type}\index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}


{\ttfamily \#include $<$M\+K64\+F12.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a64b68e0c2e2c00962c1f6ff05768a247}{B\+DH}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a82d811085ff9f014e2412f0306ca99cc}{B\+DL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a7d2060193a370f0e9a31ccbcc18324af}{C1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a4050bfe335adcde0e5b87823ea26bc28}{C2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structUART__Type_ab085fb9bbfccce5ace6b752d9784ee26}{S1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_ad9178df20b457eace88576a7cb26d75d}{S2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a23270f53f190afb3fe05203af6bc0059}{C3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_af5e2df4671867807c472469a394c0619}{D}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a73acabe00975b26ce347736f07c80925}{M\+A1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a32e576e5777a71fe5d082448e7a452ed}{M\+A2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_aaefdf66d5b1fa972353e74c01dbbfa95}{C4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_ad807dc965307ce5a463d79158802b3a3}{C5}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structUART__Type_a7d4dbb62f5f502e4e6190f7574d6e372}{ED}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_af9d2946e7652e7f1a1bf56fa019ffaf0}{M\+O\+D\+EM}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_ad836545a70769f43817e1cc2b4e1af00}{IR}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}1\mbox{]}\hypertarget{structUART__Type_a3634e7e80bcda20abb3a83e224f85c4e}{}\label{structUART__Type_a3634e7e80bcda20abb3a83e224f85c4e}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_acd53b65af524f9b87c0dc07ccfb922cc}{P\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a1789480a2f51e46911338c5837a6fc68}{C\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a288d7a13955e4a2637a2021d9ba2e0a8}{S\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a7ab7656c715ebc0ab2632f35903f2a42}{T\+W\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structUART__Type_a84b8e4511219e743ccd3308ac0290572}{T\+C\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a2d214e3cdbe0ac2d09bcf20ab132439e}{R\+W\+F\+I\+FO}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint8\+\_\+t \hyperlink{structUART__Type_ac56a9dbfe3a97f625a4cb0a787303c2d}{R\+C\+F\+I\+FO}
\item 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}1\mbox{]}\hypertarget{structUART__Type_af4f939eb8579f8f851f5c48d67bd6c32}{}\label{structUART__Type_af4f939eb8579f8f851f5c48d67bd6c32}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a289733e31a513073ee9a94532afc2b72}{C7816}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a970303bbe82348655affe06e79e8f6e3}{I\+E7816}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a3ad7c2421ffeffae79c6c92b40d4751c}{I\+S7816}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structUART__Type_ac028c928dc9241242a6d7779cdca9c54}{WP7816T0}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structUART__Type_a1625db48274abc3bf18616664866b81c}{WP7816T1}\\
\}; \hypertarget{structUART__Type_a1d3578c18104a7ca62dc8afe77cb9588}{}\label{structUART__Type_a1d3578c18104a7ca62dc8afe77cb9588}
\\

\end{tabbing}\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a3c5baa7756fc680009fd014c7ffb6a0f}{W\+N7816}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_a5fc0251bba4980051f8991db62e18c2a}{W\+F7816}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_adb5e3ab142d426d631595daaf8e5220e}{E\+T7816}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint8\+\_\+t \hyperlink{structUART__Type_ac13e6db552f61befb71ea95d93af7dee}{T\+L7816}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structUART__Type_ac028c928dc9241242a6d7779cdca9c54}{WP7816T0}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} uint8\_t \hyperlink{structUART__Type_a1625db48274abc3bf18616664866b81c}{WP7816T1}\\
\}; \hypertarget{structUART__Type_a34b0f5ee96bd2b477e9c199818e56f55}{}\label{structUART__Type_a34b0f5ee96bd2b477e9c199818e56f55}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+A\+RT -\/ Register Layout Typedef 

\subsection{Member Data Documentation}
\index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!B\+DH@{B\+DH}}
\index{B\+DH@{B\+DH}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+DH}{BDH}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+B\+DH}\hypertarget{structUART__Type_a64b68e0c2e2c00962c1f6ff05768a247}{}\label{structUART__Type_a64b68e0c2e2c00962c1f6ff05768a247}
U\+A\+RT Baud Rate Registers\+: High, offset\+: 0x0 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!B\+DL@{B\+DL}}
\index{B\+DL@{B\+DL}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+DL}{BDL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+B\+DL}\hypertarget{structUART__Type_a82d811085ff9f014e2412f0306ca99cc}{}\label{structUART__Type_a82d811085ff9f014e2412f0306ca99cc}
U\+A\+RT Baud Rate Registers\+: Low, offset\+: 0x1 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C1@{C1}}
\index{C1@{C1}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C1}{C1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C1}\hypertarget{structUART__Type_a7d2060193a370f0e9a31ccbcc18324af}{}\label{structUART__Type_a7d2060193a370f0e9a31ccbcc18324af}
U\+A\+RT Control Register 1, offset\+: 0x2 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C2@{C2}}
\index{C2@{C2}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C2}{C2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C2}\hypertarget{structUART__Type_a4050bfe335adcde0e5b87823ea26bc28}{}\label{structUART__Type_a4050bfe335adcde0e5b87823ea26bc28}
U\+A\+RT Control Register 2, offset\+: 0x3 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C3@{C3}}
\index{C3@{C3}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C3}{C3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C3}\hypertarget{structUART__Type_a23270f53f190afb3fe05203af6bc0059}{}\label{structUART__Type_a23270f53f190afb3fe05203af6bc0059}
U\+A\+RT Control Register 3, offset\+: 0x6 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C4@{C4}}
\index{C4@{C4}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C4}{C4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C4}\hypertarget{structUART__Type_aaefdf66d5b1fa972353e74c01dbbfa95}{}\label{structUART__Type_aaefdf66d5b1fa972353e74c01dbbfa95}
U\+A\+RT Control Register 4, offset\+: 0xA \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C5@{C5}}
\index{C5@{C5}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C5}{C5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C5}\hypertarget{structUART__Type_ad807dc965307ce5a463d79158802b3a3}{}\label{structUART__Type_ad807dc965307ce5a463d79158802b3a3}
U\+A\+RT Control Register 5, offset\+: 0xB \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C7816@{C7816}}
\index{C7816@{C7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C7816}{C7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C7816}\hypertarget{structUART__Type_a289733e31a513073ee9a94532afc2b72}{}\label{structUART__Type_a289733e31a513073ee9a94532afc2b72}
U\+A\+RT 7816 Control Register, offset\+: 0x18 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!C\+F\+I\+FO@{C\+F\+I\+FO}}
\index{C\+F\+I\+FO@{C\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+I\+FO}{CFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+C\+F\+I\+FO}\hypertarget{structUART__Type_a1789480a2f51e46911338c5837a6fc68}{}\label{structUART__Type_a1789480a2f51e46911338c5837a6fc68}
U\+A\+RT F\+I\+FO Control Register, offset\+: 0x11 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!D@{D}}
\index{D@{D}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D}{D}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::D}\hypertarget{structUART__Type_af5e2df4671867807c472469a394c0619}{}\label{structUART__Type_af5e2df4671867807c472469a394c0619}
U\+A\+RT Data Register, offset\+: 0x7 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!ED@{ED}}
\index{ED@{ED}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{ED}{ED}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+ED}\hypertarget{structUART__Type_a7d4dbb62f5f502e4e6190f7574d6e372}{}\label{structUART__Type_a7d4dbb62f5f502e4e6190f7574d6e372}
U\+A\+RT Extended Data Register, offset\+: 0xC \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!E\+T7816@{E\+T7816}}
\index{E\+T7816@{E\+T7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{E\+T7816}{ET7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+E\+T7816}\hypertarget{structUART__Type_adb5e3ab142d426d631595daaf8e5220e}{}\label{structUART__Type_adb5e3ab142d426d631595daaf8e5220e}
U\+A\+RT 7816 Error Threshold Register, offset\+: 0x1E \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!I\+E7816@{I\+E7816}}
\index{I\+E7816@{I\+E7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+E7816}{IE7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+I\+E7816}\hypertarget{structUART__Type_a970303bbe82348655affe06e79e8f6e3}{}\label{structUART__Type_a970303bbe82348655affe06e79e8f6e3}
U\+A\+RT 7816 Interrupt Enable Register, offset\+: 0x19 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!IR@{IR}}
\index{IR@{IR}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{IR}{IR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+IR}\hypertarget{structUART__Type_ad836545a70769f43817e1cc2b4e1af00}{}\label{structUART__Type_ad836545a70769f43817e1cc2b4e1af00}
U\+A\+RT Infrared Register, offset\+: 0xE \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!I\+S7816@{I\+S7816}}
\index{I\+S7816@{I\+S7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S7816}{IS7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+I\+S7816}\hypertarget{structUART__Type_a3ad7c2421ffeffae79c6c92b40d4751c}{}\label{structUART__Type_a3ad7c2421ffeffae79c6c92b40d4751c}
U\+A\+RT 7816 Interrupt Status Register, offset\+: 0x1A \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!M\+A1@{M\+A1}}
\index{M\+A1@{M\+A1}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+A1}{MA1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+M\+A1}\hypertarget{structUART__Type_a73acabe00975b26ce347736f07c80925}{}\label{structUART__Type_a73acabe00975b26ce347736f07c80925}
U\+A\+RT Match Address Registers 1, offset\+: 0x8 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!M\+A2@{M\+A2}}
\index{M\+A2@{M\+A2}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+A2}{MA2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+M\+A2}\hypertarget{structUART__Type_a32e576e5777a71fe5d082448e7a452ed}{}\label{structUART__Type_a32e576e5777a71fe5d082448e7a452ed}
U\+A\+RT Match Address Registers 2, offset\+: 0x9 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!M\+O\+D\+EM@{M\+O\+D\+EM}}
\index{M\+O\+D\+EM@{M\+O\+D\+EM}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+O\+D\+EM}{MODEM}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+M\+O\+D\+EM}\hypertarget{structUART__Type_af9d2946e7652e7f1a1bf56fa019ffaf0}{}\label{structUART__Type_af9d2946e7652e7f1a1bf56fa019ffaf0}
U\+A\+RT Modem Register, offset\+: 0xD \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!P\+F\+I\+FO@{P\+F\+I\+FO}}
\index{P\+F\+I\+FO@{P\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+F\+I\+FO}{PFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+P\+F\+I\+FO}\hypertarget{structUART__Type_acd53b65af524f9b87c0dc07ccfb922cc}{}\label{structUART__Type_acd53b65af524f9b87c0dc07ccfb922cc}
U\+A\+RT F\+I\+FO Parameters, offset\+: 0x10 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!R\+C\+F\+I\+FO@{R\+C\+F\+I\+FO}}
\index{R\+C\+F\+I\+FO@{R\+C\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+C\+F\+I\+FO}{RCFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+R\+C\+F\+I\+FO}\hypertarget{structUART__Type_ac56a9dbfe3a97f625a4cb0a787303c2d}{}\label{structUART__Type_ac56a9dbfe3a97f625a4cb0a787303c2d}
U\+A\+RT F\+I\+FO Receive Count, offset\+: 0x16 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!R\+W\+F\+I\+FO@{R\+W\+F\+I\+FO}}
\index{R\+W\+F\+I\+FO@{R\+W\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{R\+W\+F\+I\+FO}{RWFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+R\+W\+F\+I\+FO}\hypertarget{structUART__Type_a2d214e3cdbe0ac2d09bcf20ab132439e}{}\label{structUART__Type_a2d214e3cdbe0ac2d09bcf20ab132439e}
U\+A\+RT F\+I\+FO Receive Watermark, offset\+: 0x15 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!S1@{S1}}
\index{S1@{S1}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S1}{S1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+S1}\hypertarget{structUART__Type_ab085fb9bbfccce5ace6b752d9784ee26}{}\label{structUART__Type_ab085fb9bbfccce5ace6b752d9784ee26}
U\+A\+RT Status Register 1, offset\+: 0x4 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!S2@{S2}}
\index{S2@{S2}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S2}{S2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+S2}\hypertarget{structUART__Type_ad9178df20b457eace88576a7cb26d75d}{}\label{structUART__Type_ad9178df20b457eace88576a7cb26d75d}
U\+A\+RT Status Register 2, offset\+: 0x5 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!S\+F\+I\+FO@{S\+F\+I\+FO}}
\index{S\+F\+I\+FO@{S\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+F\+I\+FO}{SFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+S\+F\+I\+FO}\hypertarget{structUART__Type_a288d7a13955e4a2637a2021d9ba2e0a8}{}\label{structUART__Type_a288d7a13955e4a2637a2021d9ba2e0a8}
U\+A\+RT F\+I\+FO Status Register, offset\+: 0x12 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!T\+C\+F\+I\+FO@{T\+C\+F\+I\+FO}}
\index{T\+C\+F\+I\+FO@{T\+C\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+C\+F\+I\+FO}{TCFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+T\+C\+F\+I\+FO}\hypertarget{structUART__Type_a84b8e4511219e743ccd3308ac0290572}{}\label{structUART__Type_a84b8e4511219e743ccd3308ac0290572}
U\+A\+RT F\+I\+FO Transmit Count, offset\+: 0x14 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!T\+L7816@{T\+L7816}}
\index{T\+L7816@{T\+L7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+L7816}{TL7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+T\+L7816}\hypertarget{structUART__Type_ac13e6db552f61befb71ea95d93af7dee}{}\label{structUART__Type_ac13e6db552f61befb71ea95d93af7dee}
U\+A\+RT 7816 Transmit Length Register, offset\+: 0x1F \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!T\+W\+F\+I\+FO@{T\+W\+F\+I\+FO}}
\index{T\+W\+F\+I\+FO@{T\+W\+F\+I\+FO}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+W\+F\+I\+FO}{TWFIFO}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+T\+W\+F\+I\+FO}\hypertarget{structUART__Type_a7ab7656c715ebc0ab2632f35903f2a42}{}\label{structUART__Type_a7ab7656c715ebc0ab2632f35903f2a42}
U\+A\+RT F\+I\+FO Transmit Watermark, offset\+: 0x13 \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!W\+F7816@{W\+F7816}}
\index{W\+F7816@{W\+F7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+F7816}{WF7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+W\+F7816}\hypertarget{structUART__Type_a5fc0251bba4980051f8991db62e18c2a}{}\label{structUART__Type_a5fc0251bba4980051f8991db62e18c2a}
U\+A\+RT 7816 Wait FD Register, offset\+: 0x1D \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!W\+N7816@{W\+N7816}}
\index{W\+N7816@{W\+N7816}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+N7816}{WN7816}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+W\+N7816}\hypertarget{structUART__Type_a3c5baa7756fc680009fd014c7ffb6a0f}{}\label{structUART__Type_a3c5baa7756fc680009fd014c7ffb6a0f}
U\+A\+RT 7816 Wait N Register, offset\+: 0x1C \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!W\+P7816\+T0@{W\+P7816\+T0}}
\index{W\+P7816\+T0@{W\+P7816\+T0}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+P7816\+T0}{WP7816T0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+W\+P7816\+T0}\hypertarget{structUART__Type_ac028c928dc9241242a6d7779cdca9c54}{}\label{structUART__Type_ac028c928dc9241242a6d7779cdca9c54}
U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B \index{U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}!W\+P7816\+T1@{W\+P7816\+T1}}
\index{W\+P7816\+T1@{W\+P7816\+T1}!U\+A\+R\+T\+\_\+\+Type@{U\+A\+R\+T\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{W\+P7816\+T1}{WP7816T1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint8\+\_\+t U\+A\+R\+T\+\_\+\+Type\+::\+W\+P7816\+T1}\hypertarget{structUART__Type_a1625db48274abc3bf18616664866b81c}{}\label{structUART__Type_a1625db48274abc3bf18616664866b81c}
U\+A\+RT 7816 Wait Parameter Register, offset\+: 0x1B 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/M\+K64\+F12.\+h\end{DoxyCompactItemize}
