# vsim -assertdebug -coverage -c test_fifo -l test_fifo_check5.log -do " run -all; quit" 
# Start time: 17:19:10 on Feb 01,2019
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_fifo(fast)
# ** Warning: (vsim-8492) The -assertdebug option was specified but there are no accessible objects.
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
#  run -all
#          5  rst_=1 clk=1 fifo_write=0 fifo_read=0 fifo_full=x fifo_empty=x wr_ptr=x rd_ptr=x cnt=x
#         15  rst_=0 clk=1 fifo_write=0 fifo_read=0 fifo_full=0 fifo_empty=1 wr_ptr=0 rd_ptr=0 cnt=0
#         25  rst_=0 clk=1 fifo_write=0 fifo_read=0 fifo_full=0 fifo_empty=1 wr_ptr=0 rd_ptr=0 cnt=0
#         35  rst_=1 clk=1 fifo_write=0 fifo_read=0 fifo_full=0 fifo_empty=1 wr_ptr=0 rd_ptr=0 cnt=0
#         45  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=1 wr_ptr=0 rd_ptr=0 cnt=0
#         55  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=1 rd_ptr=0 cnt=1
#         65  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=2 rd_ptr=0 cnt=2
#         75  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=3 rd_ptr=0 cnt=3
#         85  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=4 rd_ptr=0 cnt=4
#         95  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=5 rd_ptr=0 cnt=5
#        105  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=6 rd_ptr=0 cnt=6
#        115  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=0 fifo_empty=0 wr_ptr=7 rd_ptr=0 cnt=7
#        125  rst_=1 clk=1 fifo_write=1 fifo_read=0 fifo_full=1 fifo_empty=0 wr_ptr=8 rd_ptr=0 cnt=8
#        135  rst_=1 clk=1 fifo_write=0 fifo_read=0 fifo_full=1 fifo_empty=0 wr_ptr=8 rd_ptr=0 cnt=8
#        145  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=1 fifo_empty=0 wr_ptr=8 rd_ptr=0 cnt=8
#        155  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=1 cnt=7
#        165  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=2 cnt=6
#        175  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=3 cnt=5
#        185  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=4 cnt=4
#        195  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=5 cnt=3
#        205  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=6 cnt=2
#        215  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=0 wr_ptr=8 rd_ptr=7 cnt=1
#        225  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=1 wr_ptr=8 rd_ptr=8 cnt=0
#        225		 PASS::fifo_empty_read_stable_rdptr condition (CHECK 5)
# 
#        235  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=1 wr_ptr=8 rd_ptr=9 cnt=0
#        235		 FAIL::fifo_empty_read_stable_rdptr condition (CHECK 5)
# 
#        245  rst_=1 clk=1 fifo_write=0 fifo_read=1 fifo_full=0 fifo_empty=1 wr_ptr=8 rd_ptr=10 cnt=0
# ** Note: Data structure takes 5126272 bytes of memory
#          Process time 0.00 seconds
#          $finish    : test_fifo.sv(24)
#    Time: 245 ns  Iteration: 1  Instance: /test_fifo
# End time: 17:19:13 on Feb 01,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 2
