Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: model.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "model.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "model"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : model
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\GitHub\VHDL\course\package1.vhd" into library work
Parsing package <package1>.
Parsing package body <package1>.
Parsing VHDL file "D:\GitHub\VHDL\course\model.vhd" into library work
Parsing entity <model>.
Parsing architecture <struct> of entity <model>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <model> (architecture <struct>) from library <work>.
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 43: initialize should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 48: initialize should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 55: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 56: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 57: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 58: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 59: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 60: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 61: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 62: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 67: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 74: gohome should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 77: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 84: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 91: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 97: tmp_random_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 98: tmp_random_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 101: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 112: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 113: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 120: gohome should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 123: eat should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 125: next_ant should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 131: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 133: eat should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 139: eat should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 142: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 148: tmp_random_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 149: tmp_random_result should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 152: pheromone should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "D:\GitHub\VHDL\course\model.vhd" Line 164: pheromone should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <model>.
    Related source file is "D:\GitHub\VHDL\course\model.vhd".
    Found 3-bit register for signal <ant<0>>.
    Found 3-bit register for signal <ant<1>>.
    Found 5-bit subtractor for signal <n2520> created at line 40.
    Found 5-bit subtractor for signal <n2521> created at line 40.
    Found 5-bit subtractor for signal <n2523> created at line 40.
    Found 5-bit subtractor for signal <n2525> created at line 40.
    Found 5-bit subtractor for signal <n2527> created at line 40.
    Found 5-bit subtractor for signal <n2529> created at line 40.
    Found 5-bit subtractor for signal <n2531> created at line 40.
    Found 17-bit subtractor for signal <next_ant[1][2]_GND_4_o_sub_652_OUT> created at line 113.
    Found 5-bit subtractor for signal <n2794> created at line 40.
    Found 5-bit subtractor for signal <n2795> created at line 40.
    Found 5-bit subtractor for signal <n2797> created at line 40.
    Found 5-bit subtractor for signal <n2799> created at line 40.
    Found 5-bit subtractor for signal <n2801> created at line 40.
    Found 5-bit subtractor for signal <n2803> created at line 40.
    Found 5-bit subtractor for signal <n2805> created at line 40.
    Found 3-bit adder for signal <next_ant[0][2]_GND_4_o_add_4_OUT> created at line 55.
    Found 3-bit adder for signal <next_ant[1][2]_GND_4_o_add_5_OUT> created at line 55.
    Found 2-bit adder for signal <n3305> created at line 92.
    Found 3-bit adder for signal <n3307> created at line 92.
    Found 4-bit adder for signal <n3309> created at line 92.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_350_OUT> created at line 92.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_371_OUT> created at line 92.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_392_OUT> created at line 92.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_413_OUT> created at line 92.
    Found 2-bit adder for signal <n3873> created at line 143.
    Found 3-bit adder for signal <n3875> created at line 143.
    Found 4-bit adder for signal <n3877> created at line 143.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_1162_OUT> created at line 143.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_1183_OUT> created at line 143.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_1204_OUT> created at line 143.
    Found 4-bit adder for signal <GND_4_o_GND_4_o_add_1225_OUT> created at line 143.
    Found 16-bit adder for signal <next_ant[1][2]_GND_4_o_add_1458_OUT> created at line 164.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_466_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_488_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_511_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_535_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_559_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_583_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_607_OUT<2:0>> created at line 106.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT<2:0>> created at line 123.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_10_OUT<2:0>> created at line 123.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_818_OUT<1:0>> created at line 133.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_820_OUT<1:0>> created at line 133.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_917_OUT<1:0>> created at line 133.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_948_OUT<1:0>> created at line 133.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_1056_OUT<1:0>> created at line 139.
    Found 2-bit subtractor for signal <GND_4_o_GND_4_o_sub_1060_OUT<1:0>> created at line 139.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1278_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1300_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1323_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1347_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1371_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1395_OUT<2:0>> created at line 157.
    Found 3-bit subtractor for signal <GND_4_o_GND_4_o_sub_1419_OUT<2:0>> created at line 157.
    Found 32x32-bit multiplier for signal <n2519> created at line 26.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_16_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_17_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_18_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_19_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_20_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_21_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[1][2]_X_4_o_wide_mux_22_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[1][2]_X_4_o_wide_mux_30_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_32_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_33_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_34_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_35_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_36_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[0][2]_X_4_o_wide_mux_37_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[1][2]_X_4_o_wide_mux_38_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_47_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_50_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_51_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_52_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_53_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_54_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_55_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[1][2]_X_4_o_wide_mux_56_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_65_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <next_ant[1][2]_X_4_o_wide_mux_74_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <GND_4_o_X_4_o_wide_mux_83_OUT> created at line 67.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_118_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_119_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_120_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_121_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_122_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_123_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_126_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_138_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_139_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_140_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_141_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_142_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_143_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_146_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_158_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_159_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_160_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_161_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_162_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_163_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_166_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_178_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_179_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_180_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_181_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_182_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_183_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_186_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_198_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_199_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_200_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_201_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_202_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_203_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_206_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_218_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_219_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_220_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_221_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_222_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_223_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_226_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_238_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_239_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_240_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_241_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_242_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_243_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_246_OUT> created at line 84.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_258_OUT> created at line 91.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_259_OUT> created at line 91.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_260_OUT> created at line 91.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_261_OUT> created at line 91.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_262_OUT> created at line 91.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_263_OUT> created at line 91.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_266_OUT> created at line 91.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_779_o> created at line 123.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_799_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_800_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_801_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_802_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_803_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_804_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_807_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_820_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_831_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_832_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_833_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_834_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_835_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_836_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_839_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_852_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_863_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_864_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_865_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_866_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_867_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_868_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_871_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_884_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_896_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_897_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_898_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_899_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_900_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_901_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_904_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_917_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_929_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_930_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_931_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_932_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_933_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_934_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_937_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_950_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_962_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_963_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_964_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_965_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_966_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_967_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_970_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_983_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_995_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_996_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_997_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_998_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_999_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1000_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1003_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_1016_o> created at line 133.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1028_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1029_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1030_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1031_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1032_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1033_OUT> created at line 131.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1036_OUT> created at line 131.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_1049_o> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_GND_4_o_Mux_1060_o> created at line 139.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1070_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1071_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1072_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1073_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1074_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1075_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <NS.best_way[2]_X_4_o_wide_mux_1078_OUT> created at line 142.
    Found 16-bit 6-to-1 multiplexer for signal <n3950> created at line 164.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_818_OUT<3>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_818_OUT<2>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_818_OUT<1>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_818_OUT<0>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_948_OUT<3>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_948_OUT<2>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_948_OUT<1>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_948_OUT<0>> created at line 133.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_777_OUT<3>> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_777_OUT<2>> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_777_OUT<1>> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_777_OUT<0>> created at line 123.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_1056_OUT<3>> created at line 139.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_1056_OUT<2>> created at line 139.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_1056_OUT<1>> created at line 139.
    Found 1-bit 4-to-1 multiplexer for signal <GND_4_o_eat[3][0]_wide_mux_1056_OUT<0>> created at line 139.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <initialize>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NS.best_way<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NS.best_way<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <NS.best_way<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <goHome>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp_random_result<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<0><5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<1><5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<2><5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<3><5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<4><5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <pheromone<5><5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_ant<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_ant<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_ant<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_ant<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_ant<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_ant<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <eat<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 16-bit comparator greater for signal <next_ant[1][2]_INV_6_o> created at line 67
    Found 16-bit comparator lessequal for signal <n0032> created at line 67
    Found 16-bit comparator lessequal for signal <n0043> created at line 67
    Found 16-bit comparator lessequal for signal <n0048> created at line 67
    Found 16-bit comparator lessequal for signal <n0059> created at line 67
    Found 16-bit comparator lessequal for signal <n0064> created at line 67
    Found 16-bit comparator lessequal for signal <n0069> created at line 67
    Found 16-bit comparator lessequal for signal <n0074> created at line 67
    Found 16-bit comparator greater for signal <next_ant[1][2]_NS.best_way[2]_LessThan_108_o> created at line 84
    Found 16-bit comparator greater for signal <next_ant[1][2]_NS.best_way[2]_LessThan_128_o> created at line 84
    Found 16-bit comparator greater for signal <next_ant[1][2]_NS.best_way[2]_LessThan_148_o> created at line 84
    Found 16-bit comparator greater for signal <GND_4_o_NS.best_way[2]_LessThan_168_o> created at line 84
    Found 16-bit comparator greater for signal <next_ant[1][2]_NS.best_way[2]_LessThan_188_o> created at line 84
    Found 16-bit comparator greater for signal <GND_4_o_NS.best_way[2]_LessThan_208_o> created at line 84
    Found 16-bit comparator greater for signal <next_ant[1][2]_NS.best_way[2]_LessThan_228_o> created at line 84
    Found 16-bit comparator greater for signal <GND_4_o_NS.best_way[2]_LessThan_248_o> created at line 84
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_268_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_287_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_308_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_GND_4_o_equal_329_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_350_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_GND_4_o_equal_371_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_392_o> created at line 91
    Found 16-bit comparator equal for signal <NS.best_way[2]_GND_4_o_equal_413_o> created at line 91
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_418_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_420_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_424_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_428_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_432_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_436_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_440_o> created at line 36
    Found 16-bit comparator greater for signal <next_ant[1][2]_GND_4_o_LessThan_644_o> created at line 112
    Found 16-bit comparator lessequal for signal <n0470> created at line 131
    Found 16-bit comparator lessequal for signal <n0489> created at line 131
    Found 16-bit comparator lessequal for signal <n0508> created at line 131
    Found 16-bit comparator lessequal for signal <n0528> created at line 131
    Found 16-bit comparator lessequal for signal <n0549> created at line 131
    Found 16-bit comparator lessequal for signal <n0568> created at line 131
    Found 16-bit comparator lessequal for signal <n0587> created at line 131
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_1080_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_1099_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_1120_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_GND_4_o_equal_1141_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_1162_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_GND_4_o_equal_1183_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_next_ant[1][2]_equal_1204_o> created at line 142
    Found 16-bit comparator equal for signal <NS.best_way[2]_GND_4_o_equal_1225_o> created at line 142
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1230_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1232_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1236_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1240_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1244_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1248_o> created at line 36
    Found 4-bit comparator greater for signal <GND_4_o_GND_4_o_LessThan_1252_o> created at line 36
    Summary:
	inferred   1 Multiplier(s).
	inferred  54 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred 635 Latch(s).
	inferred  54 Comparator(s).
	inferred 2514 Multiplexer(s).
Unit <model> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 54
 16-bit adder                                          : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 6
 3-bit adder                                           : 4
 3-bit subtractor                                      : 16
 4-bit adder                                           : 10
 5-bit subtractor                                      : 14
# Registers                                            : 2
 3-bit register                                        : 2
# Latches                                              : 635
 1-bit latch                                           : 635
# Comparators                                          : 54
 16-bit comparator equal                               : 16
 16-bit comparator greater                             : 10
 16-bit comparator lessequal                           : 14
 4-bit comparator greater                              : 14
# Multiplexers                                         : 2514
 1-bit 2-to-1 multiplexer                              : 2022
 1-bit 4-to-1 multiplexer                              : 26
 16-bit 6-to-1 multiplexer                             : 146
 17-bit 2-to-1 multiplexer                             : 36
 2-bit 2-to-1 multiplexer                              : 10
 3-bit 2-to-1 multiplexer                              : 264
 4-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch initialize hinder the constant cleaning in the block model.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 54
 16-bit adder                                          : 1
 17-bit subtractor                                     : 1
 2-bit adder                                           : 2
 2-bit subtractor                                      : 6
 3-bit adder                                           : 4
 3-bit subtractor                                      : 16
 4-bit adder                                           : 10
 4-bit subtractor                                      : 14
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 54
 16-bit comparator equal                               : 16
 16-bit comparator greater                             : 10
 16-bit comparator lessequal                           : 14
 4-bit comparator greater                              : 14
# Multiplexers                                         : 2514
 1-bit 2-to-1 multiplexer                              : 2022
 1-bit 4-to-1 multiplexer                              : 26
 16-bit 6-to-1 multiplexer                             : 146
 17-bit 2-to-1 multiplexer                             : 36
 2-bit 2-to-1 multiplexer                              : 10
 3-bit 2-to-1 multiplexer                              : 264
 4-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch initialize hinder the constant cleaning in the block model.
   You should achieve better results by setting this init to 1.
WARNING:Xst:2677 - Node <tmp_random_result_31> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_28> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_30> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_25> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_27> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_26> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_22> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_24> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_23> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_19> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_21> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_20> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_18> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_17> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <tmp_random_result_29> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <Mmult_n25191> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <Mmult_n25192> of sequential type is unconnected in block <model>.
WARNING:Xst:2677 - Node <Mmult_n25193> of sequential type is unconnected in block <model>.

Optimizing unit <model> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block model, actual ratio is 4.
Latch next_ant<0>_0 has been replicated 4 time(s)
Latch next_ant<0>_1 has been replicated 2 time(s)
Latch next_ant<0>_2 has been replicated 1 time(s)
Latch next_ant<1>_0 has been replicated 5 time(s)
Latch next_ant<1>_1 has been replicated 1 time(s)
Latch next_ant<1>_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : model.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7704
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 70
#      LUT3                        : 194
#      LUT4                        : 465
#      LUT5                        : 1272
#      LUT6                        : 5407
#      MUXCY                       : 245
#      MUXF7                       : 16
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 31
# FlipFlops/Latches                : 640
#      FD                          : 6
#      LD                          : 16
#      LDE                         : 617
#      LDE_1                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 16
#      OBUF                        : 6
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:             634  out of  408000     0%  
 Number of Slice LUTs:                 7409  out of  204000     3%  
    Number used as Logic:              7409  out of  204000     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7424
   Number with an unused Flip Flop:    6790  out of   7424    91%  
   Number with an unused LUT:            15  out of   7424     0%  
   Number of fully used LUT-FF pairs:   619  out of   7424     8%  
   Number of unique control sets:        59

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    600     3%  
    IOB Flip Flops/Latches:               6

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of   1120     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)        | Load  |
------------------------------------------------------------------------------+------------------------------+-------+
initialize                                                                    | NONE(initialize)             | 4     |
goHome_PWR_4_o_MUX_383_o(Mmux_goHome_PWR_4_o_MUX_383_o11:O)                   | NONE(*)(goHome)              | 1     |
initialize_start_eat[0][0]_MUX_159_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1161:O)| NONE(*)(eat<0>_0)            | 1     |
initialize_start_eat[0][0]_MUX_167_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1171:O)| NONE(*)(eat<0>_1)            | 1     |
initialize_start_eat[0][0]_MUX_191_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1201:O)| NONE(*)(eat<1>_0)            | 1     |
initialize_start_eat[0][0]_MUX_175_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1181:O)| NONE(*)(eat<0>_2)            | 1     |
initialize_start_eat[0][0]_MUX_183_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1191:O)| NONE(*)(eat<0>_3)            | 1     |
initialize_start_eat[0][0]_MUX_215_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1231:O)| NONE(*)(eat<1>_3)            | 1     |
initialize_start_eat[0][0]_MUX_199_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1211:O)| NONE(*)(eat<1>_1)            | 1     |
initialize_start_eat[0][0]_MUX_207_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1221:O)| NONE(*)(eat<1>_2)            | 1     |
initialize_start_eat[0][0]_MUX_239_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1261:O)| NONE(*)(eat<2>_2)            | 1     |
initialize_start_eat[0][0]_MUX_223_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1241:O)| NONE(*)(eat<2>_0)            | 1     |
initialize_start_eat[0][0]_MUX_231_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1251:O)| NONE(*)(eat<2>_1)            | 1     |
initialize_start_eat[0][0]_MUX_247_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1271:O)| NONE(*)(eat<2>_3)            | 1     |
initialize_start_eat[0][0]_MUX_255_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1281:O)| NONE(*)(eat<3>_0)            | 1     |
initialize_start_eat[0][0]_MUX_263_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1291:O)| NONE(*)(eat<3>_1)            | 1     |
initialize_start_eat[0][0]_MUX_271_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1301:O)| NONE(*)(eat<3>_2)            | 1     |
initialize_start_eat[0][0]_MUX_279_o(Mmux_eat[0][0]_eat[0][0]_MUX_157_o1311:O)| NONE(*)(eat<3>_3)            | 1     |
goHome_PWR_4_o_MUX_391_o(Mmux_goHome_PWR_4_o_MUX_391_o11:O)                   | NONE(*)(tmp_random_result_16)| 17    |
goHome_PWR_4_o_MUX_649_o(Mmux_goHome_PWR_4_o_MUX_649_o11:O)                   | NONE(*)(pheromone<0><0>_15)  | 16    |
goHome_PWR_4_o_MUX_809_o(Mmux_goHome_PWR_4_o_MUX_809_o11:O)                   | NONE(*)(pheromone<0><1>_15)  | 16    |
goHome_PWR_4_o_MUX_969_o(Mmux_goHome_PWR_4_o_MUX_969_o11:O)                   | NONE(*)(pheromone<0><2>_13)  | 16    |
goHome_PWR_4_o_MUX_1129_o(Mmux_goHome_PWR_4_o_MUX_1129_o12:O)                 | NONE(*)(pheromone<0><3>_15)  | 16    |
goHome_PWR_4_o_MUX_1289_o(Mmux_goHome_PWR_4_o_MUX_1289_o11:O)                 | NONE(*)(pheromone<0><4>_15)  | 16    |
goHome_PWR_4_o_MUX_1449_o(Mmux_goHome_PWR_4_o_MUX_1449_o11:O)                 | NONE(*)(pheromone<0><5>_13)  | 16    |
goHome_PWR_4_o_MUX_1609_o(Mmux_goHome_PWR_4_o_MUX_1609_o11:O)                 | NONE(*)(pheromone<1><0>_13)  | 16    |
goHome_PWR_4_o_MUX_1769_o(Mmux_goHome_PWR_4_o_MUX_1769_o11:O)                 | NONE(*)(pheromone<1><1>_15)  | 16    |
goHome_PWR_4_o_MUX_1929_o(Mmux_goHome_PWR_4_o_MUX_1929_o11:O)                 | NONE(*)(pheromone<1><2>_13)  | 16    |
goHome_PWR_4_o_MUX_2089_o(Mmux_goHome_PWR_4_o_MUX_2089_o11:O)                 | NONE(*)(pheromone<1><3>_13)  | 16    |
goHome_PWR_4_o_MUX_2249_o(Mmux_goHome_PWR_4_o_MUX_2249_o11:O)                 | NONE(*)(pheromone<1><4>_13)  | 16    |
goHome_PWR_4_o_MUX_2409_o(Mmux_goHome_PWR_4_o_MUX_2409_o11:O)                 | NONE(*)(pheromone<1><5>_13)  | 16    |
goHome_PWR_4_o_MUX_2569_o(Mmux_goHome_PWR_4_o_MUX_2569_o11:O)                 | NONE(*)(pheromone<2><0>_13)  | 16    |
goHome_PWR_4_o_MUX_2729_o(Mmux_goHome_PWR_4_o_MUX_2729_o11:O)                 | NONE(*)(pheromone<2><1>_13)  | 16    |
goHome_PWR_4_o_MUX_2889_o(Mmux_goHome_PWR_4_o_MUX_2889_o11:O)                 | NONE(*)(pheromone<2><2>_13)  | 16    |
goHome_PWR_4_o_MUX_3049_o(Mmux_goHome_PWR_4_o_MUX_3049_o11:O)                 | NONE(*)(pheromone<2><3>_15)  | 16    |
goHome_PWR_4_o_MUX_3209_o(Mmux_goHome_PWR_4_o_MUX_3209_o11:O)                 | NONE(*)(pheromone<2><4>_13)  | 16    |
goHome_PWR_4_o_MUX_3369_o(Mmux_goHome_PWR_4_o_MUX_3369_o11:O)                 | NONE(*)(pheromone<2><5>_13)  | 16    |
goHome_PWR_4_o_MUX_3529_o(Mmux_goHome_PWR_4_o_MUX_3529_o11:O)                 | NONE(*)(pheromone<3><0>_14)  | 16    |
goHome_PWR_4_o_MUX_3689_o(Mmux_goHome_PWR_4_o_MUX_3689_o11:O)                 | NONE(*)(pheromone<3><1>_15)  | 16    |
goHome_PWR_4_o_MUX_3849_o(Mmux_goHome_PWR_4_o_MUX_3849_o11:O)                 | NONE(*)(pheromone<3><2>_13)  | 16    |
goHome_PWR_4_o_MUX_4009_o(Mmux_goHome_PWR_4_o_MUX_4009_o11:O)                 | NONE(*)(pheromone<3><3>_14)  | 16    |
goHome_PWR_4_o_MUX_4169_o(Mmux_goHome_PWR_4_o_MUX_4169_o11:O)                 | NONE(*)(pheromone<3><4>_14)  | 16    |
goHome_PWR_4_o_MUX_4329_o(Mmux_goHome_PWR_4_o_MUX_4329_o11:O)                 | NONE(*)(pheromone<3><5>_15)  | 16    |
goHome_PWR_4_o_MUX_4489_o(Mmux_goHome_PWR_4_o_MUX_4489_o11:O)                 | NONE(*)(pheromone<4><0>_14)  | 16    |
goHome_PWR_4_o_MUX_4649_o(Mmux_goHome_PWR_4_o_MUX_4649_o11:O)                 | NONE(*)(pheromone<4><1>_14)  | 16    |
goHome_PWR_4_o_MUX_4809_o(Mmux_goHome_PWR_4_o_MUX_4809_o11:O)                 | NONE(*)(pheromone<4><2>_14)  | 16    |
goHome_PWR_4_o_MUX_4969_o(Mmux_goHome_PWR_4_o_MUX_4969_o11:O)                 | NONE(*)(pheromone<4><3>_14)  | 16    |
goHome_PWR_4_o_MUX_5129_o(Mmux_goHome_PWR_4_o_MUX_5129_o11:O)                 | NONE(*)(pheromone<4><4>_14)  | 16    |
goHome_PWR_4_o_MUX_5289_o(Mmux_goHome_PWR_4_o_MUX_5289_o11:O)                 | NONE(*)(pheromone<4><5>_14)  | 16    |
goHome_PWR_4_o_MUX_5449_o(Mmux_goHome_PWR_4_o_MUX_5449_o11:O)                 | NONE(*)(pheromone<5><0>_14)  | 16    |
goHome_PWR_4_o_MUX_5609_o(Mmux_goHome_PWR_4_o_MUX_5609_o11:O)                 | NONE(*)(pheromone<5><1>_15)  | 16    |
goHome_PWR_4_o_MUX_5769_o(Mmux_goHome_PWR_4_o_MUX_5769_o11:O)                 | NONE(*)(pheromone<5><2>_14)  | 16    |
goHome_PWR_4_o_MUX_5929_o(Mmux_goHome_PWR_4_o_MUX_5929_o11:O)                 | NONE(*)(pheromone<5><3>_14)  | 16    |
goHome_PWR_4_o_MUX_6089_o(Mmux_goHome_PWR_4_o_MUX_6089_o11:O)                 | NONE(*)(pheromone<5><4>_15)  | 16    |
goHome_PWR_4_o_MUX_6249_o(Mmux_goHome_PWR_4_o_MUX_6249_o11:O)                 | NONE(*)(pheromone<5><5>_15)  | 16    |
goHome_PWR_4_o_MUX_6427_o(Mmux_goHome_PWR_4_o_MUX_6427_o1:O)                  | NONE(*)(next_ant<1>_1)       | 10    |
clk                                                                           | BUFGP                        | 6     |
goHome_PWR_4_o_MUX_6406_o(Mmux_goHome_PWR_4_o_MUX_6406_o1:O)                  | NONE(*)(next_ant<0>_2)       | 10    |
------------------------------------------------------------------------------+------------------------------+-------+
(*) These 56 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 35.578ns (Maximum Frequency: 28.107MHz)
   Minimum input arrival time before clock: 1.740ns
   Maximum output required time after clock: 0.511ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_383_o'
  Clock period: 1.121ns (frequency: 891.813MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.121ns (Levels of Logic = 1)
  Source:            goHome (LATCH)
  Destination:       goHome (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_383_o falling
  Destination Clock: goHome_PWR_4_o_MUX_383_o falling

  Data Path: goHome to goHome
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q            670   0.326   0.463  goHome (goHome)
     INV:I->O              1   0.053   0.279  goHome_INV_98_o1_INV_0 (goHome_INV_98_o)
     LDE:D                    -0.035          goHome
    ----------------------------------------
    Total                      1.121ns (0.379ns logic, 0.742ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_159_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<0>_0 (LATCH)
  Destination:       eat<0>_0 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_159_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_159_o falling

  Data Path: eat<0>_0 to eat<0>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<0>_0 (eat<0>_0)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o134 (eat[0][0]_eat[0][0]_MUX_157_o)
     LD:D                     -0.035          eat<0>_0
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_167_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<0>_1 (LATCH)
  Destination:       eat<0>_1 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_167_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_167_o falling

  Data Path: eat<0>_1 to eat<0>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<0>_1 (eat<0>_1)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o111 (eat[0][0]_eat[0][0]_MUX_165_o)
     LD:D                     -0.035          eat<0>_1
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_191_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<1>_0 (LATCH)
  Destination:       eat<1>_0 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_191_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_191_o falling

  Data Path: eat<1>_0 to eat<1>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<1>_0 (eat<1>_0)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o141 (eat[1][0]_eat[1][0]_MUX_189_o)
     LD:D                     -0.035          eat<1>_0
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_175_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<0>_2 (LATCH)
  Destination:       eat<0>_2 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_175_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_175_o falling

  Data Path: eat<0>_2 to eat<0>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<0>_2 (eat<0>_2)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1210 (eat[0][0]_eat[0][0]_MUX_173_o)
     LD:D                     -0.035          eat<0>_2
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_183_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<0>_3 (LATCH)
  Destination:       eat<0>_3 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_183_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_183_o falling

  Data Path: eat<0>_3 to eat<0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<0>_3 (eat<0>_3)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o132 (eat[0][0]_eat[0][0]_MUX_181_o)
     LD:D                     -0.035          eat<0>_3
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_215_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<1>_3 (LATCH)
  Destination:       eat<1>_3 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_215_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_215_o falling

  Data Path: eat<1>_3 to eat<1>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<1>_3 (eat<1>_3)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o171 (eat[1][0]_eat[1][0]_MUX_213_o)
     LD:D                     -0.035          eat<1>_3
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_199_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<1>_1 (LATCH)
  Destination:       eat<1>_1 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_199_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_199_o falling

  Data Path: eat<1>_1 to eat<1>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<1>_1 (eat<1>_1)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o151 (eat[1][0]_eat[1][0]_MUX_197_o)
     LD:D                     -0.035          eat<1>_1
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_207_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<1>_2 (LATCH)
  Destination:       eat<1>_2 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_207_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_207_o falling

  Data Path: eat<1>_2 to eat<1>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<1>_2 (eat<1>_2)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o161 (eat[1][0]_eat[1][0]_MUX_205_o)
     LD:D                     -0.035          eat<1>_2
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_239_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<2>_2 (LATCH)
  Destination:       eat<2>_2 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_239_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_239_o falling

  Data Path: eat<2>_2 to eat<2>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<2>_2 (eat<2>_2)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1101 (eat[2][0]_eat[2][0]_MUX_237_o)
     LD:D                     -0.035          eat<2>_2
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_223_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<2>_0 (LATCH)
  Destination:       eat<2>_0 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_223_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_223_o falling

  Data Path: eat<2>_0 to eat<2>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<2>_0 (eat<2>_0)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o181 (eat[2][0]_eat[2][0]_MUX_221_o)
     LD:D                     -0.035          eat<2>_0
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_231_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<2>_1 (LATCH)
  Destination:       eat<2>_1 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_231_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_231_o falling

  Data Path: eat<2>_1 to eat<2>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<2>_1 (eat<2>_1)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o191 (eat[2][0]_eat[2][0]_MUX_229_o)
     LD:D                     -0.035          eat<2>_1
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_247_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<2>_3 (LATCH)
  Destination:       eat<2>_3 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_247_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_247_o falling

  Data Path: eat<2>_3 to eat<2>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<2>_3 (eat<2>_3)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1111 (eat[2][0]_eat[2][0]_MUX_245_o)
     LD:D                     -0.035          eat<2>_3
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_255_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<3>_0 (LATCH)
  Destination:       eat<3>_0 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_255_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_255_o falling

  Data Path: eat<3>_0 to eat<3>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<3>_0 (eat<3>_0)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1121 (eat[3][0]_eat[3][0]_MUX_253_o)
     LD:D                     -0.035          eat<3>_0
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_263_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<3>_1 (LATCH)
  Destination:       eat<3>_1 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_263_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_263_o falling

  Data Path: eat<3>_1 to eat<3>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<3>_1 (eat<3>_1)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1131 (eat[3][0]_eat[3][0]_MUX_261_o)
     LD:D                     -0.035          eat<3>_1
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_271_o'
  Clock period: 0.672ns (frequency: 1487.431MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.672ns (Levels of Logic = 1)
  Source:            eat<3>_2 (LATCH)
  Destination:       eat<3>_2 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_271_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_271_o falling

  Data Path: eat<3>_2 to eat<3>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.326   0.303  eat<3>_2 (eat<3>_2)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1141 (eat[3][0]_eat[3][0]_MUX_269_o)
     LD:D                     -0.035          eat<3>_2
    ----------------------------------------
    Total                      0.672ns (0.369ns logic, 0.303ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize_start_eat[0][0]_MUX_279_o'
  Clock period: 0.677ns (frequency: 1476.669MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.677ns (Levels of Logic = 1)
  Source:            eat<3>_3 (LATCH)
  Destination:       eat<3>_3 (LATCH)
  Source Clock:      initialize_start_eat[0][0]_MUX_279_o falling
  Destination Clock: initialize_start_eat[0][0]_MUX_279_o falling

  Data Path: eat<3>_3 to eat<3>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               5   0.326   0.308  eat<3>_3 (eat<3>_3)
     LUT4:I3->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1151 (eat[3][0]_eat[3][0]_MUX_277_o)
     LD:D                     -0.035          eat<3>_3
    ----------------------------------------
    Total                      0.677ns (0.369ns logic, 0.308ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_391_o'
  Clock period: 3.494ns (frequency: 286.232MHz)
  Total number of paths / destination ports: 306 / 17
-------------------------------------------------------------------------
Delay:               3.494ns (Levels of Logic = 2)
  Source:            tmp_random_result_1 (LATCH)
  Destination:       tmp_random_result_16 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_391_o falling
  Destination Clock: goHome_PWR_4_o_MUX_391_o falling

  Data Path: tmp_random_result_1 to tmp_random_result_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             47   0.326   0.388  tmp_random_result_1 (tmp_random_result_1)
     DSP48E1:B1->P16       1   2.280   0.456  Mmult_n2519 (n2519<16>)
     LUT4:I0->O            1   0.043   0.000  Mmux_tmp_random_result[31]_GND_4_o_MUX_509_o11 (tmp_random_result[31]_GND_4_o_MUX_509_o)
     LDE:D                    -0.035          tmp_random_result_16
    ----------------------------------------
    Total                      3.494ns (2.649ns logic, 0.845ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_649_o'
  Clock period: 4.039ns (frequency: 247.563MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.039ns (Levels of Logic = 8)
  Source:            pheromone<0><0>_9 (LATCH)
  Destination:       pheromone<0><0>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_649_o falling
  Destination Clock: goHome_PWR_4_o_MUX_649_o falling

  Data Path: pheromone<0><0>_9 to pheromone<0><0>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.380  pheromone<0><0>_9 (pheromone<0><0>_9)
     LUT6:I5->O            1   0.043   0.289  next_ant<0><2>591 (next_ant<0><2>59)
     LUT5:I4->O            3   0.043   0.299  next_ant<0><2>592 (next_ant<0><2>_mmx_out62)
     LUT6:I5->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1_SW0 (N56)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1 (pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o)
     LDE:D                    -0.035          pheromone<0><0>_15
    ----------------------------------------
    Total                      4.039ns (0.670ns logic, 3.369ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_809_o'
  Clock period: 4.206ns (frequency: 237.734MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.206ns (Levels of Logic = 8)
  Source:            pheromone<0><1>_9 (LATCH)
  Destination:       pheromone<0><1>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_809_o falling
  Destination Clock: goHome_PWR_4_o_MUX_809_o falling

  Data Path: pheromone<0><1>_9 to pheromone<0><1>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.380  pheromone<0><1>_9 (pheromone<0><1>_9)
     LUT6:I5->O            1   0.043   0.289  next_ant<0><2>601 (next_ant<0><2>60)
     LUT5:I4->O            3   0.043   0.466  next_ant<0><2>602 (next_ant<0><2>_mmx_out63)
     LUT6:I2->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[0][1][15]_pheromone[0][1][15]_MUX_805_o1_SW0 (N58)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[0][1][15]_pheromone[0][1][15]_MUX_805_o1 (pheromone[0][1][15]_pheromone[0][1][15]_MUX_805_o)
     LDE:D                    -0.035          pheromone<0><1>_15
    ----------------------------------------
    Total                      4.206ns (0.670ns logic, 3.536ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_969_o'
  Clock period: 4.093ns (frequency: 244.297MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 8)
  Source:            pheromone<0><2>_9 (LATCH)
  Destination:       pheromone<0><2>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_969_o falling
  Destination Clock: goHome_PWR_4_o_MUX_969_o falling

  Data Path: pheromone<0><2>_9 to pheromone<0><2>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.380  pheromone<0><2>_9 (pheromone<0><2>_9)
     LUT6:I5->O            1   0.043   0.289  next_ant<0><2>612 (next_ant<0><2>61)
     LUT5:I4->O            3   0.043   0.353  next_ant<0><2>613 (next_ant<0><2>_mmx_out64)
     LUT6:I4->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[0][2][15]_pheromone[0][2][15]_MUX_1005_o112_SW0 (N60)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[0][2][15]_pheromone[0][2][15]_MUX_1005_o112 (pheromone[0][2][15]_pheromone[0][2][15]_MUX_965_o)
     LDE:D                    -0.035          pheromone<0><2>_15
    ----------------------------------------
    Total                      4.093ns (0.670ns logic, 3.423ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_1129_o'
  Clock period: 4.178ns (frequency: 239.327MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.178ns (Levels of Logic = 8)
  Source:            pheromone<0><3>_9 (LATCH)
  Destination:       pheromone<0><3>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_1129_o falling
  Destination Clock: goHome_PWR_4_o_MUX_1129_o falling

  Data Path: pheromone<0><3>_9 to pheromone<0><3>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.380  pheromone<0><3>_9 (pheromone<0><3>_9)
     LUT6:I5->O            1   0.043   0.289  next_ant<0><2>621 (next_ant<0><2>62)
     LUT5:I4->O            3   0.043   0.438  next_ant<0><2>622 (next_ant<0><2>_mmx_out65)
     LUT6:I3->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[0][3][15]_pheromone[0][3][15]_MUX_1125_o1_SW0 (N62)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[0][3][15]_pheromone[0][3][15]_MUX_1125_o1 (pheromone[0][3][15]_pheromone[0][3][15]_MUX_1125_o)
     LDE:D                    -0.035          pheromone<0><3>_15
    ----------------------------------------
    Total                      4.178ns (0.670ns logic, 3.508ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_1289_o'
  Clock period: 3.801ns (frequency: 263.072MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.801ns (Levels of Logic = 7)
  Source:            pheromone<0><4>_9 (LATCH)
  Destination:       pheromone<0><4>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_1289_o falling
  Destination Clock: goHome_PWR_4_o_MUX_1289_o falling

  Data Path: pheromone<0><4>_9 to pheromone<0><4>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.380  pheromone<0><4>_9 (pheromone<0><4>_9)
     LUT6:I5->O            1   0.043   0.289  next_ant<0><2>631 (next_ant<0><2>63)
     LUT5:I4->O            5   0.043   0.362  next_ant<0><2>632 (next_ant<0><2>_mmx_out66)
     LUT5:I3->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[0][4][15]_pheromone[0][4][15]_MUX_1285_o1 (pheromone[0][4][15]_pheromone[0][4][15]_MUX_1285_o)
     LDE:D                    -0.035          pheromone<0><4>_15
    ----------------------------------------
    Total                      3.801ns (0.627ns logic, 3.174ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_1449_o'
  Clock period: 3.914ns (frequency: 255.477MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.914ns (Levels of Logic = 7)
  Source:            pheromone<0><5>_9 (LATCH)
  Destination:       pheromone<0><5>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_1449_o falling
  Destination Clock: goHome_PWR_4_o_MUX_1449_o falling

  Data Path: pheromone<0><5>_9 to pheromone<0><5>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.380  pheromone<0><5>_9 (pheromone<0><5>_9)
     LUT6:I5->O            1   0.043   0.289  next_ant<0><2>641 (next_ant<0><2>64)
     LUT5:I4->O            5   0.043   0.475  next_ant<0><2>642 (next_ant<0><2>_mmx_out67)
     LUT5:I1->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[0][5][15]_pheromone[0][5][15]_MUX_1445_o1 (pheromone[0][5][15]_pheromone[0][5][15]_MUX_1445_o)
     LDE:D                    -0.035          pheromone<0><5>_15
    ----------------------------------------
    Total                      3.914ns (0.627ns logic, 3.287ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_1609_o'
  Clock period: 4.206ns (frequency: 237.734MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.206ns (Levels of Logic = 8)
  Source:            pheromone<1><0>_9 (LATCH)
  Destination:       pheromone<1><0>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_1609_o falling
  Destination Clock: goHome_PWR_4_o_MUX_1609_o falling

  Data Path: pheromone<1><0>_9 to pheromone<1><0>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<1><0>_9 (pheromone<1><0>_9)
     LUT6:I2->O            1   0.043   0.289  next_ant<0><2>591 (next_ant<0><2>59)
     LUT5:I4->O            3   0.043   0.299  next_ant<0><2>592 (next_ant<0><2>_mmx_out62)
     LUT6:I5->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[1][0][15]_pheromone[1][0][15]_MUX_1605_o1_SW0 (N66)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[1][0][15]_pheromone[1][0][15]_MUX_1605_o1 (pheromone[1][0][15]_pheromone[1][0][15]_MUX_1605_o)
     LDE:D                    -0.035          pheromone<1><0>_15
    ----------------------------------------
    Total                      4.206ns (0.670ns logic, 3.536ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_1769_o'
  Clock period: 4.373ns (frequency: 228.656MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.373ns (Levels of Logic = 8)
  Source:            pheromone<1><1>_9 (LATCH)
  Destination:       pheromone<1><1>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_1769_o falling
  Destination Clock: goHome_PWR_4_o_MUX_1769_o falling

  Data Path: pheromone<1><1>_9 to pheromone<1><1>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<1><1>_9 (pheromone<1><1>_9)
     LUT6:I2->O            1   0.043   0.289  next_ant<0><2>601 (next_ant<0><2>60)
     LUT5:I4->O            3   0.043   0.466  next_ant<0><2>602 (next_ant<0><2>_mmx_out63)
     LUT6:I2->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[1][1][15]_pheromone[1][1][15]_MUX_1765_o1_SW0 (N70)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[1][1][15]_pheromone[1][1][15]_MUX_1765_o1 (pheromone[1][1][15]_pheromone[1][1][15]_MUX_1765_o)
     LDE:D                    -0.035          pheromone<1><1>_15
    ----------------------------------------
    Total                      4.373ns (0.670ns logic, 3.703ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_1929_o'
  Clock period: 4.260ns (frequency: 234.721MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.260ns (Levels of Logic = 8)
  Source:            pheromone<1><2>_9 (LATCH)
  Destination:       pheromone<1><2>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_1929_o falling
  Destination Clock: goHome_PWR_4_o_MUX_1929_o falling

  Data Path: pheromone<1><2>_9 to pheromone<1><2>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<1><2>_9 (pheromone<1><2>_9)
     LUT6:I2->O            1   0.043   0.289  next_ant<0><2>612 (next_ant<0><2>61)
     LUT5:I4->O            3   0.043   0.353  next_ant<0><2>613 (next_ant<0><2>_mmx_out64)
     LUT6:I4->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[1][2][15]_pheromone[1][2][15]_MUX_1925_o1_SW0 (N72)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[1][2][15]_pheromone[1][2][15]_MUX_1925_o1 (pheromone[1][2][15]_pheromone[1][2][15]_MUX_1925_o)
     LDE:D                    -0.035          pheromone<1><2>_15
    ----------------------------------------
    Total                      4.260ns (0.670ns logic, 3.590ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_2089_o'
  Clock period: 4.345ns (frequency: 230.129MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.345ns (Levels of Logic = 8)
  Source:            pheromone<1><3>_9 (LATCH)
  Destination:       pheromone<1><3>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_2089_o falling
  Destination Clock: goHome_PWR_4_o_MUX_2089_o falling

  Data Path: pheromone<1><3>_9 to pheromone<1><3>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<1><3>_9 (pheromone<1><3>_9)
     LUT6:I2->O            1   0.043   0.289  next_ant<0><2>621 (next_ant<0><2>62)
     LUT5:I4->O            3   0.043   0.438  next_ant<0><2>622 (next_ant<0><2>_mmx_out65)
     LUT6:I3->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[1][3][15]_pheromone[1][3][15]_MUX_2085_o1_SW0 (N76)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[1][3][15]_pheromone[1][3][15]_MUX_2085_o1 (pheromone[1][3][15]_pheromone[1][3][15]_MUX_2085_o)
     LDE:D                    -0.035          pheromone<1><3>_15
    ----------------------------------------
    Total                      4.345ns (0.670ns logic, 3.675ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_2249_o'
  Clock period: 3.968ns (frequency: 252.000MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.968ns (Levels of Logic = 7)
  Source:            pheromone<1><4>_9 (LATCH)
  Destination:       pheromone<1><4>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_2249_o falling
  Destination Clock: goHome_PWR_4_o_MUX_2249_o falling

  Data Path: pheromone<1><4>_9 to pheromone<1><4>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<1><4>_9 (pheromone<1><4>_9)
     LUT6:I2->O            1   0.043   0.289  next_ant<0><2>631 (next_ant<0><2>63)
     LUT5:I4->O            5   0.043   0.362  next_ant<0><2>632 (next_ant<0><2>_mmx_out66)
     LUT5:I3->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[1][4][15]_pheromone[1][4][15]_MUX_2245_o1 (pheromone[1][4][15]_pheromone[1][4][15]_MUX_2245_o)
     LDE:D                    -0.035          pheromone<1><4>_15
    ----------------------------------------
    Total                      3.968ns (0.627ns logic, 3.341ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_2409_o'
  Clock period: 4.081ns (frequency: 245.023MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.081ns (Levels of Logic = 7)
  Source:            pheromone<1><5>_9 (LATCH)
  Destination:       pheromone<1><5>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_2409_o falling
  Destination Clock: goHome_PWR_4_o_MUX_2409_o falling

  Data Path: pheromone<1><5>_9 to pheromone<1><5>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<1><5>_9 (pheromone<1><5>_9)
     LUT6:I2->O            1   0.043   0.289  next_ant<0><2>641 (next_ant<0><2>64)
     LUT5:I4->O            5   0.043   0.475  next_ant<0><2>642 (next_ant<0><2>_mmx_out67)
     LUT5:I1->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[1][5][15]_pheromone[1][5][15]_MUX_2405_o1 (pheromone[1][5][15]_pheromone[1][5][15]_MUX_2405_o)
     LDE:D                    -0.035          pheromone<1><5>_15
    ----------------------------------------
    Total                      4.081ns (0.627ns logic, 3.454ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_2569_o'
  Clock period: 4.093ns (frequency: 244.297MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 8)
  Source:            pheromone<2><0>_9 (LATCH)
  Destination:       pheromone<2><0>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_2569_o falling
  Destination Clock: goHome_PWR_4_o_MUX_2569_o falling

  Data Path: pheromone<2><0>_9 to pheromone<2><0>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<2><0>_9 (pheromone<2><0>_9)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>591 (next_ant<0><2>59)
     LUT5:I4->O            3   0.043   0.299  next_ant<0><2>592 (next_ant<0><2>_mmx_out62)
     LUT6:I5->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[2][0][15]_pheromone[2][0][15]_MUX_2565_o1_SW0 (N80)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[2][0][15]_pheromone[2][0][15]_MUX_2565_o1 (pheromone[2][0][15]_pheromone[2][0][15]_MUX_2565_o)
     LDE:D                    -0.035          pheromone<2><0>_15
    ----------------------------------------
    Total                      4.093ns (0.670ns logic, 3.423ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_2729_o'
  Clock period: 4.260ns (frequency: 234.721MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.260ns (Levels of Logic = 8)
  Source:            pheromone<2><1>_9 (LATCH)
  Destination:       pheromone<2><1>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_2729_o falling
  Destination Clock: goHome_PWR_4_o_MUX_2729_o falling

  Data Path: pheromone<2><1>_9 to pheromone<2><1>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<2><1>_9 (pheromone<2><1>_9)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>601 (next_ant<0><2>60)
     LUT5:I4->O            3   0.043   0.466  next_ant<0><2>602 (next_ant<0><2>_mmx_out63)
     LUT6:I2->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[2][1][15]_pheromone[2][1][15]_MUX_2725_o1_SW0 (N82)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[2][1][15]_pheromone[2][1][15]_MUX_2725_o1 (pheromone[2][1][15]_pheromone[2][1][15]_MUX_2725_o)
     LDE:D                    -0.035          pheromone<2><1>_15
    ----------------------------------------
    Total                      4.260ns (0.670ns logic, 3.590ns route)
                                       (15.7% logic, 84.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_2889_o'
  Clock period: 4.147ns (frequency: 241.116MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.147ns (Levels of Logic = 8)
  Source:            pheromone<2><2>_9 (LATCH)
  Destination:       pheromone<2><2>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_2889_o falling
  Destination Clock: goHome_PWR_4_o_MUX_2889_o falling

  Data Path: pheromone<2><2>_9 to pheromone<2><2>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<2><2>_9 (pheromone<2><2>_9)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>612 (next_ant<0><2>61)
     LUT5:I4->O            3   0.043   0.353  next_ant<0><2>613 (next_ant<0><2>_mmx_out64)
     LUT6:I4->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[2][2][15]_pheromone[2][2][15]_MUX_2885_o1_SW0 (N86)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[2][2][15]_pheromone[2][2][15]_MUX_2885_o1 (pheromone[2][2][15]_pheromone[2][2][15]_MUX_2885_o)
     LDE:D                    -0.035          pheromone<2><2>_15
    ----------------------------------------
    Total                      4.147ns (0.670ns logic, 3.477ns route)
                                       (16.2% logic, 83.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_3049_o'
  Clock period: 4.232ns (frequency: 236.274MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.232ns (Levels of Logic = 8)
  Source:            pheromone<2><3>_9 (LATCH)
  Destination:       pheromone<2><3>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_3049_o falling
  Destination Clock: goHome_PWR_4_o_MUX_3049_o falling

  Data Path: pheromone<2><3>_9 to pheromone<2><3>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<2><3>_9 (pheromone<2><3>_9)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>621 (next_ant<0><2>62)
     LUT5:I4->O            3   0.043   0.438  next_ant<0><2>622 (next_ant<0><2>_mmx_out65)
     LUT6:I3->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[2][3][15]_pheromone[2][3][15]_MUX_3045_o1_SW0 (N88)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[2][3][15]_pheromone[2][3][15]_MUX_3045_o1 (pheromone[2][3][15]_pheromone[2][3][15]_MUX_3045_o)
     LDE:D                    -0.035          pheromone<2><3>_15
    ----------------------------------------
    Total                      4.232ns (0.670ns logic, 3.562ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_3209_o'
  Clock period: 3.855ns (frequency: 259.387MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.855ns (Levels of Logic = 7)
  Source:            pheromone<2><4>_9 (LATCH)
  Destination:       pheromone<2><4>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_3209_o falling
  Destination Clock: goHome_PWR_4_o_MUX_3209_o falling

  Data Path: pheromone<2><4>_9 to pheromone<2><4>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<2><4>_9 (pheromone<2><4>_9)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>631 (next_ant<0><2>63)
     LUT5:I4->O            5   0.043   0.362  next_ant<0><2>632 (next_ant<0><2>_mmx_out66)
     LUT5:I3->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[2][4][15]_pheromone[2][4][15]_MUX_3205_o1 (pheromone[2][4][15]_pheromone[2][4][15]_MUX_3205_o)
     LDE:D                    -0.035          pheromone<2><4>_15
    ----------------------------------------
    Total                      3.855ns (0.627ns logic, 3.228ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_3369_o'
  Clock period: 3.968ns (frequency: 252.000MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.968ns (Levels of Logic = 7)
  Source:            pheromone<2><5>_9 (LATCH)
  Destination:       pheromone<2><5>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_3369_o falling
  Destination Clock: goHome_PWR_4_o_MUX_3369_o falling

  Data Path: pheromone<2><5>_9 to pheromone<2><5>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<2><5>_9 (pheromone<2><5>_9)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>641 (next_ant<0><2>64)
     LUT5:I4->O            5   0.043   0.475  next_ant<0><2>642 (next_ant<0><2>_mmx_out67)
     LUT5:I1->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[2][5][15]_pheromone[2][5][15]_MUX_3365_o1 (pheromone[2][5][15]_pheromone[2][5][15]_MUX_3365_o)
     LDE:D                    -0.035          pheromone<2><5>_15
    ----------------------------------------
    Total                      3.968ns (0.627ns logic, 3.341ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_3529_o'
  Clock period: 4.178ns (frequency: 239.327MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.178ns (Levels of Logic = 8)
  Source:            pheromone<3><0>_9 (LATCH)
  Destination:       pheromone<3><0>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_3529_o falling
  Destination Clock: goHome_PWR_4_o_MUX_3529_o falling

  Data Path: pheromone<3><0>_9 to pheromone<3><0>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.519  pheromone<3><0>_9 (pheromone<3><0>_9)
     LUT6:I3->O            1   0.043   0.289  next_ant<0><2>591 (next_ant<0><2>59)
     LUT5:I4->O            3   0.043   0.299  next_ant<0><2>592 (next_ant<0><2>_mmx_out62)
     LUT6:I5->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[3][0][15]_pheromone[3][0][15]_MUX_3525_o1_SW0 (N92)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[3][0][15]_pheromone[3][0][15]_MUX_3525_o1 (pheromone[3][0][15]_pheromone[3][0][15]_MUX_3525_o)
     LDE:D                    -0.035          pheromone<3><0>_15
    ----------------------------------------
    Total                      4.178ns (0.670ns logic, 3.508ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_3689_o'
  Clock period: 4.345ns (frequency: 230.129MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.345ns (Levels of Logic = 8)
  Source:            pheromone<3><1>_9 (LATCH)
  Destination:       pheromone<3><1>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_3689_o falling
  Destination Clock: goHome_PWR_4_o_MUX_3689_o falling

  Data Path: pheromone<3><1>_9 to pheromone<3><1>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.519  pheromone<3><1>_9 (pheromone<3><1>_9)
     LUT6:I3->O            1   0.043   0.289  next_ant<0><2>601 (next_ant<0><2>60)
     LUT5:I4->O            3   0.043   0.466  next_ant<0><2>602 (next_ant<0><2>_mmx_out63)
     LUT6:I2->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[3][1][15]_pheromone[3][1][15]_MUX_3685_o1_SW0 (N96)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[3][1][15]_pheromone[3][1][15]_MUX_3685_o1 (pheromone[3][1][15]_pheromone[3][1][15]_MUX_3685_o)
     LDE:D                    -0.035          pheromone<3><1>_15
    ----------------------------------------
    Total                      4.345ns (0.670ns logic, 3.675ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_3849_o'
  Clock period: 4.232ns (frequency: 236.274MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.232ns (Levels of Logic = 8)
  Source:            pheromone<3><2>_9 (LATCH)
  Destination:       pheromone<3><2>_13 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_3849_o falling
  Destination Clock: goHome_PWR_4_o_MUX_3849_o falling

  Data Path: pheromone<3><2>_9 to pheromone<3><2>_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.519  pheromone<3><2>_9 (pheromone<3><2>_9)
     LUT6:I3->O            1   0.043   0.289  next_ant<0><2>612 (next_ant<0><2>61)
     LUT5:I4->O            3   0.043   0.353  next_ant<0><2>613 (next_ant<0><2>_mmx_out64)
     LUT6:I4->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[3][2][15]_pheromone[3][2][15]_MUX_3845_o1_SW0 (N98)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[3][2][15]_pheromone[3][2][15]_MUX_3845_o1 (pheromone[3][2][15]_pheromone[3][2][15]_MUX_3845_o)
     LDE:D                    -0.035          pheromone<3><2>_15
    ----------------------------------------
    Total                      4.232ns (0.670ns logic, 3.562ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4009_o'
  Clock period: 4.317ns (frequency: 231.622MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.317ns (Levels of Logic = 8)
  Source:            pheromone<3><3>_9 (LATCH)
  Destination:       pheromone<3><3>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4009_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4009_o falling

  Data Path: pheromone<3><3>_9 to pheromone<3><3>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.519  pheromone<3><3>_9 (pheromone<3><3>_9)
     LUT6:I3->O            1   0.043   0.289  next_ant<0><2>621 (next_ant<0><2>62)
     LUT5:I4->O            3   0.043   0.438  next_ant<0><2>622 (next_ant<0><2>_mmx_out65)
     LUT6:I3->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.615  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT5:I1->O           14   0.043   0.488  Mmux_pheromone[3][3][15]_pheromone[3][3][15]_MUX_4005_o1_SW0 (N94)
     LUT6:I3->O            1   0.043   0.000  Mmux_pheromone[3][3][15]_pheromone[3][3][15]_MUX_4005_o1 (pheromone[3][3][15]_pheromone[3][3][15]_MUX_4005_o)
     LDE:D                    -0.035          pheromone<3><3>_15
    ----------------------------------------
    Total                      4.317ns (0.670ns logic, 3.647ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4169_o'
  Clock period: 3.940ns (frequency: 253.791MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.940ns (Levels of Logic = 7)
  Source:            pheromone<3><4>_9 (LATCH)
  Destination:       pheromone<3><4>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4169_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4169_o falling

  Data Path: pheromone<3><4>_9 to pheromone<3><4>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.519  pheromone<3><4>_9 (pheromone<3><4>_9)
     LUT6:I3->O            1   0.043   0.289  next_ant<0><2>631 (next_ant<0><2>63)
     LUT5:I4->O            5   0.043   0.362  next_ant<0><2>632 (next_ant<0><2>_mmx_out66)
     LUT5:I3->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[3][4][15]_pheromone[3][4][15]_MUX_4165_o1 (pheromone[3][4][15]_pheromone[3][4][15]_MUX_4165_o)
     LDE:D                    -0.035          pheromone<3><4>_15
    ----------------------------------------
    Total                      3.940ns (0.627ns logic, 3.313ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4329_o'
  Clock period: 4.053ns (frequency: 246.716MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.053ns (Levels of Logic = 7)
  Source:            pheromone<3><5>_9 (LATCH)
  Destination:       pheromone<3><5>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4329_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4329_o falling

  Data Path: pheromone<3><5>_9 to pheromone<3><5>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.519  pheromone<3><5>_9 (pheromone<3><5>_9)
     LUT6:I3->O            1   0.043   0.289  next_ant<0><2>641 (next_ant<0><2>64)
     LUT5:I4->O            5   0.043   0.475  next_ant<0><2>642 (next_ant<0><2>_mmx_out67)
     LUT5:I1->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[3][5][15]_pheromone[3][5][15]_MUX_4325_o1 (pheromone[3][5][15]_pheromone[3][5][15]_MUX_4325_o)
     LDE:D                    -0.035          pheromone<3><5>_15
    ----------------------------------------
    Total                      4.053ns (0.627ns logic, 3.426ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4489_o'
  Clock period: 3.802ns (frequency: 263.023MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.802ns (Levels of Logic = 7)
  Source:            pheromone<4><0>_9 (LATCH)
  Destination:       pheromone<4><0>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4489_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4489_o falling

  Data Path: pheromone<4><0>_9 to pheromone<4><0>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<4><0>_9 (pheromone<4><0>_9)
     LUT5:I3->O            3   0.043   0.299  next_ant<0><2>592 (next_ant<0><2>_mmx_out62)
     LUT6:I5->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[4][0][15]_pheromone[4][0][15]_MUX_4485_o1 (pheromone[4][0][15]_pheromone[4][0][15]_MUX_4485_o)
     LDE:D                    -0.035          pheromone<4><0>_15
    ----------------------------------------
    Total                      3.802ns (0.627ns logic, 3.175ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4649_o'
  Clock period: 3.969ns (frequency: 251.956MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.969ns (Levels of Logic = 7)
  Source:            pheromone<4><1>_9 (LATCH)
  Destination:       pheromone<4><1>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4649_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4649_o falling

  Data Path: pheromone<4><1>_9 to pheromone<4><1>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<4><1>_9 (pheromone<4><1>_9)
     LUT5:I3->O            3   0.043   0.466  next_ant<0><2>602 (next_ant<0><2>_mmx_out63)
     LUT6:I2->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[4][1][15]_pheromone[4][1][15]_MUX_4645_o1 (pheromone[4][1][15]_pheromone[4][1][15]_MUX_4645_o)
     LDE:D                    -0.035          pheromone<4><1>_15
    ----------------------------------------
    Total                      3.969ns (0.627ns logic, 3.342ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4809_o'
  Clock period: 3.856ns (frequency: 259.340MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.856ns (Levels of Logic = 7)
  Source:            pheromone<4><2>_9 (LATCH)
  Destination:       pheromone<4><2>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4809_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4809_o falling

  Data Path: pheromone<4><2>_9 to pheromone<4><2>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<4><2>_9 (pheromone<4><2>_9)
     LUT5:I3->O            3   0.043   0.353  next_ant<0><2>613 (next_ant<0><2>_mmx_out64)
     LUT6:I4->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[4][2][15]_pheromone[4][2][15]_MUX_4805_o1 (pheromone[4][2][15]_pheromone[4][2][15]_MUX_4805_o)
     LDE:D                    -0.035          pheromone<4><2>_15
    ----------------------------------------
    Total                      3.856ns (0.627ns logic, 3.229ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_4969_o'
  Clock period: 3.941ns (frequency: 253.746MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.941ns (Levels of Logic = 7)
  Source:            pheromone<4><3>_9 (LATCH)
  Destination:       pheromone<4><3>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_4969_o falling
  Destination Clock: goHome_PWR_4_o_MUX_4969_o falling

  Data Path: pheromone<4><3>_9 to pheromone<4><3>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<4><3>_9 (pheromone<4><3>_9)
     LUT5:I3->O            3   0.043   0.438  next_ant<0><2>622 (next_ant<0><2>_mmx_out65)
     LUT6:I3->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[4][3][15]_pheromone[4][3][15]_MUX_4965_o1 (pheromone[4][3][15]_pheromone[4][3][15]_MUX_4965_o)
     LDE:D                    -0.035          pheromone<4><3>_15
    ----------------------------------------
    Total                      3.941ns (0.627ns logic, 3.314ns route)
                                       (15.9% logic, 84.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_5129_o'
  Clock period: 2.431ns (frequency: 411.406MHz)
  Total number of paths / destination ports: 137 / 16
-------------------------------------------------------------------------
Delay:               2.431ns (Levels of Logic = 18)
  Source:            pheromone<4><4>_1 (LATCH)
  Destination:       pheromone<4><4>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_5129_o falling
  Destination Clock: goHome_PWR_4_o_MUX_5129_o falling

  Data Path: pheromone<4><4>_1 to pheromone<4><4>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<4><4>_1 (pheromone<4><4>_1)
     LUT5:I3->O            5   0.043   0.447  next_ant<0><2>410 (next_ant<0><2>_mmx_out12)
     LUT5:I2->O            1   0.043   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_lut<1> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_lut<1>)
     MUXCY:S->O            1   0.230   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<1> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<2> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<3> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<4> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<5> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<6> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<6>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<7> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<7>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<8> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<8>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<9> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<9>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<10> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<10>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<11> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<11>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<12> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<12>)
     MUXCY:CI->O           1   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<13> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<13>)
     MUXCY:CI->O           0   0.012   0.000  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<14> (Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_cy<14>)
     XORCY:CI->O          36   0.251   0.451  Madd_next_ant[1][2]_GND_4_o_add_1458_OUT_xor<15> (next_ant[1][2]_GND_4_o_add_1458_OUT<15>)
     LUT3:I1->O            1   0.043   0.000  Mmux_pheromone[4][4][15]_pheromone[4][4][15]_MUX_5125_o116 (pheromone[4][4][15]_pheromone[4][4][15]_MUX_5125_o)
     LDE:D                    -0.035          pheromone<4><4>_15
    ----------------------------------------
    Total                      2.431ns (1.099ns logic, 1.332ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_5289_o'
  Clock period: 3.636ns (frequency: 275.031MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.636ns (Levels of Logic = 6)
  Source:            pheromone<4><5>_9 (LATCH)
  Destination:       pheromone<4><5>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_5289_o falling
  Destination Clock: goHome_PWR_4_o_MUX_5289_o falling

  Data Path: pheromone<4><5>_9 to pheromone<4><5>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.434  pheromone<4><5>_9 (pheromone<4><5>_9)
     LUT5:I3->O            5   0.043   0.475  next_ant<0><2>642 (next_ant<0><2>_mmx_out67)
     LUT5:I1->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[4][5][15]_pheromone[4][5][15]_MUX_5285_o1 (pheromone[4][5][15]_pheromone[4][5][15]_MUX_5285_o)
     LDE:D                    -0.035          pheromone<4><5>_15
    ----------------------------------------
    Total                      3.636ns (0.584ns logic, 3.052ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_5449_o'
  Clock period: 3.915ns (frequency: 255.431MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.915ns (Levels of Logic = 7)
  Source:            pheromone<5><0>_9 (LATCH)
  Destination:       pheromone<5><0>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_5449_o falling
  Destination Clock: goHome_PWR_4_o_MUX_5449_o falling

  Data Path: pheromone<5><0>_9 to pheromone<5><0>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<5><0>_9 (pheromone<5><0>_9)
     LUT5:I1->O            3   0.043   0.299  next_ant<0><2>592 (next_ant<0><2>_mmx_out62)
     LUT6:I5->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[5][0][15]_pheromone[5][0][15]_MUX_5445_o1 (pheromone[5][0][15]_pheromone[5][0][15]_MUX_5445_o)
     LDE:D                    -0.035          pheromone<5><0>_15
    ----------------------------------------
    Total                      3.915ns (0.627ns logic, 3.288ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_5609_o'
  Clock period: 4.082ns (frequency: 244.981MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.082ns (Levels of Logic = 7)
  Source:            pheromone<5><1>_9 (LATCH)
  Destination:       pheromone<5><1>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_5609_o falling
  Destination Clock: goHome_PWR_4_o_MUX_5609_o falling

  Data Path: pheromone<5><1>_9 to pheromone<5><1>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<5><1>_9 (pheromone<5><1>_9)
     LUT5:I1->O            3   0.043   0.466  next_ant<0><2>602 (next_ant<0><2>_mmx_out63)
     LUT6:I2->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[5][1][15]_pheromone[5][1][15]_MUX_5605_o1 (pheromone[5][1][15]_pheromone[5][1][15]_MUX_5605_o)
     LDE:D                    -0.035          pheromone<5><1>_15
    ----------------------------------------
    Total                      4.082ns (0.627ns logic, 3.455ns route)
                                       (15.4% logic, 84.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_5769_o'
  Clock period: 3.969ns (frequency: 251.956MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.969ns (Levels of Logic = 7)
  Source:            pheromone<5><2>_9 (LATCH)
  Destination:       pheromone<5><2>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_5769_o falling
  Destination Clock: goHome_PWR_4_o_MUX_5769_o falling

  Data Path: pheromone<5><2>_9 to pheromone<5><2>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<5><2>_9 (pheromone<5><2>_9)
     LUT5:I1->O            3   0.043   0.353  next_ant<0><2>613 (next_ant<0><2>_mmx_out64)
     LUT6:I4->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[5][2][15]_pheromone[5][2][15]_MUX_5765_o1 (pheromone[5][2][15]_pheromone[5][2][15]_MUX_5765_o)
     LDE:D                    -0.035          pheromone<5><2>_15
    ----------------------------------------
    Total                      3.969ns (0.627ns logic, 3.342ns route)
                                       (15.8% logic, 84.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_5929_o'
  Clock period: 4.054ns (frequency: 246.673MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               4.054ns (Levels of Logic = 7)
  Source:            pheromone<5><3>_9 (LATCH)
  Destination:       pheromone<5><3>_14 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_5929_o falling
  Destination Clock: goHome_PWR_4_o_MUX_5929_o falling

  Data Path: pheromone<5><3>_9 to pheromone<5><3>_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<5><3>_9 (pheromone<5><3>_9)
     LUT5:I1->O            3   0.043   0.438  next_ant<0><2>622 (next_ant<0><2>_mmx_out65)
     LUT6:I3->O            3   0.043   0.299  Mmux_n3950161 (Mmux_n395016)
     LUT5:I4->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[5][3][15]_pheromone[5][3][15]_MUX_5925_o1 (pheromone[5][3][15]_pheromone[5][3][15]_MUX_5925_o)
     LDE:D                    -0.035          pheromone<5><3>_15
    ----------------------------------------
    Total                      4.054ns (0.627ns logic, 3.427ns route)
                                       (15.5% logic, 84.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_6089_o'
  Clock period: 3.636ns (frequency: 275.032MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.636ns (Levels of Logic = 6)
  Source:            pheromone<5><4>_9 (LATCH)
  Destination:       pheromone<5><4>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_6089_o falling
  Destination Clock: goHome_PWR_4_o_MUX_6089_o falling

  Data Path: pheromone<5><4>_9 to pheromone<5><4>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<5><4>_9 (pheromone<5><4>_9)
     LUT5:I1->O            5   0.043   0.362  next_ant<0><2>632 (next_ant<0><2>_mmx_out66)
     LUT5:I3->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[5][4][15]_pheromone[5][4][15]_MUX_6085_o1 (pheromone[5][4][15]_pheromone[5][4][15]_MUX_6085_o)
     LDE:D                    -0.035          pheromone<5><4>_15
    ----------------------------------------
    Total                      3.636ns (0.584ns logic, 3.052ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_6249_o'
  Clock period: 3.749ns (frequency: 266.742MHz)
  Total number of paths / destination ports: 785 / 16
-------------------------------------------------------------------------
Delay:               3.749ns (Levels of Logic = 6)
  Source:            pheromone<5><5>_9 (LATCH)
  Destination:       pheromone<5><5>_15 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_6249_o falling
  Destination Clock: goHome_PWR_4_o_MUX_6249_o falling

  Data Path: pheromone<5><5>_9 to pheromone<5><5>_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             21   0.326   0.547  pheromone<5><5>_9 (pheromone<5><5>_9)
     LUT5:I1->O            5   0.043   0.475  next_ant<0><2>642 (next_ant<0><2>_mmx_out67)
     LUT5:I1->O            1   0.043   0.542  Mmux_n3950162 (n3950<9>)
     LUT5:I0->O            1   0.043   0.456  next_ant[1][2]_GND_4_o_LessThan_644_o211 (next_ant[1][2]_GND_4_o_LessThan_644_o211)
     LUT6:I2->O          372   0.043   0.448  next_ant[1][2]_GND_4_o_LessThan_644_o213 (next_ant[1][2]_GND_4_o_LessThan_644_o21)
     LUT4:I3->O          336   0.043   0.696  Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o1191 (Mmux_pheromone[0][0][15]_pheromone[0][0][15]_MUX_645_o119)
     LUT6:I1->O            1   0.043   0.000  Mmux_pheromone[5][5][15]_pheromone[5][5][15]_MUX_6245_o1 (pheromone[5][5][15]_pheromone[5][5][15]_MUX_6245_o)
     LDE:D                    -0.035          pheromone<5><5>_15
    ----------------------------------------
    Total                      3.749ns (0.584ns logic, 3.165ns route)
                                       (15.6% logic, 84.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_6427_o'
  Clock period: 35.494ns (frequency: 28.174MHz)
  Total number of paths / destination ports: 7538631414019290200000000000000000000 / 10
-------------------------------------------------------------------------
Delay:               35.494ns (Levels of Logic = 133)
  Source:            next_ant<1>_2_1 (LATCH)
  Destination:       next_ant<1>_1 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_6427_o falling
  Destination Clock: goHome_PWR_4_o_MUX_6427_o falling

  Data Path: next_ant<1>_2_1 to next_ant<1>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.326   0.428  next_ant<1>_2_1 (next_ant<1>_2_1)
     LUT3:I0->O           59   0.043   0.454  Msub_GND_4_o_GND_4_o_sub_10_OUT<2:0>_xor<2>11 (GND_4_o_GND_4_o_sub_10_OUT<2>)
     LUT6:I4->O            1   0.043   0.000  Mmux_GND_4_o_X_4_o_wide_mux_47_OUT73_F (N6486)
     MUXF7:I0->O           9   0.169   0.579  Mmux_GND_4_o_X_4_o_wide_mux_47_OUT73 (GND_4_o_X_4_o_wide_mux_47_OUT<15>)
     LUT6:I1->O           10   0.043   0.331  Mmux_NS.best_way[2]_PWR_4_o_mux_86_OUT11 (Mmux_NS.best_way[2]_PWR_4_o_mux_86_OUT1)
     LUT4:I3->O          108   0.043   0.408  Mmux_NS.best_way[2]_PWR_4_o_mux_86_OUT12 (NS.best_way[2]_PWR_4_o_mux_86_OUT<0>)
     LUT4:I3->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_797_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_797_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67_SW0 (N3138)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_806_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_807_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_lutdi (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<0> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<1> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<2> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<3> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<4> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<5> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<6> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<6>)
     MUXCY:CI->O         145   0.147   0.413  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<7> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<7>)
     LUT6:I5->O          113   0.043   0.547  Mmux_NS.best_way[2]_GND_4_o_mux_821_OUT11 (NS.best_way[2]_GND_4_o_mux_821_OUT<0>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_829_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_829_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67_SW0 (N2994)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_838_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_839_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<6>)
     MUXCY:CI->O          13   0.147   0.345  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_841_o)
     LUT5:I4->O          100   0.043   0.545  Mmux_NS.best_way[2]_GND_4_o_mux_853_OUT21 (NS.best_way[2]_GND_4_o_mux_853_OUT<1>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_861_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_861_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7_SW0_SW0 (N2946)
     LUT6:I4->O            1   0.043   0.428  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7_SW0 (N1296)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_871_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<6>)
     MUXCY:CI->O          68   0.147   0.402  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_873_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_894_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_894_OUT<0>)
     LUT6:I4->O            1   0.043   0.456  Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_104 (Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_104)
     LUT6:I2->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_62 (Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_62)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_903_OUT<2>2 (NS.best_way[2]_X_4_o_wide_mux_904_OUT<11>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_lutdi5 (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_lutdi5)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<6>)
     MUXCY:CI->O          12   0.147   0.340  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_906_o)
     LUT6:I5->O          102   0.043   0.546  Mmux_NS.best_way[2]_GND_4_o_mux_919_OUT21 (NS.best_way[2]_GND_4_o_mux_919_OUT<1>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_927_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_927_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67_SW0 (N2562)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_936_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_937_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<6>)
     MUXCY:CI->O         111   0.147   0.408  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_939_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_960_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_960_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67_SW0 (N2418)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_969_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_970_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_lutdi (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<0> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<1> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<2> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<3> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<4> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<6>)
     MUXCY:CI->O          10   0.148   0.331  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_972_o)
     LUT6:I5->O          102   0.043   0.546  Mmux_NS.best_way[2]_PWR_4_o_mux_985_OUT11 (NS.best_way[2]_PWR_4_o_mux_985_OUT<0>)
     LUT5:I2->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1002_OUT121 (NS.best_way[2]_GND_4_o_wide_mux_993_OUT<1>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67_SW0 (N2274)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_1002_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_1003_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<6>)
     MUXCY:CI->O         108   0.148   0.408  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_1005_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1026_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_1026_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7_SW0_SW0 (N2226)
     LUT6:I4->O            1   0.043   0.428  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7_SW0 (N1680)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_1036_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_lutdi (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<0> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<1> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<2> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<3> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<4> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<6>)
     MUXCY:CI->O           4   0.148   0.303  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_1038_o)
     LUT6:I5->O          106   0.043   0.546  Mmux_NS.best_way[2]_PWR_4_o_mux_1052_OUT<0>11 (NS.best_way[2]_PWR_4_o_mux_1052_OUT<1>)
     LUT4:I1->O          100   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1068_OUT11 (Msub_GND_4_o_GND_4_o_sub_1056_OUT<1:0>_cy<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68_SW0 (N1986)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68 (Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68)
     LUT5:I2->O            8   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_1077_OUT<2>8 (NS.best_way[2]_X_4_o_wide_mux_1078_OUT<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_lut<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_lut<0>)
     MUXCY:S->O            1   0.230   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<4>)
     MUXCY:CI->O          25   0.148   0.648  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<5> (Madd_n3873_cy<0>)
     LUT5:I0->O           17   0.043   0.364  Mmux_n3948221 (Mmux_n394822)
     LUT4:I3->O            1   0.043   0.428  Msub_n2795_Madd_lut<2>1_SW0 (N3880)
     LUT6:I3->O            5   0.043   0.308  Msub_n2795_Madd_lut<2>1 (Msub_n2795_Madd_lut<2>)
     LUT5:I4->O            8   0.043   0.461  Msub_n2795_Madd_xor<2>11 (n2795<2>)
     LUT6:I3->O            3   0.043   0.299  Msub_n2803_Madd_xor<2>11 (n2803<2>)
     LUT6:I5->O            1   0.043   0.343  Msub_n2805_Madd_cy<2>11 (Msub_n2805_Madd_cy<2>)
     LUT6:I4->O            6   0.043   0.312  GND_4_o_GND_4_o_OR_66_o1 (GND_4_o_GND_4_o_OR_66_o)
     LUT6:I5->O           10   0.043   0.470  Mmux_GND_4_o_GND_4_o_mux_1256_OUT65 (GND_4_o_GND_4_o_mux_1256_OUT<1>)
     LUT6:I3->O            2   0.043   0.293  GND_4_o_GND_4_o_equal_1346_o<2>1 (GND_4_o_GND_4_o_equal_1346_o)
     LUT6:I5->O            1   0.043   0.428  Mmux_NS.best_way[2]_NS.best_way[2]_mux_1450_OUT<0>24_SW0 (N3320)
     LUT6:I3->O            1   0.043   0.343  Mmux_NS.best_way[2]_NS.best_way[2]_mux_1450_OUT<0>24 (Mmux_NS.best_way[2]_NS.best_way[2]_mux_1450_OUT<0>23)
     LUT6:I4->O            5   0.043   0.308  Mmux_NS.best_way[2]_NS.best_way[2]_mux_1450_OUT<0>26 (NS.best_way[2]_NS.best_way[2]_mux_1450_OUT<0>)
     LUT6:I5->O            2   0.043   0.000  Mmux_NS.best_way[2]_NS.best_way[2]_MUX_300_o171 (next_ant[1][2]_NS.best_way[2]_MUX_6432_o)
     LDE:D                    -0.035          next_ant<1>_1
    ----------------------------------------
    Total                     35.494ns (7.265ns logic, 28.229ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'initialize'
  Clock period: 34.460ns (frequency: 29.020MHz)
  Total number of paths / destination ports: 59159559458352387000000000000000000 / 6
-------------------------------------------------------------------------
Delay:               34.460ns (Levels of Logic = 129)
  Source:            NS.best_way_1 (LATCH)
  Destination:       NS.best_way_1 (LATCH)
  Source Clock:      initialize falling
  Destination Clock: initialize falling

  Data Path: NS.best_way_1 to NS.best_way_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.326   0.550  NS.best_way_1 (NS.best_way_1)
     LUT6:I0->O            1   0.043   0.343  Mmux_NS.best_way[2]_PWR_4_o_mux_86_OUT2_SW2 (N3900)
     LUT6:I4->O          141   0.043   0.467  Mmux_NS.best_way[2]_PWR_4_o_mux_86_OUT2 (NS.best_way[2]_PWR_4_o_mux_86_OUT<1>)
     LUT4:I2->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_797_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_797_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67_SW0 (N3138)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_806_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_807_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_lutdi (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<0> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<1> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<2> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<3> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<4> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<5> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<6> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<6>)
     MUXCY:CI->O         145   0.147   0.413  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<7> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<7>)
     LUT6:I5->O          113   0.043   0.547  Mmux_NS.best_way[2]_GND_4_o_mux_821_OUT11 (NS.best_way[2]_GND_4_o_mux_821_OUT<0>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_829_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_829_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67_SW0 (N2994)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_838_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_839_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<6>)
     MUXCY:CI->O          13   0.147   0.345  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_841_o)
     LUT5:I4->O          100   0.043   0.545  Mmux_NS.best_way[2]_GND_4_o_mux_853_OUT21 (NS.best_way[2]_GND_4_o_mux_853_OUT<1>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_861_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_861_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7_SW0_SW0 (N2946)
     LUT6:I4->O            1   0.043   0.428  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7_SW0 (N1296)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_871_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<6>)
     MUXCY:CI->O          68   0.147   0.402  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_873_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_894_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_894_OUT<0>)
     LUT6:I4->O            1   0.043   0.456  Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_104 (Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_104)
     LUT6:I2->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_62 (Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_62)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_903_OUT<2>2 (NS.best_way[2]_X_4_o_wide_mux_904_OUT<11>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_lutdi5 (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_lutdi5)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<6>)
     MUXCY:CI->O          12   0.147   0.340  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_906_o)
     LUT6:I5->O          102   0.043   0.546  Mmux_NS.best_way[2]_GND_4_o_mux_919_OUT21 (NS.best_way[2]_GND_4_o_mux_919_OUT<1>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_927_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_927_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67_SW0 (N2562)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_936_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_937_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<6>)
     MUXCY:CI->O         111   0.147   0.408  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_939_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_960_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_960_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67_SW0 (N2418)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_969_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_970_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_lutdi (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<0> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<1> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<2> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<3> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<4> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<6>)
     MUXCY:CI->O          10   0.148   0.331  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_972_o)
     LUT6:I5->O          102   0.043   0.546  Mmux_NS.best_way[2]_PWR_4_o_mux_985_OUT11 (NS.best_way[2]_PWR_4_o_mux_985_OUT<0>)
     LUT5:I2->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1002_OUT121 (NS.best_way[2]_GND_4_o_wide_mux_993_OUT<1>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67_SW0 (N2274)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_1002_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_1003_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<6>)
     MUXCY:CI->O         108   0.148   0.408  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_1005_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1026_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_1026_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7_SW0_SW0 (N2226)
     LUT6:I4->O            1   0.043   0.428  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7_SW0 (N1680)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_1036_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_lutdi (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<0> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<1> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<2> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<3> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<4> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<6>)
     MUXCY:CI->O           4   0.148   0.303  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_1038_o)
     LUT6:I5->O          106   0.043   0.546  Mmux_NS.best_way[2]_PWR_4_o_mux_1052_OUT<0>11 (NS.best_way[2]_PWR_4_o_mux_1052_OUT<1>)
     LUT4:I1->O          100   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1068_OUT11 (Msub_GND_4_o_GND_4_o_sub_1056_OUT<1:0>_cy<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68_SW0 (N1986)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68 (Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68)
     LUT5:I2->O            8   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_1077_OUT<2>8 (NS.best_way[2]_X_4_o_wide_mux_1078_OUT<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_lut<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_lut<0>)
     MUXCY:S->O            1   0.230   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<4>)
     MUXCY:CI->O          25   0.148   0.648  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<5> (Madd_n3873_cy<0>)
     LUT5:I0->O           17   0.043   0.364  Mmux_n3948221 (Mmux_n394822)
     LUT4:I3->O            1   0.043   0.428  Msub_n2795_Madd_lut<2>1_SW0 (N3880)
     LUT6:I3->O            5   0.043   0.308  Msub_n2795_Madd_lut<2>1 (Msub_n2795_Madd_lut<2>)
     LUT5:I4->O            8   0.043   0.461  Msub_n2795_Madd_xor<2>11 (n2795<2>)
     LUT6:I3->O            3   0.043   0.299  Msub_n2803_Madd_xor<2>11 (n2803<2>)
     LUT6:I5->O            1   0.043   0.343  Msub_n2805_Madd_cy<2>11 (Msub_n2805_Madd_cy<2>)
     LUT6:I4->O            6   0.043   0.312  GND_4_o_GND_4_o_OR_66_o1 (GND_4_o_GND_4_o_OR_66_o)
     LUT6:I5->O           10   0.043   0.592  Mmux_GND_4_o_GND_4_o_mux_1256_OUT65 (GND_4_o_GND_4_o_mux_1256_OUT<1>)
     LUT6:I0->O            1   0.043   0.000  GND_4_o_GND_4_o_OR_69_o1_F (N6482)
     MUXF7:I0->O           9   0.169   0.493  GND_4_o_GND_4_o_OR_69_o1 (GND_4_o_GND_4_o_OR_69_o)
     LUT6:I2->O            2   0.043   0.294  GND_4_o_GND_4_o_OR_72_o1 (GND_4_o_GND_4_o_OR_72_o)
     LUT6:I5->O            3   0.043   0.289  Mmux_next_ant[1][2]_GND_4_o_MUX_312_o17 (next_ant[1][2]_GND_4_o_MUX_312_o)
     LDE:GE                    0.153          NS.best_way_1
    ----------------------------------------
    Total                     34.460ns (7.246ns logic, 27.214ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'goHome_PWR_4_o_MUX_6406_o'
  Clock period: 35.578ns (frequency: 28.107MHz)
  Total number of paths / destination ports: 12943232938377906000000000000000000000 / 10
-------------------------------------------------------------------------
Delay:               35.578ns (Levels of Logic = 133)
  Source:            next_ant<0>_0_1 (LATCH)
  Destination:       next_ant<0>_2 (LATCH)
  Source Clock:      goHome_PWR_4_o_MUX_6406_o falling
  Destination Clock: goHome_PWR_4_o_MUX_6406_o falling

  Data Path: next_ant<0>_0_1 to next_ant<0>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              7   0.326   0.371  next_ant<0>_0_1 (next_ant<0>_0_1)
     LUT6:I4->O            1   0.043   0.289  next_ant<0><2>781 (next_ant<0><2>78)
     LUT5:I4->O            4   0.043   0.470  next_ant<0><2>782 (next_ant<0><2>_mmx_out8)
     LUT6:I2->O            1   0.043   0.289  Mmux_next_ant[1][2]_X_4_o_wide_mux_38_OUT71 (Mmux_next_ant[1][2]_X_4_o_wide_mux_38_OUT7)
     LUT6:I5->O           21   0.043   0.519  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1120_o_lut<5>_SW0 (N3326)
     LUT3:I0->O            1   0.043   0.289  next_ant[1][2]_GND_4_o_OR_7_o_SW1 (N3897)
     LUT6:I5->O          144   0.043   0.552  Mmux_NS.best_way[2]_PWR_4_o_mux_86_OUT31 (NS.best_way[2]_PWR_4_o_mux_86_OUT<2>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_797_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_797_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67_SW0 (N3138)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_807_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_806_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_807_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_lutdi (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<0> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<1> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<2> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<3> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<4> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<5> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<6> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<6>)
     MUXCY:CI->O         145   0.147   0.413  Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<7> (Mcompar_next_ant[1][2]_NS.best_way[2]_LessThan_108_o_cy<7>)
     LUT6:I5->O          113   0.043   0.547  Mmux_NS.best_way[2]_GND_4_o_mux_821_OUT11 (NS.best_way[2]_GND_4_o_mux_821_OUT<0>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_829_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_829_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67_SW0 (N2994)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_839_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_838_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_839_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<6>)
     MUXCY:CI->O          13   0.147   0.345  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_841_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_841_o)
     LUT5:I4->O          100   0.043   0.545  Mmux_NS.best_way[2]_GND_4_o_mux_853_OUT21 (NS.best_way[2]_GND_4_o_mux_853_OUT<1>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_861_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_861_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7_SW0_SW0 (N2946)
     LUT6:I4->O            1   0.043   0.428  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7_SW0 (N1296)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_870_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_871_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<6>)
     MUXCY:CI->O          68   0.147   0.402  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_873_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_873_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_894_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_894_OUT<0>)
     LUT6:I4->O            1   0.043   0.456  Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_104 (Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_104)
     LUT6:I2->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_62 (Mmux_NS.best_way[2]_X_4_o_wide_mux_904_OUT_62)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_903_OUT<2>2 (NS.best_way[2]_X_4_o_wide_mux_904_OUT<11>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_lutdi5 (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_lutdi5)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<6>)
     MUXCY:CI->O          12   0.147   0.340  Mcompar_NS.best_way[2]_GND_4_o_LessThan_906_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_906_o)
     LUT6:I5->O          102   0.043   0.546  Mmux_NS.best_way[2]_GND_4_o_mux_919_OUT21 (NS.best_way[2]_GND_4_o_mux_919_OUT<1>)
     LUT4:I1->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_927_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_927_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67_SW0 (N2562)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_937_OUT_67)
     LUT5:I2->O            2   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_936_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_937_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<6>)
     MUXCY:CI->O         111   0.147   0.408  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_939_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_939_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_960_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_960_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67_SW0 (N2418)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_970_OUT_67)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_969_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_970_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_lutdi (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<0> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<1> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<2> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<3> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<4> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<6>)
     MUXCY:CI->O          10   0.148   0.331  Mcompar_NS.best_way[2]_GND_4_o_LessThan_972_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_972_o)
     LUT6:I5->O          102   0.043   0.546  Mmux_NS.best_way[2]_PWR_4_o_mux_985_OUT11 (NS.best_way[2]_PWR_4_o_mux_985_OUT<0>)
     LUT5:I2->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1002_OUT121 (NS.best_way[2]_GND_4_o_wide_mux_993_OUT<1>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67_SW0 (N2274)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67 (Mmux_NS.best_way[2]_X_4_o_wide_mux_1003_OUT_67)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_1002_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_1003_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_lutdi (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<5> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<6> (Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<6>)
     MUXCY:CI->O         108   0.148   0.408  Mcompar_NS.best_way[2]_next_ant[1][2]_LessThan_1005_o_cy<7> (NS.best_way[2]_next_ant[1][2]_LessThan_1005_o)
     LUT5:I4->O           96   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1026_OUT11 (NS.best_way[2]_GND_4_o_wide_mux_1026_OUT<0>)
     LUT6:I4->O            1   0.043   0.343  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7_SW0_SW0 (N2226)
     LUT6:I4->O            1   0.043   0.428  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7_SW0 (N1680)
     LUT5:I2->O            2   0.043   0.460  NS.best_way[2]_GND_4_o_wide_mux_1035_OUT<2>7 (NS.best_way[2]_X_4_o_wide_mux_1036_OUT<1>)
     LUT4:I0->O            0   0.043   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_lutdi (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_lutdi)
     MUXCY:DI->O           1   0.218   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<0> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<1> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<2> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<3> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<4> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<4>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<5> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<5>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<6> (Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<6>)
     MUXCY:CI->O           4   0.148   0.303  Mcompar_NS.best_way[2]_GND_4_o_LessThan_1038_o_cy<7> (NS.best_way[2]_GND_4_o_LessThan_1038_o)
     LUT6:I5->O          106   0.043   0.546  Mmux_NS.best_way[2]_PWR_4_o_mux_1052_OUT<0>11 (NS.best_way[2]_PWR_4_o_mux_1052_OUT<1>)
     LUT4:I1->O          100   0.043   0.460  Mmux_NS.best_way[2]_GND_4_o_wide_mux_1068_OUT11 (Msub_GND_4_o_GND_4_o_sub_1056_OUT<1:0>_cy<0>)
     LUT6:I4->O            1   0.043   0.343  Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68_SW0 (N1986)
     LUT6:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68 (Mmux_NS.best_way[2]_X_4_o_wide_mux_1078_OUT_68)
     LUT5:I2->O            8   0.043   0.461  NS.best_way[2]_GND_4_o_wide_mux_1077_OUT<2>8 (NS.best_way[2]_X_4_o_wide_mux_1078_OUT<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_lut<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_lut<0>)
     MUXCY:S->O            1   0.230   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<0> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<0>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<1> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<1>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<2> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<2>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<3> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<3>)
     MUXCY:CI->O           1   0.012   0.000  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<4> (Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<4>)
     MUXCY:CI->O          25   0.148   0.648  Mcompar_NS.best_way[2]_next_ant[1][2]_equal_1080_o_cy<5> (Madd_n3873_cy<0>)
     LUT5:I0->O           17   0.043   0.364  Mmux_n3948221 (Mmux_n394822)
     LUT4:I3->O            1   0.043   0.428  Msub_n2795_Madd_lut<2>1_SW0 (N3880)
     LUT6:I3->O            5   0.043   0.308  Msub_n2795_Madd_lut<2>1 (Msub_n2795_Madd_lut<2>)
     LUT5:I4->O            8   0.043   0.461  Msub_n2795_Madd_xor<2>11 (n2795<2>)
     LUT6:I3->O            3   0.043   0.299  Msub_n2803_Madd_xor<2>11 (n2803<2>)
     LUT6:I5->O            1   0.043   0.343  Msub_n2805_Madd_cy<2>11 (Msub_n2805_Madd_cy<2>)
     LUT6:I4->O            6   0.043   0.312  GND_4_o_GND_4_o_OR_66_o1 (GND_4_o_GND_4_o_OR_66_o)
     LUT6:I5->O           10   0.043   0.592  Mmux_GND_4_o_GND_4_o_mux_1256_OUT65 (GND_4_o_GND_4_o_mux_1256_OUT<1>)
     LUT6:I0->O            1   0.043   0.000  GND_4_o_GND_4_o_OR_69_o1_F (N6482)
     MUXF7:I0->O           9   0.169   0.326  GND_4_o_GND_4_o_OR_69_o1 (GND_4_o_GND_4_o_OR_69_o)
     LUT5:I4->O            1   0.043   0.428  Mmux_NS.best_way[2]_NS.best_way[2]_mux_1450_OUT<0>23_SW2 (N3939)
     LUT6:I3->O            2   0.043   0.000  Mmux_NS.best_way[2]_NS.best_way[2]_MUX_300_o133 (next_ant[0][2]_NS.best_way[2]_MUX_6404_o)
     LDE:D                    -0.035          next_ant<0>_2
    ----------------------------------------
    Total                     35.578ns (7.265ns logic, 28.313ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              1.701ns (Levels of Logic = 3)
  Source:            start_eat<1><3> (PAD)
  Destination:       initialize (LATCH)
  Destination Clock: initialize rising

  Data Path: start_eat<1><3> to initialize
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.358  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LDE_1:GE                  0.153          initialize
    ----------------------------------------
    Total                      1.701ns (0.239ns logic, 1.462ns route)
                                       (14.0% logic, 86.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_159_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<0>_0 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_159_o falling

  Data Path: start_eat<1><3> to eat<0>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o134 (eat[0][0]_eat[0][0]_MUX_157_o)
     LD:D                     -0.035          eat<0>_0
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_167_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<0>_1 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_167_o falling

  Data Path: start_eat<1><3> to eat<0>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o111 (eat[0][0]_eat[0][0]_MUX_165_o)
     LD:D                     -0.035          eat<0>_1
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_191_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<1>_0 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_191_o falling

  Data Path: start_eat<1><3> to eat<1>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o141 (eat[1][0]_eat[1][0]_MUX_189_o)
     LD:D                     -0.035          eat<1>_0
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_175_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<0>_2 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_175_o falling

  Data Path: start_eat<1><3> to eat<0>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1210 (eat[0][0]_eat[0][0]_MUX_173_o)
     LD:D                     -0.035          eat<0>_2
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_183_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<0>_3 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_183_o falling

  Data Path: start_eat<1><3> to eat<0>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o132 (eat[0][0]_eat[0][0]_MUX_181_o)
     LD:D                     -0.035          eat<0>_3
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_215_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<1>_3 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_215_o falling

  Data Path: start_eat<1><3> to eat<1>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o171 (eat[1][0]_eat[1][0]_MUX_213_o)
     LD:D                     -0.035          eat<1>_3
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_199_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<1>_1 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_199_o falling

  Data Path: start_eat<1><3> to eat<1>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o151 (eat[1][0]_eat[1][0]_MUX_197_o)
     LD:D                     -0.035          eat<1>_1
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_207_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<1>_2 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_207_o falling

  Data Path: start_eat<1><3> to eat<1>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o161 (eat[1][0]_eat[1][0]_MUX_205_o)
     LD:D                     -0.035          eat<1>_2
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_239_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<2>_2 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_239_o falling

  Data Path: start_eat<1><3> to eat<2>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1101 (eat[2][0]_eat[2][0]_MUX_237_o)
     LD:D                     -0.035          eat<2>_2
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_223_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<2>_0 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_223_o falling

  Data Path: start_eat<1><3> to eat<2>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o181 (eat[2][0]_eat[2][0]_MUX_221_o)
     LD:D                     -0.035          eat<2>_0
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_231_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<2>_1 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_231_o falling

  Data Path: start_eat<1><3> to eat<2>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o191 (eat[2][0]_eat[2][0]_MUX_229_o)
     LD:D                     -0.035          eat<2>_1
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_247_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<2>_3 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_247_o falling

  Data Path: start_eat<1><3> to eat<2>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1111 (eat[2][0]_eat[2][0]_MUX_245_o)
     LD:D                     -0.035          eat<2>_3
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_255_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<3>_0 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_255_o falling

  Data Path: start_eat<1><3> to eat<3>_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1121 (eat[3][0]_eat[3][0]_MUX_253_o)
     LD:D                     -0.035          eat<3>_0
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_263_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<3>_1 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_263_o falling

  Data Path: start_eat<1><3> to eat<3>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1131 (eat[3][0]_eat[3][0]_MUX_261_o)
     LD:D                     -0.035          eat<3>_1
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_271_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<3>_2 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_271_o falling

  Data Path: start_eat<1><3> to eat<3>_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1141 (eat[3][0]_eat[3][0]_MUX_269_o)
     LD:D                     -0.035          eat<3>_2
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'initialize_start_eat[0][0]_MUX_279_o'
  Total number of paths / destination ports: 17 / 1
-------------------------------------------------------------------------
Offset:              1.740ns (Levels of Logic = 4)
  Source:            start_eat<1><3> (PAD)
  Destination:       eat<3>_3 (LATCH)
  Destination Clock: initialize_start_eat[0][0]_MUX_279_o falling

  Data Path: start_eat<1><3> to eat<3>_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.554  start_eat_1__3_IBUF (start_eat_1__3_IBUF)
     LUT6:I0->O            1   0.043   0.550  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o11 (Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o1)
     LUT6:I0->O           18   0.043   0.507  Mmux_start_eat[0][0]_PWR_4_o_MUX_15_o13 (start_eat[0][0]_PWR_4_o_MUX_15_o)
     LUT4:I1->O            1   0.043   0.000  Mmux_eat[0][0]_eat[0][0]_MUX_157_o1151 (eat[3][0]_eat[3][0]_MUX_277_o)
     LD:D                     -0.035          eat<3>_3
    ----------------------------------------
    Total                      1.740ns (0.129ns logic, 1.612ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.511ns (Levels of Logic = 1)
  Source:            ant_0_2 (FF)
  Destination:       ant<0><2> (PAD)
  Source Clock:      clk rising

  Data Path: ant_0_2 to ant<0><2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.232   0.279  ant_0_2 (ant_0_2)
     OBUF:I->O                 0.000          ant_0__2_OBUF (ant<0><2>)
    ----------------------------------------
    Total                      0.511ns (0.232ns logic, 0.279ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_6406_o|         |    0.836|         |         |
goHome_PWR_4_o_MUX_6427_o|         |    0.775|         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_1129_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_1289_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_1449_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_1609_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_1769_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_1929_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_2089_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_2249_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_2409_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_2569_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_2729_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_2889_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_3049_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_3209_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_3369_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_3529_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_3689_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_383_o
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_383_o|         |         |    1.121|         |
initialize              |         |         |    0.945|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_3849_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_391_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_383_o |         |         |    0.981|         |
goHome_PWR_4_o_MUX_391_o |         |         |    3.494|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    1.701|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    1.517|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4009_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4169_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4329_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4489_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4649_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4809_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_4969_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_5129_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    3.042|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    2.709|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    2.724|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    3.070|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    3.237|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    3.124|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    3.209|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    2.876|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    2.891|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    2.957|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    3.124|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    3.011|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    3.096|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    2.763|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    2.778|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    3.042|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    3.209|         |
goHome_PWR_4_o_MUX_383_o |         |         |    0.981|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    3.096|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    3.181|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    2.848|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    2.863|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    2.625|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    2.792|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    2.679|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    2.764|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    2.431|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    2.446|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    2.738|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    2.905|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    2.792|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    2.877|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    2.544|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    2.559|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    3.471|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    2.568|         |
goHome_PWR_4_o_MUX_649_o |         |         |    2.903|         |
goHome_PWR_4_o_MUX_809_o |         |         |    3.070|         |
goHome_PWR_4_o_MUX_969_o |         |         |    2.957|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_5289_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_5449_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_5609_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_5769_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_5929_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_6089_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_6249_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.801|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.914|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.247|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.414|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.081|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.134|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.301|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.188|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.855|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.968|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.219|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.386|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.748|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.273|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.358|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.940|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.053|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.802|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.856|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.941|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.523|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.915|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.082|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.969|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.054|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.636|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.749|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.648|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.745|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.080|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.247|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.134|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_6406_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o           |         |         |   35.735|         |
goHome_PWR_4_o_MUX_1289_o           |         |         |   35.444|         |
goHome_PWR_4_o_MUX_1449_o           |         |         |   35.507|         |
goHome_PWR_4_o_MUX_1609_o           |         |         |   35.698|         |
goHome_PWR_4_o_MUX_1769_o           |         |         |   35.764|         |
goHome_PWR_4_o_MUX_1929_o           |         |         |   35.726|         |
goHome_PWR_4_o_MUX_2089_o           |         |         |   35.736|         |
goHome_PWR_4_o_MUX_2249_o           |         |         |   35.477|         |
goHome_PWR_4_o_MUX_2409_o           |         |         |   35.484|         |
goHome_PWR_4_o_MUX_2569_o           |         |         |   35.812|         |
goHome_PWR_4_o_MUX_2729_o           |         |         |   35.756|         |
goHome_PWR_4_o_MUX_2889_o           |         |         |   35.840|         |
goHome_PWR_4_o_MUX_3049_o           |         |         |   35.728|         |
goHome_PWR_4_o_MUX_3209_o           |         |         |   35.469|         |
goHome_PWR_4_o_MUX_3369_o           |         |         |   35.499|         |
goHome_PWR_4_o_MUX_3529_o           |         |         |   35.726|         |
goHome_PWR_4_o_MUX_3689_o           |         |         |   35.642|         |
goHome_PWR_4_o_MUX_383_o            |         |         |    1.103|         |
goHome_PWR_4_o_MUX_3849_o           |         |         |   35.754|         |
goHome_PWR_4_o_MUX_391_o            |         |         |    6.015|         |
goHome_PWR_4_o_MUX_4009_o           |         |         |   35.641|         |
goHome_PWR_4_o_MUX_4169_o           |         |         |   35.355|         |
goHome_PWR_4_o_MUX_4329_o           |         |         |   35.413|         |
goHome_PWR_4_o_MUX_4489_o           |         |         |   35.281|         |
goHome_PWR_4_o_MUX_4649_o           |         |         |   35.424|         |
goHome_PWR_4_o_MUX_4809_o           |         |         |   35.309|         |
goHome_PWR_4_o_MUX_4969_o           |         |         |   35.396|         |
goHome_PWR_4_o_MUX_5129_o           |         |         |   35.137|         |
goHome_PWR_4_o_MUX_5289_o           |         |         |   35.143|         |
goHome_PWR_4_o_MUX_5449_o           |         |         |   35.394|         |
goHome_PWR_4_o_MUX_5609_o           |         |         |   35.432|         |
goHome_PWR_4_o_MUX_5769_o           |         |         |   35.422|         |
goHome_PWR_4_o_MUX_5929_o           |         |         |   35.404|         |
goHome_PWR_4_o_MUX_6089_o           |         |         |   35.145|         |
goHome_PWR_4_o_MUX_6249_o           |         |         |   35.151|         |
goHome_PWR_4_o_MUX_6406_o           |         |         |   35.578|         |
goHome_PWR_4_o_MUX_6427_o           |         |         |   35.080|         |
goHome_PWR_4_o_MUX_649_o            |         |         |   35.820|         |
goHome_PWR_4_o_MUX_809_o            |         |         |   35.681|         |
goHome_PWR_4_o_MUX_969_o            |         |         |   35.848|         |
initialize                          |         |         |   33.985|         |
initialize_start_eat[0][0]_MUX_159_o|         |         |   11.067|         |
initialize_start_eat[0][0]_MUX_167_o|         |         |   11.126|         |
initialize_start_eat[0][0]_MUX_175_o|         |         |   11.018|         |
initialize_start_eat[0][0]_MUX_183_o|         |         |   11.067|         |
initialize_start_eat[0][0]_MUX_191_o|         |         |   11.013|         |
initialize_start_eat[0][0]_MUX_199_o|         |         |   11.072|         |
initialize_start_eat[0][0]_MUX_207_o|         |         |   10.964|         |
initialize_start_eat[0][0]_MUX_215_o|         |         |   11.013|         |
initialize_start_eat[0][0]_MUX_223_o|         |         |   11.234|         |
initialize_start_eat[0][0]_MUX_231_o|         |         |   11.211|         |
initialize_start_eat[0][0]_MUX_239_o|         |         |   11.185|         |
initialize_start_eat[0][0]_MUX_247_o|         |         |   11.152|         |
initialize_start_eat[0][0]_MUX_255_o|         |         |   11.180|         |
initialize_start_eat[0][0]_MUX_263_o|         |         |   11.157|         |
initialize_start_eat[0][0]_MUX_271_o|         |         |   11.131|         |
initialize_start_eat[0][0]_MUX_279_o|         |         |   11.098|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_6427_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o           |         |         |   36.148|         |
goHome_PWR_4_o_MUX_1289_o           |         |         |   35.858|         |
goHome_PWR_4_o_MUX_1449_o           |         |         |   35.921|         |
goHome_PWR_4_o_MUX_1609_o           |         |         |   36.111|         |
goHome_PWR_4_o_MUX_1769_o           |         |         |   36.178|         |
goHome_PWR_4_o_MUX_1929_o           |         |         |   36.139|         |
goHome_PWR_4_o_MUX_2089_o           |         |         |   36.150|         |
goHome_PWR_4_o_MUX_2249_o           |         |         |   35.891|         |
goHome_PWR_4_o_MUX_2409_o           |         |         |   35.897|         |
goHome_PWR_4_o_MUX_2569_o           |         |         |   36.225|         |
goHome_PWR_4_o_MUX_2729_o           |         |         |   36.170|         |
goHome_PWR_4_o_MUX_2889_o           |         |         |   36.253|         |
goHome_PWR_4_o_MUX_3049_o           |         |         |   36.142|         |
goHome_PWR_4_o_MUX_3209_o           |         |         |   35.883|         |
goHome_PWR_4_o_MUX_3369_o           |         |         |   35.913|         |
goHome_PWR_4_o_MUX_3529_o           |         |         |   36.139|         |
goHome_PWR_4_o_MUX_3689_o           |         |         |   36.056|         |
goHome_PWR_4_o_MUX_383_o            |         |         |    2.094|         |
goHome_PWR_4_o_MUX_3849_o           |         |         |   36.167|         |
goHome_PWR_4_o_MUX_391_o            |         |         |    6.015|         |
goHome_PWR_4_o_MUX_4009_o           |         |         |   36.054|         |
goHome_PWR_4_o_MUX_4169_o           |         |         |   35.769|         |
goHome_PWR_4_o_MUX_4329_o           |         |         |   35.827|         |
goHome_PWR_4_o_MUX_4489_o           |         |         |   35.694|         |
goHome_PWR_4_o_MUX_4649_o           |         |         |   35.838|         |
goHome_PWR_4_o_MUX_4809_o           |         |         |   35.722|         |
goHome_PWR_4_o_MUX_4969_o           |         |         |   35.810|         |
goHome_PWR_4_o_MUX_5129_o           |         |         |   35.551|         |
goHome_PWR_4_o_MUX_5289_o           |         |         |   35.557|         |
goHome_PWR_4_o_MUX_5449_o           |         |         |   35.807|         |
goHome_PWR_4_o_MUX_5609_o           |         |         |   35.846|         |
goHome_PWR_4_o_MUX_5769_o           |         |         |   35.835|         |
goHome_PWR_4_o_MUX_5929_o           |         |         |   35.818|         |
goHome_PWR_4_o_MUX_6089_o           |         |         |   35.559|         |
goHome_PWR_4_o_MUX_6249_o           |         |         |   35.565|         |
goHome_PWR_4_o_MUX_6406_o           |         |         |   35.991|         |
goHome_PWR_4_o_MUX_6427_o           |         |         |   35.494|         |
goHome_PWR_4_o_MUX_649_o            |         |         |   36.233|         |
goHome_PWR_4_o_MUX_809_o            |         |         |   36.094|         |
goHome_PWR_4_o_MUX_969_o            |         |         |   36.261|         |
initialize                          |         |         |   34.399|         |
initialize_start_eat[0][0]_MUX_159_o|         |         |   11.480|         |
initialize_start_eat[0][0]_MUX_167_o|         |         |   11.539|         |
initialize_start_eat[0][0]_MUX_175_o|         |         |   11.431|         |
initialize_start_eat[0][0]_MUX_183_o|         |         |   11.480|         |
initialize_start_eat[0][0]_MUX_191_o|         |         |   11.426|         |
initialize_start_eat[0][0]_MUX_199_o|         |         |   11.485|         |
initialize_start_eat[0][0]_MUX_207_o|         |         |   11.377|         |
initialize_start_eat[0][0]_MUX_215_o|         |         |   11.426|         |
initialize_start_eat[0][0]_MUX_223_o|         |         |   11.647|         |
initialize_start_eat[0][0]_MUX_231_o|         |         |   11.624|         |
initialize_start_eat[0][0]_MUX_239_o|         |         |   11.598|         |
initialize_start_eat[0][0]_MUX_247_o|         |         |   11.565|         |
initialize_start_eat[0][0]_MUX_255_o|         |         |   11.593|         |
initialize_start_eat[0][0]_MUX_263_o|         |         |   11.570|         |
initialize_start_eat[0][0]_MUX_271_o|         |         |   11.544|         |
initialize_start_eat[0][0]_MUX_279_o|         |         |   11.511|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_649_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_809_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock goHome_PWR_4_o_MUX_969_o
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_1289_o|         |         |    3.760|         |
goHome_PWR_4_o_MUX_1449_o|         |         |    3.873|         |
goHome_PWR_4_o_MUX_1609_o|         |         |    4.206|         |
goHome_PWR_4_o_MUX_1769_o|         |         |    4.373|         |
goHome_PWR_4_o_MUX_1929_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2089_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_2249_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_2409_o|         |         |    4.040|         |
goHome_PWR_4_o_MUX_2569_o|         |         |    4.093|         |
goHome_PWR_4_o_MUX_2729_o|         |         |    4.260|         |
goHome_PWR_4_o_MUX_2889_o|         |         |    4.147|         |
goHome_PWR_4_o_MUX_3049_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_3209_o|         |         |    3.814|         |
goHome_PWR_4_o_MUX_3369_o|         |         |    3.927|         |
goHome_PWR_4_o_MUX_3529_o|         |         |    4.178|         |
goHome_PWR_4_o_MUX_3689_o|         |         |    4.345|         |
goHome_PWR_4_o_MUX_383_o |         |         |    1.662|         |
goHome_PWR_4_o_MUX_3849_o|         |         |    4.232|         |
goHome_PWR_4_o_MUX_4009_o|         |         |    4.317|         |
goHome_PWR_4_o_MUX_4169_o|         |         |    3.899|         |
goHome_PWR_4_o_MUX_4329_o|         |         |    4.012|         |
goHome_PWR_4_o_MUX_4489_o|         |         |    3.761|         |
goHome_PWR_4_o_MUX_4649_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_4809_o|         |         |    3.815|         |
goHome_PWR_4_o_MUX_4969_o|         |         |    3.900|         |
goHome_PWR_4_o_MUX_5129_o|         |         |    3.482|         |
goHome_PWR_4_o_MUX_5289_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_5449_o|         |         |    3.874|         |
goHome_PWR_4_o_MUX_5609_o|         |         |    4.041|         |
goHome_PWR_4_o_MUX_5769_o|         |         |    3.928|         |
goHome_PWR_4_o_MUX_5929_o|         |         |    4.013|         |
goHome_PWR_4_o_MUX_6089_o|         |         |    3.595|         |
goHome_PWR_4_o_MUX_6249_o|         |         |    3.708|         |
goHome_PWR_4_o_MUX_6406_o|         |         |    4.607|         |
goHome_PWR_4_o_MUX_6427_o|         |         |    3.704|         |
goHome_PWR_4_o_MUX_649_o |         |         |    4.039|         |
goHome_PWR_4_o_MUX_809_o |         |         |    4.206|         |
goHome_PWR_4_o_MUX_969_o |         |         |    4.093|         |
initialize               |         |         |    0.945|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
goHome_PWR_4_o_MUX_1129_o           |         |         |   36.209|         |
goHome_PWR_4_o_MUX_1289_o           |         |         |   35.919|         |
goHome_PWR_4_o_MUX_1449_o           |         |         |   35.982|         |
goHome_PWR_4_o_MUX_1609_o           |         |         |   36.172|         |
goHome_PWR_4_o_MUX_1769_o           |         |         |   36.239|         |
goHome_PWR_4_o_MUX_1929_o           |         |         |   36.200|         |
goHome_PWR_4_o_MUX_2089_o           |         |         |   36.211|         |
goHome_PWR_4_o_MUX_2249_o           |         |         |   35.952|         |
goHome_PWR_4_o_MUX_2409_o           |         |         |   35.958|         |
goHome_PWR_4_o_MUX_2569_o           |         |         |   36.286|         |
goHome_PWR_4_o_MUX_2729_o           |         |         |   36.231|         |
goHome_PWR_4_o_MUX_2889_o           |         |         |   36.314|         |
goHome_PWR_4_o_MUX_3049_o           |         |         |   36.203|         |
goHome_PWR_4_o_MUX_3209_o           |         |         |   35.944|         |
goHome_PWR_4_o_MUX_3369_o           |         |         |   35.974|         |
goHome_PWR_4_o_MUX_3529_o           |         |         |   36.200|         |
goHome_PWR_4_o_MUX_3689_o           |         |         |   36.117|         |
goHome_PWR_4_o_MUX_383_o            |         |         |    2.055|         |
goHome_PWR_4_o_MUX_3849_o           |         |         |   36.228|         |
goHome_PWR_4_o_MUX_391_o            |         |         |    5.920|         |
goHome_PWR_4_o_MUX_4009_o           |         |         |   36.115|         |
goHome_PWR_4_o_MUX_4169_o           |         |         |   35.830|         |
goHome_PWR_4_o_MUX_4329_o           |         |         |   35.888|         |
goHome_PWR_4_o_MUX_4489_o           |         |         |   35.755|         |
goHome_PWR_4_o_MUX_4649_o           |         |         |   35.898|         |
goHome_PWR_4_o_MUX_4809_o           |         |         |   35.783|         |
goHome_PWR_4_o_MUX_4969_o           |         |         |   35.870|         |
goHome_PWR_4_o_MUX_5129_o           |         |         |   35.611|         |
goHome_PWR_4_o_MUX_5289_o           |         |         |   35.618|         |
goHome_PWR_4_o_MUX_5449_o           |         |         |   35.868|         |
goHome_PWR_4_o_MUX_5609_o           |         |         |   35.906|         |
goHome_PWR_4_o_MUX_5769_o           |         |         |   35.896|         |
goHome_PWR_4_o_MUX_5929_o           |         |         |   35.878|         |
goHome_PWR_4_o_MUX_6089_o           |         |         |   35.619|         |
goHome_PWR_4_o_MUX_6249_o           |         |         |   35.626|         |
goHome_PWR_4_o_MUX_6406_o           |         |         |   36.052|         |
goHome_PWR_4_o_MUX_6427_o           |         |         |   35.554|         |
goHome_PWR_4_o_MUX_649_o            |         |         |   36.294|         |
goHome_PWR_4_o_MUX_809_o            |         |         |   36.155|         |
goHome_PWR_4_o_MUX_969_o            |         |         |   36.322|         |
initialize                          |         |         |   34.460|         |
initialize_start_eat[0][0]_MUX_159_o|         |         |   11.541|         |
initialize_start_eat[0][0]_MUX_167_o|         |         |   11.600|         |
initialize_start_eat[0][0]_MUX_175_o|         |         |   11.492|         |
initialize_start_eat[0][0]_MUX_183_o|         |         |   11.541|         |
initialize_start_eat[0][0]_MUX_191_o|         |         |   11.487|         |
initialize_start_eat[0][0]_MUX_199_o|         |         |   11.546|         |
initialize_start_eat[0][0]_MUX_207_o|         |         |   11.438|         |
initialize_start_eat[0][0]_MUX_215_o|         |         |   11.487|         |
initialize_start_eat[0][0]_MUX_223_o|         |         |   11.708|         |
initialize_start_eat[0][0]_MUX_231_o|         |         |   11.685|         |
initialize_start_eat[0][0]_MUX_239_o|         |         |   11.659|         |
initialize_start_eat[0][0]_MUX_247_o|         |         |   11.626|         |
initialize_start_eat[0][0]_MUX_255_o|         |         |   11.654|         |
initialize_start_eat[0][0]_MUX_263_o|         |         |   11.631|         |
initialize_start_eat[0][0]_MUX_271_o|         |         |   11.605|         |
initialize_start_eat[0][0]_MUX_279_o|         |         |   11.572|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_159_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_159_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_167_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_167_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_175_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_175_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_183_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_183_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_191_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_191_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_199_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_199_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_207_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_207_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_215_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_215_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_223_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_223_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_231_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_231_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_239_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_239_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_247_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_247_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_255_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_255_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_263_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_263_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_271_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_271_o|         |         |    0.672|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock initialize_start_eat[0][0]_MUX_279_o
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
initialize                          |         |         |    1.012|         |
initialize_start_eat[0][0]_MUX_279_o|         |         |    0.677|         |
------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 271.00 secs
Total CPU time to Xst completion: 271.52 secs
 
--> 

Total memory usage is 522064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  686 (   0 filtered)
Number of infos    :    1 (   0 filtered)

