module easy_clock(clk_in, resetn, led_out, segout, segcom);

	input clk_in;
	input resetn;
	output[7:0] led_out;
	output[7:0] segout;   
	output[7:0] segcom;
	
	wire[31:0] segdata;
	
	clock clock_inst(
				.clk_in(clk_in),
				.resetn(resetn),
				.segdata(segdata));
				
	seven_seg seven_seg_inst (
				.clk(clk_in),
				.data(segdata),
				.segout(segout),
				.segcom(segcom),
				.led_out(led_out));


endmodule
