VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml finitesm.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc --route

Using up to 1 parallel worker(s)

Architecture file: /home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: finitesm

# Loading Architecture Description
# Loading Architecture Description took 0.30 seconds (max_rss 31.2 MiB, delta_rss +24.9 MiB)
# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 39.8 MiB, delta_rss +8.7 MiB)
# Load circuit
# Load circuit took 0.01 seconds (max_rss 41.0 MiB, delta_rss +1.1 MiB)
# Clean circuit
Absorbed 801 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 141
Swept block(s)      : 1
Constant Pins Marked: 146
# Clean circuit took 0.00 seconds (max_rss 41.8 MiB, delta_rss +0.8 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 41.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 41.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 121
    .input    :       1
    .output   :       2
    ASSP      :       1
    BIDIR_CELL:       3
    C_FRAG    :      11
    F_FRAG    :       4
    GND       :       1
    Q_FRAG    :      35
    T_FRAG    :      62
    VCC       :       1
  Nets  : 119
    Avg Fanout:     8.5
    Max Fanout:   450.0
    Min Fanout:     1.0
  Netlist Clocks: 5
# Build Timing Graph
Warning 1: Inferred implicit clock source d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock d1_dff_Q_CLK (possibly data used as clock)
Warning 2: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.F1[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 3: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.F2[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 4: Timing edge from d1_dff_Q_CLK_inv_Q.f_frag.FS[0] to d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 5: Inferred implicit clock source d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock d2_dff_Q_CLK (possibly data used as clock)
Warning 6: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.F1[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 7: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.F2[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 8: Timing edge from d2_dff_Q_CLK_inv_Q.f_frag.FS[0] to d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 9: Inferred implicit clock source mclk_dffe_Q.QZ[0] for netlist clock mclk (possibly data used as clock)
Warning 10: Inferred implicit clock source y_dff_Q_CLK_inv_Q.f_frag.FZ[0] for netlist clock y_dff_Q_CLK (possibly data used as clock)
Warning 11: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.F1[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 12: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.F2[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
Warning 13: Timing edge from y_dff_Q_CLK_inv_Q.f_frag.FS[0] to y_dff_Q_CLK_inv_Q.f_frag.FZ[0] will not be created since y_dff_Q_CLK_inv_Q.f_frag.FZ[0] has been identified as a clock generator
  Timing Graph Nodes: 1125
  Timing Graph Edges: 1766
  Timing Graph Levels: 22
# Build Timing Graph took 0.00 seconds (max_rss 41.8 MiB, delta_rss +0.0 MiB)
Netlist contains 5 clocks
  Netlist Clock 'd1_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
  Netlist Clock 'd2_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
  Netlist Clock 'mclk' Fanout: 7 pins (0.6%), 7 blocks (5.8%)
  Netlist Clock 'clk' Fanout: 30 pins (2.7%), 30 blocks (24.8%)
  Netlist Clock 'y_dff_Q_CLK' Fanout: 1 pins (0.1%), 1 blocks (0.8%)
# Load Timing Constraints

SDC file '/home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 6 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'd1_dff_Q_CLK' Source: 'd1_dff_Q_CLK_inv_Q.f_frag.FZ[0]'
  Constrained Clock 'd2_dff_Q_CLK' Source: 'd2_dff_Q_CLK_inv_Q.f_frag.FZ[0]'
  Constrained Clock 'mclk' Source: 'mclk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'
  Constrained Clock 'y_dff_Q_CLK' Source: 'y_dff_Q_CLK_inv_Q.f_frag.FZ[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 41.8 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: finitesm.net
Circuit placement file: finitesm.place
Circuit routing file: finitesm.route
Circuit SDC file: /home/srinivaas/vaman/vaman_exp/fsm/build/finitesm_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'finitesm.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.021945 seconds).
# Load Packing took 0.02 seconds (max_rss 43.0 MiB, delta_rss +1.3 MiB)
Warning 14: Netlist contains 0 global net to non-global architecture pin connections
Warning 15: Logic block #48 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 16: Logic block #49 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 87
Netlist num_blocks: 50
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 3.
Netlist PB-ASSP blocks: 1.
Netlist PB-LOGIC blocks: 44.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 1
Netlist output pins: 8


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 3
   BIDIR            : 3
    INPUT           : 1
     bidir          : 1
     inpad          : 1
    OUTPUT          : 2
     bidir          : 2
     outpad         : 2
  PB-ASSP           : 1
   ASSP             : 1
  PB-LOGIC          : 44
   LOGIC            : 44
    FRAGS           : 44
     c_frag_modes   : 42
      SINGLE        : 11
       c_frag       : 11
      SPLIT         : 31
       b_frag       : 31
       t_frag       : 31
     f_frag         : 4
     q_frag_modes   : 35
      INT           : 29
       q_frag       : 29
      EXT           : 6
       q_frag       : 6
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		3	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		44	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.04 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.05 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.09 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 43.2 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.45 seconds (max_rss 351.3 MiB, delta_rss +308.1 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 0.92 seconds (max_rss 354.5 MiB, delta_rss +311.2 MiB)

# Load Placement
Reading finitesm.place.

Successfully read finitesm.place.

# Load Placement took 0.00 seconds (max_rss 354.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 17: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 18: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 19: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 20: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 15.55 seconds (max_rss 354.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 354.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 15.55 seconds (max_rss 354.5 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 21: 2 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 630 ( 66.8%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   1 (  0.1%) |
[      0.3:      0.4)  55 (  5.8%) |****
[      0.4:      0.5)  17 (  1.8%) |*
[      0.5:      0.6)  34 (  3.6%) |***
[      0.6:      0.7)  37 (  3.9%) |***
[      0.7:      0.8)  51 (  5.4%) |****
[      0.8:      0.9)  16 (  1.7%) |*
[      0.9:        1) 102 ( 10.8%) |********
## Initializing router criticalities took 0.00 seconds (max_rss 403.8 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 22: 2 timing endpoints were not constrained during timing analysis
   1    4.4     0.0    0 2.4e+07      87     943    1319 ( 0.094%)   22385 ( 1.6%)   53.547     -1442.    -53.547      0.000      0.000      N/A
   2    3.2     4.0    0 1.6e+07      82     613     632 ( 0.045%)   23084 ( 1.6%)   53.548     -1442.    -53.548      0.000      0.000      N/A
   3    2.7     5.2    0 1.4e+07      59     438     474 ( 0.034%)   23371 ( 1.7%)   53.589     -1444.    -53.589      0.000      0.000      N/A
   4    1.9     6.8    0 9749353      47     340     233 ( 0.017%)   23317 ( 1.6%)   53.610     -1445.    -53.610      0.000      0.000      N/A
   5    1.7     8.8    0 8063061      35     238     174 ( 0.012%)   23389 ( 1.7%)   53.571     -1447.    -53.571      0.000      0.000      N/A
   6    0.9    11.4    0 4828421      29     162      98 ( 0.007%)   23389 ( 1.7%)   53.571     -1447.    -53.571      0.000      0.000      N/A
   7    0.9    14.9    0 4501054      18     106      80 ( 0.006%)   23503 ( 1.7%)   53.598     -1450.    -53.598      0.000      0.000      N/A
   8    0.7    19.3    0 3467481      16      86      45 ( 0.003%)   23497 ( 1.7%)   53.598     -1450.    -53.598      0.000      0.000      N/A
   9    0.3    25.1    0 1500932      12      60      12 ( 0.001%)   23579 ( 1.7%)   53.598     -1449.    -53.598      0.000      0.000      N/A
  10    0.1    32.6    0  508039       4      21       3 ( 0.000%)   23617 ( 1.7%)   53.598     -1449.    -53.598      0.000      0.000       14
  11    0.1    42.4    0  289156       2       4       3 ( 0.000%)   23617 ( 1.7%)   53.598     -1449.    -53.598      0.000      0.000       12
  12    0.1    55.1    0  298213       2       4       3 ( 0.000%)   23617 ( 1.7%)   53.598     -1449.    -53.598      0.000      0.000       12
  13    0.1    71.7    0  593039       2       2       3 ( 0.000%)   23623 ( 1.7%)   53.598     -1449.    -53.598      0.000      0.000       13
  14    0.1    93.2    0  300237       2       4       0 ( 0.000%)   23618 ( 1.7%)   53.731     -1452.    -53.731      0.000      0.000       14
Restoring best routing
Critical path: 53.731 ns
Successfully routed after 14 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 630 ( 66.8%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)  11 (  1.2%) |*
[      0.3:      0.4)  43 (  4.6%) |***
[      0.4:      0.5)  28 (  3.0%) |**
[      0.5:      0.6)  35 (  3.7%) |***
[      0.6:      0.7)  52 (  5.5%) |****
[      0.7:      0.8)  28 (  3.0%) |**
[      0.8:      0.9)  17 (  1.8%) |*
[      0.9:        1)  99 ( 10.5%) |*******
Router Stats: total_nets_routed: 397 total_connections_routed: 3021 total_heap_pushes: 87929682 total_heap_pops: 74354930
# Routing took 17.70 seconds (max_rss 403.8 MiB, delta_rss +49.3 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1495641241
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 15 in 0.00025342 sec
Full Max Req/Worst Slack updates 5 in 3.9032e-05 sec
Incr Max Req/Worst Slack updates 10 in 9.4509e-05 sec
Incr Criticality updates 6 in 0.00013587 sec
Full Criticality updates 9 in 0.000295953 sec

Average number of bends per net: 228.115  Maximum # of bends: 5369

Number of global nets: 0
Number of routed nets (nonglobal): 87
Wire length results (in units of 1 clb segments)...
	Total wirelength: 22715, average net length: 261.092
	Maximum net length: 7238

Wire length results in terms of physical segments...
	Total wiring segments used: 20212, average wire segments per net: 232.322
	Maximum segments used by a net: 5521
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   46 (  1.8%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.2%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    4 (  0.2%) |
[      0.2:      0.3)   66 (  2.6%) |*
[      0.1:      0.2)   42 (  1.6%) |*
[        0:      0.1) 2420 ( 93.7%) |**********************************************
Maximum routing channel utilization:         1 at (1,3)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.026        2
                         1     161  10.026      221
                         2       0   0.000        0
                         3      91  19.000      635
                         4      69   3.026      623
                         5      71   2.462      658
                         6      81   4.308      623
                         7     229  27.051      623
                         8     260  22.308      623
                         9     250  36.333      623
                        10     229  33.872      665
                        11     235  46.538      623
                        12     231  46.564      647
                        13     201  22.359      623
                        14     178  10.538      623
                        15      66   2.051      623
                        16      60   1.538      623
                        17       0   0.000      623
                        18       0   0.000      725
                        19       0   0.000      623
                        20       0   0.000      623
                        21       0   0.000      623
                        22       0   0.000      623
                        23       0   0.000      623
                        24       0   0.000      623
                        25       0   0.000      657
                        26       0   0.000      634
                        27       0   0.000      623
                        28       0   0.000      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32       0   0.000      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1      47   4.057      287
                         2       1   0.029        4
                         3     179  54.371      848
                         4      36   3.143      874
                         5      54   3.086      819
                         6      30   3.971      760
                         7      46   3.257      761
                         8       6   1.171      761
                         9      46   2.914      761
                        10      15   1.629      757
                        11       6   1.029      775
                        12      55   3.486      757
                        13      41   2.800      761
                        14     164  12.714      761
                        15     169  13.143      761
                        16     255  40.343      761
                        17     240  31.143      761
                        18     236  39.800      761
                        19     211  38.714      816
                        20     206  32.314      761
                        21     174  22.686      883
                        22     173  11.171      761
                        23       0   0.000      761
                        24       0   0.000      761
                        25       0   0.000      761
                        26       0   0.000      757
                        27       0   0.000      775
                        28       0   0.000      757
                        29       0   0.000      761
                        30       0   0.000      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 705000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2      0.0131
                                   vcc    3      0.0635
                                   gnd    4      0.0745
                                  hop1    5      0.0161
                                  hop2    6      0.0233
                                  hop3    7           0
                                  hop4    8      0.0095
                                 clock    9           0
                               special   10      0.0828

Segment usage by length: length utilization
                         ------ -----------
                              1      0.0135
                              2      0.0233
                              3           0
                              4      0.0095

Warning 23: 2 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.2e-09:  5.8e-09) 11 ( 35.5%) |************************************************
[  5.8e-09:  7.4e-09)  1 (  3.2%) |****
[  7.4e-09:    9e-09) 11 ( 35.5%) |************************************************
[    9e-09:  1.1e-08)  4 ( 12.9%) |*****************
[  1.1e-08:  1.2e-08)  1 (  3.2%) |****
[  1.2e-08:  1.4e-08)  2 (  6.5%) |*********
[  1.4e-08:  1.5e-08)  0 (  0.0%) |
[  1.5e-08:  1.7e-08)  0 (  0.0%) |
[  1.7e-08:  1.8e-08)  0 (  0.0%) |
[  1.8e-08:    2e-08)  1 (  3.2%) |****

Final intra-domain worst hold slacks per constraint:
  clk to clk worst hold slack: 4.21828 ns

Final inter-domain worst hold slacks per constraint:
  virtual_io_clock to d1_dff_Q_CLK worst hold slack: 13.1233 ns
  virtual_io_clock to d2_dff_Q_CLK worst hold slack: 13.0387 ns
  virtual_io_clock to y_dff_Q_CLK worst hold slack: 12.0378 ns
  y_dff_Q_CLK to virtual_io_clock worst hold slack: 20.0009 ns

Final critical path delay (least slack): 53.6915 ns
Final setup Worst Negative Slack (sWNS): -53.6915 ns
Final setup Total Negative Slack (sTNS): -1451.2 ns

Final setup slack histogram:
[ -5.4e-08:   -5e-08) 26 ( 83.9%) |************************************************
[   -5e-08: -4.6e-08)  1 (  3.2%) |**
[ -4.6e-08: -4.2e-08)  0 (  0.0%) |
[ -4.2e-08: -3.8e-08)  0 (  0.0%) |
[ -3.8e-08: -3.4e-08)  0 (  0.0%) |
[ -3.4e-08:   -3e-08)  0 (  0.0%) |
[   -3e-08: -2.6e-08)  0 (  0.0%) |
[ -2.6e-08: -2.2e-08)  0 (  0.0%) |
[ -2.2e-08: -1.8e-08)  1 (  3.2%) |**
[ -1.8e-08: -1.4e-08)  3 (  9.7%) |******

Final intra-domain critical path delays (CPDs):
  clk to clk CPD: 53.6915 ns (18.6249 MHz)

Final inter-domain critical path delays (CPDs):
  virtual_io_clock to y_dff_Q_CLK CPD: 13.7045 ns (72.9688 MHz)
  virtual_io_clock to d2_dff_Q_CLK CPD: 14.5314 ns (68.8164 MHz)
  virtual_io_clock to d1_dff_Q_CLK CPD: 14.6309 ns (68.3485 MHz)
  y_dff_Q_CLK to virtual_io_clock CPD: 20.3926 ns (49.0374 MHz)

Final intra-domain worst setup slacks per constraint:
  clk to clk worst setup slack: -53.6915 ns

Final inter-domain worst setup slacks per constraint:
  virtual_io_clock to y_dff_Q_CLK worst setup slack: -13.7045 ns
  virtual_io_clock to d2_dff_Q_CLK worst setup slack: -14.5314 ns
  virtual_io_clock to d1_dff_Q_CLK worst setup slack: -14.6309 ns
  y_dff_Q_CLK to virtual_io_clock worst setup slack: -20.3926 ns

Final geomean non-virtual intra-domain period: 53.6915 ns (18.6249 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 53.6915 ns (18.6249 MHz)

Incr Slack updates 1 in 2.0331e-05 sec
Full Max Req/Worst Slack updates 1 in 6.563e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 3.171e-05 sec
Flow timing analysis took 0.00954129 seconds (0.00818744 STA, 0.00135384 slack) (16 full updates: 0 setup, 0 hold, 16 combined).
VPR succeeded
The entire flow of VPR took 34.65 seconds (max_rss 403.8 MiB)
