HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:W_74HC112
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||W_74HC112.srr(33);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/33||W_74HC112.v(28);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\hdl\W_74HC112.v'/linenumber/28
Implementation;Synthesis|| CG290 ||@W:Referenced variable S is not in sensitivity list.||W_74HC112.srr(34);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/34||W_74HC112.v(30);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\hdl\W_74HC112.v'/linenumber/30
Implementation;Synthesis|| CG290 ||@W:Referenced variable R is not in sensitivity list.||W_74HC112.srr(35);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/35||W_74HC112.v(30);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\hdl\W_74HC112.v'/linenumber/30
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal temp2; possible missing assignment in an if or case statement.||W_74HC112.srr(36);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/36||W_74HC112.v(21);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\hdl\W_74HC112.v'/linenumber/21
Implementation;Synthesis|| MT530 ||@W:Found inferred clock W_74HC112|CLK which controls 1 sequential elements including temp1. This clock has no specified timing constraint which may adversely impact design performance. ||W_74HC112.srr(111);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/111||w_74hc112.v(7);liberoaction://cross_probe/hdl/file/'g:\eda\w_74hc112\hdl\w_74hc112.v'/linenumber/7
Implementation;Synthesis|| MT420 ||@W:Found inferred clock W_74HC112|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||W_74HC112.srr(237);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/237||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||W_74HC112.srr(253);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/253||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||W_74HC112.srr(255);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC112\synthesis\W_74HC112.srr'/linenumber/255||null;null
Implementation;Compile;RootName:W_74HC112
Implementation;Compile||(null)||Please refer to the log file for details||W_74HC112_compile_log.rpt;liberoaction://open_report/file/W_74HC112_compile_log.rpt||(null);(null)
