//! **************************************************************************
// Written by: Map O.61xd on Sun Jun 16 20:43:38 2013
//! **************************************************************************

SCHEMATIC START;
COMP "GMII_RESET_B" LOCATE = SITE "AH13" LEVEL 1;
COMP "RESET" LOCATE = SITE "H10" LEVEL 1;
COMP "GMII_RX_ER_0" LOCATE = SITE "AG12" LEVEL 1;
COMP "GMII_RX_DV_0" LOCATE = SITE "AM13" LEVEL 1;
COMP "GMII_TX_EN_0" LOCATE = SITE "AJ10" LEVEL 1;
COMP "GMII_TX_ER_0" LOCATE = SITE "AH10" LEVEL 1;
COMP "sysACE_CLK" LOCATE = SITE "AE16" LEVEL 1;
COMP "sysACE_MPADD<0>" LOCATE = SITE "AC15" LEVEL 1;
COMP "sysACE_MPADD<1>" LOCATE = SITE "AP15" LEVEL 1;
COMP "sysACE_MPADD<2>" LOCATE = SITE "AG17" LEVEL 1;
COMP "sysACE_MPADD<3>" LOCATE = SITE "AH17" LEVEL 1;
COMP "sysACE_MPADD<4>" LOCATE = SITE "AG15" LEVEL 1;
COMP "sysACE_MPADD<5>" LOCATE = SITE "AF15" LEVEL 1;
COMP "sysACE_MPADD<6>" LOCATE = SITE "AK14" LEVEL 1;
COMP "GMII_RXD_0<0>" LOCATE = SITE "AN13" LEVEL 1;
COMP "GMII_RXD_0<1>" LOCATE = SITE "AF14" LEVEL 1;
COMP "GMII_RXD_0<2>" LOCATE = SITE "AE14" LEVEL 1;
COMP "GMII_RXD_0<3>" LOCATE = SITE "AN12" LEVEL 1;
COMP "GMII_RXD_0<4>" LOCATE = SITE "AM12" LEVEL 1;
COMP "GMII_RXD_0<5>" LOCATE = SITE "AD11" LEVEL 1;
COMP "GMII_RXD_0<6>" LOCATE = SITE "AC12" LEVEL 1;
COMP "GMII_RXD_0<7>" LOCATE = SITE "AC13" LEVEL 1;
COMP "GMII_TXD_0<0>" LOCATE = SITE "AM11" LEVEL 1;
COMP "GMII_TXD_0<1>" LOCATE = SITE "AL11" LEVEL 1;
COMP "GMII_TXD_0<2>" LOCATE = SITE "AG10" LEVEL 1;
COMP "GMII_TXD_0<3>" LOCATE = SITE "AG11" LEVEL 1;
COMP "GMII_TXD_0<4>" LOCATE = SITE "AL10" LEVEL 1;
COMP "GMII_TXD_0<5>" LOCATE = SITE "AM10" LEVEL 1;
COMP "GMII_TXD_0<6>" LOCATE = SITE "AE11" LEVEL 1;
COMP "GMII_TXD_0<7>" LOCATE = SITE "AF11" LEVEL 1;
COMP "GMII_RX_CLK_0" LOCATE = SITE "AP11" LEVEL 1;
COMP "sysACE_MPCE" LOCATE = SITE "AJ14" LEVEL 1;
COMP "sysACE_MPOE" LOCATE = SITE "AL15" LEVEL 1;
COMP "sysACE_MPWE" LOCATE = SITE "AL14" LEVEL 1;
COMP "CLK_200N" LOCATE = SITE "H9" LEVEL 1;
COMP "CLK_200P" LOCATE = SITE "J9" LEVEL 1;
COMP "GMII_GTX_CLK_0" LOCATE = SITE "AH12" LEVEL 1;
COMP "sysACE_MPDATA<0>" LOCATE = SITE "AM15" LEVEL 1;
COMP "sysACE_MPDATA<1>" LOCATE = SITE "AJ17" LEVEL 1;
COMP "sysACE_MPDATA<2>" LOCATE = SITE "AJ16" LEVEL 1;
COMP "sysACE_MPDATA<3>" LOCATE = SITE "AP16" LEVEL 1;
COMP "sysACE_MPDATA<4>" LOCATE = SITE "AG16" LEVEL 1;
COMP "sysACE_MPDATA<5>" LOCATE = SITE "AH15" LEVEL 1;
COMP "sysACE_MPDATA<6>" LOCATE = SITE "AF16" LEVEL 1;
COMP "sysACE_MPDATA<7>" LOCATE = SITE "AN15" LEVEL 1;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
TIMEGRP clk_user_interface_i = BEL "bufCLK_user" BEL
        "E2M/EC/tx_max_output_address_12" BEL
        "E2M/EC/tx_max_output_address_11" BEL
        "E2M/EC/tx_max_output_address_10" BEL "E2M/EC/tx_max_output_address_9"
        BEL "E2M/EC/tx_max_output_address_8" BEL
        "E2M/EC/tx_max_output_address_7" BEL "E2M/EC/tx_max_output_address_6"
        BEL "E2M/EC/tx_max_output_address_5" BEL
        "E2M/EC/tx_max_output_address_4" BEL "E2M/EC/tx_max_output_address_3"
        BEL "E2M/EC/tx_max_output_address_2" BEL
        "E2M/EC/tx_max_output_address_1" BEL "E2M/EC/tx_max_output_address_0"
        BEL "E2M/EC/softResetToggleUserSide_1" BEL
        "E2M/EC/softResetToggleUserSide_0" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_1" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_0" BEL
        "E2M/EC/register32ReadDataValid" BEL
        "E2M/EC/inputMemoryReadDataValidPipeline_1" BEL
        "E2M/EC/inputMemoryReadDataValidPipeline_0" BEL
        "E2M/EC/userRunClearHistory" BEL "E2M/EC/resetUserClockDomain" BEL
        "tm/register32Address_7" BEL "tm/register32Address_6" BEL
        "tm/register32Address_5" BEL "tm/register32Address_4" BEL
        "tm/register32Address_3" BEL "tm/register32Address_2" BEL
        "tm/register32Address_1" BEL "tm/register32Address_0" BEL
        "tm/currState_FSM_FFd1" BEL "tm/currState_FSM_FFd2" BEL
        "tm/currState_FSM_FFd3" BEL "tm/inputMemoryReadAdd_16" BEL
        "tm/inputMemoryReadAdd_15" BEL "tm/inputMemoryReadAdd_14" BEL
        "tm/inputMemoryReadAdd_13" BEL "tm/inputMemoryReadAdd_12" BEL
        "tm/inputMemoryReadAdd_11" BEL "tm/inputMemoryReadAdd_10" BEL
        "tm/inputMemoryReadAdd_9" BEL "tm/inputMemoryReadAdd_8" BEL
        "tm/inputMemoryReadAdd_7" BEL "tm/inputMemoryReadAdd_6" BEL
        "tm/inputMemoryReadAdd_5" BEL "tm/inputMemoryReadAdd_4" BEL
        "tm/inputMemoryReadAdd_3" BEL "tm/inputMemoryReadAdd_2" BEL
        "tm/inputMemoryReadAdd_1" BEL "tm/inputMemoryReadAdd_0" BEL
        "tm/outputMemoryWriteData_7" BEL "tm/outputMemoryWriteData_6" BEL
        "tm/outputMemoryWriteData_5" BEL "tm/outputMemoryWriteData_4" BEL
        "tm/outputMemoryWriteData_3" BEL "tm/outputMemoryWriteData_2" BEL
        "tm/outputMemoryWriteData_1" BEL "tm/outputMemoryWriteData_0" BEL
        "tm/outputMemoryWriteAdd_12" BEL "tm/outputMemoryWriteAdd_11" BEL
        "tm/outputMemoryWriteAdd_10" BEL "tm/outputMemoryWriteAdd_9" BEL
        "tm/outputMemoryWriteAdd_8" BEL "tm/outputMemoryWriteAdd_7" BEL
        "tm/outputMemoryWriteAdd_6" BEL "tm/outputMemoryWriteAdd_5" BEL
        "tm/outputMemoryWriteAdd_4" BEL "tm/outputMemoryWriteAdd_3" BEL
        "tm/outputMemoryWriteAdd_2" BEL "tm/outputMemoryWriteAdd_1" BEL
        "tm/outputMemoryWriteAdd_0" BEL "tm/memCount_5" BEL "tm/memCount_4"
        BEL "tm/memCount_3" BEL "tm/memCount_2" BEL "tm/memCount_1" BEL
        "tm/memCount_0" BEL "tm/length_16" BEL "tm/length_15" BEL
        "tm/length_14" BEL "tm/length_13" BEL "tm/length_12" BEL
        "tm/length_11" BEL "tm/length_10" BEL "tm/length_9" BEL "tm/length_8"
        BEL "tm/length_7" BEL "tm/length_6" BEL "tm/length_5" BEL
        "tm/length_4" BEL "tm/length_3" BEL "tm/length_2" BEL "tm/length_1"
        BEL "tm/length_0" BEL "tm/challengeB_15_127" BEL
        "tm/challengeB_15_126" BEL "tm/challengeB_15_125" BEL
        "tm/challengeB_15_124" BEL "tm/challengeB_15_123" BEL
        "tm/challengeB_15_122" BEL "tm/challengeB_15_121" BEL
        "tm/challengeB_15_120" BEL "tm/challengeB_15_119" BEL
        "tm/challengeB_15_118" BEL "tm/challengeB_15_117" BEL
        "tm/challengeB_15_116" BEL "tm/challengeB_15_115" BEL
        "tm/challengeB_15_114" BEL "tm/challengeB_15_113" BEL
        "tm/challengeB_15_112" BEL "tm/challengeB_15_111" BEL
        "tm/challengeB_15_110" BEL "tm/challengeB_15_109" BEL
        "tm/challengeB_15_108" BEL "tm/challengeB_15_107" BEL
        "tm/challengeB_15_106" BEL "tm/challengeB_15_105" BEL
        "tm/challengeB_15_104" BEL "tm/challengeB_15_103" BEL
        "tm/challengeB_15_102" BEL "tm/challengeB_15_101" BEL
        "tm/challengeB_15_100" BEL "tm/challengeB_15_99" BEL
        "tm/challengeB_15_98" BEL "tm/challengeB_15_97" BEL
        "tm/challengeB_15_96" BEL "tm/challengeB_15_95" BEL
        "tm/challengeB_15_94" BEL "tm/challengeB_15_93" BEL
        "tm/challengeB_15_92" BEL "tm/challengeB_15_91" BEL
        "tm/challengeB_15_90" BEL "tm/challengeB_15_89" BEL
        "tm/challengeB_15_88" BEL "tm/challengeB_15_87" BEL
        "tm/challengeB_15_86" BEL "tm/challengeB_15_85" BEL
        "tm/challengeB_15_84" BEL "tm/challengeB_15_83" BEL
        "tm/challengeB_15_82" BEL "tm/challengeB_15_81" BEL
        "tm/challengeB_15_80" BEL "tm/challengeB_15_79" BEL
        "tm/challengeB_15_78" BEL "tm/challengeB_15_77" BEL
        "tm/challengeB_15_76" BEL "tm/challengeB_15_75" BEL
        "tm/challengeB_15_74" BEL "tm/challengeB_15_73" BEL
        "tm/challengeB_15_72" BEL "tm/challengeB_15_71" BEL
        "tm/challengeB_15_70" BEL "tm/challengeB_15_69" BEL
        "tm/challengeB_15_68" BEL "tm/challengeB_15_67" BEL
        "tm/challengeB_15_66" BEL "tm/challengeB_15_65" BEL
        "tm/challengeB_15_64" BEL "tm/challengeB_15_63" BEL
        "tm/challengeB_15_62" BEL "tm/challengeB_15_61" BEL
        "tm/challengeB_15_60" BEL "tm/challengeB_15_59" BEL
        "tm/challengeB_15_58" BEL "tm/challengeB_15_57" BEL
        "tm/challengeB_15_56" BEL "tm/challengeB_15_55" BEL
        "tm/challengeB_15_54" BEL "tm/challengeB_15_53" BEL
        "tm/challengeB_15_52" BEL "tm/challengeB_15_51" BEL
        "tm/challengeB_15_50" BEL "tm/challengeB_15_49" BEL
        "tm/challengeB_15_48" BEL "tm/challengeB_15_47" BEL
        "tm/challengeB_15_46" BEL "tm/challengeB_15_45" BEL
        "tm/challengeB_15_44" BEL "tm/challengeB_15_43" BEL
        "tm/challengeB_15_42" BEL "tm/challengeB_15_41" BEL
        "tm/challengeB_15_40" BEL "tm/challengeB_15_39" BEL
        "tm/challengeB_15_38" BEL "tm/challengeB_15_37" BEL
        "tm/challengeB_15_36" BEL "tm/challengeB_15_35" BEL
        "tm/challengeB_15_34" BEL "tm/challengeB_15_33" BEL
        "tm/challengeB_15_32" BEL "tm/challengeB_15_31" BEL
        "tm/challengeB_15_30" BEL "tm/challengeB_15_29" BEL
        "tm/challengeB_15_28" BEL "tm/challengeB_15_27" BEL
        "tm/challengeB_15_26" BEL "tm/challengeB_15_25" BEL
        "tm/challengeB_15_24" BEL "tm/challengeB_15_23" BEL
        "tm/challengeB_15_22" BEL "tm/challengeB_15_21" BEL
        "tm/challengeB_15_20" BEL "tm/challengeB_15_19" BEL
        "tm/challengeB_15_18" BEL "tm/challengeB_15_17" BEL
        "tm/challengeB_15_16" BEL "tm/challengeB_15_15" BEL
        "tm/challengeB_15_14" BEL "tm/challengeB_15_13" BEL
        "tm/challengeB_15_12" BEL "tm/challengeB_15_11" BEL
        "tm/challengeB_15_10" BEL "tm/challengeB_15_9" BEL
        "tm/challengeB_15_8" BEL "tm/challengeB_15_7" BEL "tm/challengeB_15_6"
        BEL "tm/challengeB_15_5" BEL "tm/challengeB_15_4" BEL
        "tm/challengeB_15_3" BEL "tm/challengeB_15_2" BEL "tm/challengeB_15_1"
        BEL "tm/challengeB_15_0" BEL "tm/challengeA_15_127" BEL
        "tm/challengeA_15_126" BEL "tm/challengeA_15_125" BEL
        "tm/challengeA_15_124" BEL "tm/challengeA_15_123" BEL
        "tm/challengeA_15_122" BEL "tm/challengeA_15_121" BEL
        "tm/challengeA_15_120" BEL "tm/challengeA_15_119" BEL
        "tm/challengeA_15_118" BEL "tm/challengeA_15_117" BEL
        "tm/challengeA_15_116" BEL "tm/challengeA_15_115" BEL
        "tm/challengeA_15_114" BEL "tm/challengeA_15_113" BEL
        "tm/challengeA_15_112" BEL "tm/challengeA_15_111" BEL
        "tm/challengeA_15_110" BEL "tm/challengeA_15_109" BEL
        "tm/challengeA_15_108" BEL "tm/challengeA_15_107" BEL
        "tm/challengeA_15_106" BEL "tm/challengeA_15_105" BEL
        "tm/challengeA_15_104" BEL "tm/challengeA_15_103" BEL
        "tm/challengeA_15_102" BEL "tm/challengeA_15_101" BEL
        "tm/challengeA_15_100" BEL "tm/challengeA_15_99" BEL
        "tm/challengeA_15_98" BEL "tm/challengeA_15_97" BEL
        "tm/challengeA_15_96" BEL "tm/challengeA_15_95" BEL
        "tm/challengeA_15_94" BEL "tm/challengeA_15_93" BEL
        "tm/challengeA_15_92" BEL "tm/challengeA_15_91" BEL
        "tm/challengeA_15_90" BEL "tm/challengeA_15_89" BEL
        "tm/challengeA_15_88" BEL "tm/challengeA_15_87" BEL
        "tm/challengeA_15_86" BEL "tm/challengeA_15_85" BEL
        "tm/challengeA_15_84" BEL "tm/challengeA_15_83" BEL
        "tm/challengeA_15_82" BEL "tm/challengeA_15_81" BEL
        "tm/challengeA_15_80" BEL "tm/challengeA_15_79" BEL
        "tm/challengeA_15_78" BEL "tm/challengeA_15_77" BEL
        "tm/challengeA_15_76" BEL "tm/challengeA_15_75" BEL
        "tm/challengeA_15_74" BEL "tm/challengeA_15_73" BEL
        "tm/challengeA_15_72" BEL "tm/challengeA_15_71" BEL
        "tm/challengeA_15_70" BEL "tm/challengeA_15_69" BEL
        "tm/challengeA_15_68" BEL "tm/challengeA_15_67" BEL
        "tm/challengeA_15_66" BEL "tm/challengeA_15_65" BEL
        "tm/challengeA_15_64" BEL "tm/challengeA_15_63" BEL
        "tm/challengeA_15_62" BEL "tm/challengeA_15_61" BEL
        "tm/challengeA_15_60" BEL "tm/challengeA_15_59" BEL
        "tm/challengeA_15_58" BEL "tm/challengeA_15_57" BEL
        "tm/challengeA_15_56" BEL "tm/challengeA_15_55" BEL
        "tm/challengeA_15_54" BEL "tm/challengeA_15_53" BEL
        "tm/challengeA_15_52" BEL "tm/challengeA_15_51" BEL
        "tm/challengeA_15_50" BEL "tm/challengeA_15_49" BEL
        "tm/challengeA_15_48" BEL "tm/challengeA_15_47" BEL
        "tm/challengeA_15_46" BEL "tm/challengeA_15_45" BEL
        "tm/challengeA_15_44" BEL "tm/challengeA_15_43" BEL
        "tm/challengeA_15_42" BEL "tm/challengeA_15_41" BEL
        "tm/challengeA_15_40" BEL "tm/challengeA_15_39" BEL
        "tm/challengeA_15_38" BEL "tm/challengeA_15_37" BEL
        "tm/challengeA_15_36" BEL "tm/challengeA_15_35" BEL
        "tm/challengeA_15_34" BEL "tm/challengeA_15_33" BEL
        "tm/challengeA_15_32" BEL "tm/challengeA_15_31" BEL
        "tm/challengeA_15_30" BEL "tm/challengeA_15_29" BEL
        "tm/challengeA_15_28" BEL "tm/challengeA_15_27" BEL
        "tm/challengeA_15_26" BEL "tm/challengeA_15_25" BEL
        "tm/challengeA_15_24" BEL "tm/challengeA_15_23" BEL
        "tm/challengeA_15_22" BEL "tm/challengeA_15_21" BEL
        "tm/challengeA_15_20" BEL "tm/challengeA_15_19" BEL
        "tm/challengeA_15_18" BEL "tm/challengeA_15_17" BEL
        "tm/challengeA_15_16" BEL "tm/challengeA_15_15" BEL
        "tm/challengeA_15_14" BEL "tm/challengeA_15_13" BEL
        "tm/challengeA_15_12" BEL "tm/challengeA_15_11" BEL
        "tm/challengeA_15_10" BEL "tm/challengeA_15_9" BEL
        "tm/challengeA_15_8" BEL "tm/challengeA_15_7" BEL "tm/challengeA_15_6"
        BEL "tm/challengeA_15_5" BEL "tm/challengeA_15_4" BEL
        "tm/challengeA_15_3" BEL "tm/challengeA_15_2" BEL "tm/challengeA_15_1"
        BEL "tm/challengeA_15_0" BEL "tm/multiplier_16" BEL "tm/multiplier_15"
        BEL "tm/multiplier_14" BEL "tm/multiplier_13" BEL "tm/multiplier_12"
        BEL "tm/multiplier_11" BEL "tm/multiplier_10" BEL "tm/multiplier_9"
        BEL "tm/multiplier_8" BEL "tm/multiplier_7" BEL "tm/multiplier_6" BEL
        "tm/multiplier_5" BEL "tm/multiplier_4" BEL "tm/multiplier_3" BEL
        "tm/multiplier_2" BEL "tm/multiplier_1" BEL "tm/multiplier_0" BEL
        "tm/str/clkCount_1" BEL "tm/str/clkCount_0" BEL "tm/str/PH1Reg" BEL
        "tm/str/PH2Reg" BEL "E2M/EC/userRunRegisterUserSide" BEL
        "E2M/EC/userLogicReset" BEL "tm/inputDone" BEL "tm/inputMemoryReadReq"
        BEL "tm/paramCount" BEL "tm/outputMemoryWriteReq" BEL
        "tm/userRunClear" BEL "E2M/EC/userRunClearToggle" BEL "tm/LED_0" BEL
        "tm/register32CmdReq" BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_7"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_5"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_4"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_3"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<64>";
PIN E2M/delayCtrl0_MapLib_replicate6_pins<0> = BEL
        "E2M/delayCtrl0_MapLib_replicate6" PINNAME REFCLK;
PIN clkBPLL_pins<2> = BEL "clkBPLL" PINNAME CLKIN1;
TIMEGRP clk_200 = BEL "E2M/delayCtrl0Reset_12" BEL "E2M/delayCtrl0Reset_11"
        BEL "E2M/delayCtrl0Reset_10" BEL "E2M/delayCtrl0Reset_9" BEL
        "E2M/delayCtrl0Reset_8" BEL "E2M/delayCtrl0Reset_7" BEL
        "E2M/delayCtrl0Reset_6" BEL "E2M/delayCtrl0Reset_5" BEL
        "E2M/delayCtrl0Reset_4" BEL "E2M/delayCtrl0Reset_3" BEL
        "E2M/delayCtrl0Reset_2" BEL "E2M/delayCtrl0Reset_1" BEL
        "E2M/delayCtrl0Reset_0" BEL "E2M/delayCtrl0Reset_12_1" BEL
        "E2M/delayCtrl0Reset_12_2" PIN
        "E2M/delayCtrl0_MapLib_replicate6_pins<0>" PIN "clkBPLL_pins<2>";
PIN E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1_pins<63> = BEL
        "E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1" PINNAME RDCLK;
PIN E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1_pins<61> = BEL
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1" PINNAME RDCLK;
PIN E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<65> = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen" PINNAME CLKBWRCLKU;
PIN E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<64> = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen" PINNAME CLKBWRCLKL;
PIN E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<63> = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen" PINNAME CLKARDCLKU;
PIN E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<62> = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen" PINNAME CLKARDCLKL;
TIMEGRP hard_reset = BEL "E2M/delayCtrl0Reset_12" BEL "E2M/delayCtrl0Reset_11"
        BEL "E2M/delayCtrl0Reset_10" BEL "E2M/delayCtrl0Reset_9" BEL
        "E2M/delayCtrl0Reset_8" BEL "E2M/delayCtrl0Reset_7" BEL
        "E2M/delayCtrl0Reset_6" BEL "E2M/delayCtrl0Reset_5" BEL
        "E2M/delayCtrl0Reset_4" BEL "E2M/delayCtrl0Reset_3" BEL
        "E2M/delayCtrl0Reset_2" BEL "E2M/delayCtrl0Reset_1" BEL
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac" BEL
        "E2M/emac_ll/rx_data_r_7" BEL "E2M/emac_ll/rx_data_r_6" BEL
        "E2M/emac_ll/rx_data_r_5" BEL "E2M/emac_ll/rx_data_r_4" BEL
        "E2M/emac_ll/rx_data_r_3" BEL "E2M/emac_ll/rx_data_r_2" BEL
        "E2M/emac_ll/rx_data_r_1" BEL "E2M/emac_ll/rx_data_r_0" BEL
        "E2M/emac_ll/rx_good_frame_r" BEL "E2M/emac_ll/rx_data_valid_r" BEL
        "E2M/emac_ll/rx_bad_frame_r" BEL "E2M/emac_ll/rx_reset_i" BEL
        "E2M/emac_ll/tx_reset_i" BEL "E2M/emac_ll/rx_pre_reset_i_5" BEL
        "E2M/emac_ll/rx_pre_reset_i_4" BEL "E2M/emac_ll/rx_pre_reset_i_3" BEL
        "E2M/emac_ll/rx_pre_reset_i_2" BEL "E2M/emac_ll/rx_pre_reset_i_1" BEL
        "E2M/emac_ll/rx_pre_reset_i_0" BEL "E2M/emac_ll/tx_pre_reset_i_5" BEL
        "E2M/emac_ll/tx_pre_reset_i_4" BEL "E2M/emac_ll/tx_pre_reset_i_3" BEL
        "E2M/emac_ll/tx_pre_reset_i_2" BEL "E2M/emac_ll/tx_pre_reset_i_1" BEL
        "E2M/emac_ll/tx_pre_reset_i_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_expire" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_transmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_bram" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_state_reg" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/gmii_tx_clk_oddr" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_3" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_2" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RX_ER_TO_MAC" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_7" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_6" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_5" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_4" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_3" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_2" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_1" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER" BEL
        "E2M/EC/sysACECounter_2" BEL "E2M/EC/sysACECounter_1" BEL
        "E2M/EC/sysACECounter_0" BEL "E2M/EC/sysACE_MPDATA_In_15" BEL
        "E2M/EC/sysACE_MPDATA_In_14" BEL "E2M/EC/sysACE_MPDATA_In_13" BEL
        "E2M/EC/sysACE_MPDATA_In_12" BEL "E2M/EC/sysACE_MPDATA_In_11" BEL
        "E2M/EC/sysACE_MPDATA_In_10" BEL "E2M/EC/sysACE_MPDATA_In_9" BEL
        "E2M/EC/sysACE_MPDATA_In_8" BEL "E2M/EC/sysACE_MPDATA_In_7" BEL
        "E2M/EC/sysACE_MPDATA_In_6" BEL "E2M/EC/sysACE_MPDATA_In_5" BEL
        "E2M/EC/sysACE_MPDATA_In_4" BEL "E2M/EC/sysACE_MPDATA_In_3" BEL
        "E2M/EC/sysACE_MPDATA_In_2" BEL "E2M/EC/sysACE_MPDATA_In_1" BEL
        "E2M/EC/sysACE_MPDATA_In_0" BEL "E2M/EC/sysACE_MPADD_6" BEL
        "E2M/EC/sysACE_MPADD_5" BEL "E2M/EC/sysACE_MPADD_4" BEL
        "E2M/EC/sysACE_MPADD_3" BEL "E2M/EC/sysACE_MPADD_2" BEL
        "E2M/EC/sysACE_MPADD_1" BEL "E2M/EC/sysACE_MPADD_0" BEL
        "E2M/EC/sysACEToFifoWrite" BEL "E2M/EC/fifoToSysACERead" BEL
        "E2M/EC/resetUserClockDomain" BEL "E2M/EC/resetControllerClockDomain"
        BEL "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_eof_n_int" BEL
        "E2M/EC/sysACE_MPOE" BEL "E2M/EC/sysACE_MPWE" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full" BEL
        "E2M/EC/sysACE_state_FSM_FFd1" BEL "E2M/EC/sysACE_state_FSM_FFd2" BEL
        "E2M/delayCtrl0Reset_12_1" BEL "E2M/delayCtrl0Reset_12_2" BEL
        "E2M/delayCtrl0_MapLib_replicate6" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1_pins<63>" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1_pins<61>" PIN
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<65>" PIN
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<64>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<63>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<62>";
TIMEGRP CPUS = BEL
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac";
PIN E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19> = BEL
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac" PINNAME
        CLIENTEMACTXCLIENTCLKIN;
PIN E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167> =
        BEL "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac"
        PINNAME PHYEMACGTXCLK;
PIN E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199> =
        BEL "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac"
        PINNAME PHYEMACTXGMIIMIICLKIN;
PIN E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1_pins<69> = BEL
        "E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1" PINNAME WRCLK;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>
        = BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T"
        PINNAME CLKARDCLKL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<65> = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen" PINNAME CLKBWRCLKU;
PIN E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<64> = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen" PINNAME CLKBWRCLKL;
TIMEGRP clk_125_eth = PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199>"
        BEL "E2M/emac_ll/tx_reset_i" BEL "E2M/emac_ll/tx_pre_reset_i_5" BEL
        "E2M/emac_ll/tx_pre_reset_i_4" BEL "E2M/emac_ll/tx_pre_reset_i_3" BEL
        "E2M/emac_ll/tx_pre_reset_i_2" BEL "E2M/emac_ll/tx_pre_reset_i_1" BEL
        "E2M/emac_ll/tx_pre_reset_i_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_eof" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_valid" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_expire" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_transmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_eof_reg" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_sof_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_bram" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_enable_delay2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_retransmit" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_drop_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_state_reg" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_enable_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/gmii_tx_clk_oddr" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_7" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_6" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_5" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_4" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_3" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_2" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_1" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER" BEL
        "E2M/EC/tx_state_FSM_FFd1" BEL "E2M/EC/tx_state_FSM_FFd2" BEL
        "E2M/EC/tx_state_FSM_FFd3" BEL "E2M/EC/rx_state_FSM_FFd1" BEL
        "E2M/EC/rx_state_FSM_FFd3" BEL "E2M/EC/rx_state_FSM_FFd5" BEL
        "E2M/EC/rx_state_FSM_FFd6" BEL "E2M/EC/rx_state_FSM_FFd7" BEL
        "E2M/EC/rx_state_FSM_FFd8" BEL "E2M/EC/rx_state_FSM_FFd9" BEL
        "E2M/EC/rx_state_FSM_FFd10" BEL "E2M/EC/rx_state_FSM_FFd11" BEL
        "E2M/EC/rx_state_FSM_FFd12" BEL "E2M/EC/rx_state_FSM_FFd13" BEL
        "E2M/EC/rx_state_FSM_FFd14" BEL "E2M/EC/rx_state_FSM_FFd15" BEL
        "E2M/EC/rx_state_FSM_FFd16" BEL "E2M/EC/rx_state_FSM_FFd17" BEL
        "E2M/EC/rx_state_FSM_FFd18" BEL "E2M/EC/rx_state_FSM_FFd19" BEL
        "E2M/EC/rx_state_FSM_FFd20" BEL "E2M/EC/rx_state_FSM_FFd21" BEL
        "E2M/EC/rx_state_FSM_FFd22" BEL "E2M/EC/rx_state_FSM_FFd23" BEL
        "E2M/EC/tx_header_buffer_dest_add_47" BEL
        "E2M/EC/tx_header_buffer_dest_add_46" BEL
        "E2M/EC/tx_header_buffer_dest_add_45" BEL
        "E2M/EC/tx_header_buffer_dest_add_44" BEL
        "E2M/EC/tx_header_buffer_dest_add_43" BEL
        "E2M/EC/tx_header_buffer_dest_add_42" BEL
        "E2M/EC/tx_header_buffer_dest_add_41" BEL
        "E2M/EC/tx_header_buffer_dest_add_40" BEL
        "E2M/EC/tx_header_buffer_dest_add_39" BEL
        "E2M/EC/tx_header_buffer_dest_add_38" BEL
        "E2M/EC/tx_header_buffer_dest_add_37" BEL
        "E2M/EC/tx_header_buffer_dest_add_36" BEL
        "E2M/EC/tx_header_buffer_dest_add_35" BEL
        "E2M/EC/tx_header_buffer_dest_add_34" BEL
        "E2M/EC/tx_header_buffer_dest_add_33" BEL
        "E2M/EC/tx_header_buffer_dest_add_32" BEL
        "E2M/EC/tx_header_buffer_dest_add_31" BEL
        "E2M/EC/tx_header_buffer_dest_add_30" BEL
        "E2M/EC/tx_header_buffer_dest_add_29" BEL
        "E2M/EC/tx_header_buffer_dest_add_28" BEL
        "E2M/EC/tx_header_buffer_dest_add_27" BEL
        "E2M/EC/tx_header_buffer_dest_add_26" BEL
        "E2M/EC/tx_header_buffer_dest_add_25" BEL
        "E2M/EC/tx_header_buffer_dest_add_24" BEL
        "E2M/EC/tx_header_buffer_dest_add_23" BEL
        "E2M/EC/tx_header_buffer_dest_add_22" BEL
        "E2M/EC/tx_header_buffer_dest_add_21" BEL
        "E2M/EC/tx_header_buffer_dest_add_20" BEL
        "E2M/EC/tx_header_buffer_dest_add_19" BEL
        "E2M/EC/tx_header_buffer_dest_add_18" BEL
        "E2M/EC/tx_header_buffer_dest_add_17" BEL
        "E2M/EC/tx_header_buffer_dest_add_16" BEL
        "E2M/EC/tx_header_buffer_dest_add_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_14" BEL
        "E2M/EC/tx_header_buffer_dest_add_13" BEL
        "E2M/EC/tx_header_buffer_dest_add_12" BEL
        "E2M/EC/tx_header_buffer_dest_add_11" BEL
        "E2M/EC/tx_header_buffer_dest_add_10" BEL
        "E2M/EC/tx_header_buffer_dest_add_9" BEL
        "E2M/EC/tx_header_buffer_dest_add_8" BEL
        "E2M/EC/tx_header_buffer_dest_add_7" BEL
        "E2M/EC/tx_header_buffer_dest_add_6" BEL
        "E2M/EC/tx_header_buffer_dest_add_5" BEL
        "E2M/EC/tx_header_buffer_dest_add_4" BEL
        "E2M/EC/tx_header_buffer_dest_add_3" BEL
        "E2M/EC/tx_header_buffer_dest_add_2" BEL
        "E2M/EC/tx_header_buffer_dest_add_1" BEL
        "E2M/EC/tx_header_buffer_dest_add_0" BEL
        "E2M/EC/tx_header_buffer_src_add_47" BEL
        "E2M/EC/tx_header_buffer_src_add_46" BEL
        "E2M/EC/tx_header_buffer_src_add_45" BEL
        "E2M/EC/tx_header_buffer_src_add_44" BEL
        "E2M/EC/tx_header_buffer_src_add_43" BEL
        "E2M/EC/tx_header_buffer_src_add_42" BEL
        "E2M/EC/tx_header_buffer_src_add_41" BEL
        "E2M/EC/tx_header_buffer_src_add_40" BEL
        "E2M/EC/tx_header_buffer_src_add_39" BEL
        "E2M/EC/tx_header_buffer_src_add_38" BEL
        "E2M/EC/tx_header_buffer_src_add_37" BEL
        "E2M/EC/tx_header_buffer_src_add_36" BEL
        "E2M/EC/tx_header_buffer_src_add_35" BEL
        "E2M/EC/tx_header_buffer_src_add_34" BEL
        "E2M/EC/tx_header_buffer_src_add_33" BEL
        "E2M/EC/tx_header_buffer_src_add_32" BEL
        "E2M/EC/tx_header_buffer_src_add_31" BEL
        "E2M/EC/tx_header_buffer_src_add_30" BEL
        "E2M/EC/tx_header_buffer_src_add_29" BEL
        "E2M/EC/tx_header_buffer_src_add_28" BEL
        "E2M/EC/tx_header_buffer_src_add_27" BEL
        "E2M/EC/tx_header_buffer_src_add_26" BEL
        "E2M/EC/tx_header_buffer_src_add_25" BEL
        "E2M/EC/tx_header_buffer_src_add_24" BEL
        "E2M/EC/tx_header_buffer_src_add_23" BEL
        "E2M/EC/tx_header_buffer_src_add_22" BEL
        "E2M/EC/tx_header_buffer_src_add_21" BEL
        "E2M/EC/tx_header_buffer_src_add_20" BEL
        "E2M/EC/tx_header_buffer_src_add_19" BEL
        "E2M/EC/tx_header_buffer_src_add_18" BEL
        "E2M/EC/tx_header_buffer_src_add_17" BEL
        "E2M/EC/tx_header_buffer_src_add_16" BEL
        "E2M/EC/tx_header_buffer_src_add_15" BEL
        "E2M/EC/tx_header_buffer_src_add_14" BEL
        "E2M/EC/tx_header_buffer_src_add_13" BEL
        "E2M/EC/tx_header_buffer_src_add_12" BEL
        "E2M/EC/tx_header_buffer_src_add_11" BEL
        "E2M/EC/tx_header_buffer_src_add_10" BEL
        "E2M/EC/tx_header_buffer_src_add_9" BEL
        "E2M/EC/tx_header_buffer_src_add_8" BEL
        "E2M/EC/tx_header_buffer_src_add_7" BEL
        "E2M/EC/tx_header_buffer_src_add_6" BEL
        "E2M/EC/tx_header_buffer_src_add_5" BEL
        "E2M/EC/tx_header_buffer_src_add_4" BEL
        "E2M/EC/tx_header_buffer_src_add_3" BEL
        "E2M/EC/tx_header_buffer_src_add_2" BEL
        "E2M/EC/tx_header_buffer_src_add_1" BEL
        "E2M/EC/tx_header_buffer_src_add_0" BEL
        "E2M/EC/tx_header_buffer_len_15" BEL "E2M/EC/tx_header_buffer_len_14"
        BEL "E2M/EC/tx_header_buffer_len_13" BEL
        "E2M/EC/tx_header_buffer_len_12" BEL "E2M/EC/tx_header_buffer_len_11"
        BEL "E2M/EC/tx_header_buffer_len_10" BEL
        "E2M/EC/tx_header_buffer_len_9" BEL "E2M/EC/tx_header_buffer_len_8"
        BEL "E2M/EC/tx_header_buffer_len_7" BEL
        "E2M/EC/tx_header_buffer_len_6" BEL "E2M/EC/tx_header_buffer_len_5"
        BEL "E2M/EC/tx_header_buffer_len_4" BEL
        "E2M/EC/tx_header_buffer_len_3" BEL "E2M/EC/tx_header_buffer_len_2"
        BEL "E2M/EC/tx_header_buffer_len_1" BEL
        "E2M/EC/tx_header_buffer_len_0" BEL "E2M/EC/tx_packet_payload_71" BEL
        "E2M/EC/tx_packet_payload_70" BEL "E2M/EC/tx_packet_payload_69" BEL
        "E2M/EC/tx_packet_payload_68" BEL "E2M/EC/tx_packet_payload_67" BEL
        "E2M/EC/tx_packet_payload_66" BEL "E2M/EC/tx_packet_payload_65" BEL
        "E2M/EC/tx_packet_payload_64" BEL "E2M/EC/tx_packet_payload_63" BEL
        "E2M/EC/tx_packet_payload_62" BEL "E2M/EC/tx_packet_payload_61" BEL
        "E2M/EC/tx_packet_payload_60" BEL "E2M/EC/tx_packet_payload_59" BEL
        "E2M/EC/tx_packet_payload_58" BEL "E2M/EC/tx_packet_payload_57" BEL
        "E2M/EC/tx_packet_payload_56" BEL "E2M/EC/tx_packet_payload_55" BEL
        "E2M/EC/tx_packet_payload_54" BEL "E2M/EC/tx_packet_payload_53" BEL
        "E2M/EC/tx_packet_payload_52" BEL "E2M/EC/tx_packet_payload_51" BEL
        "E2M/EC/tx_packet_payload_50" BEL "E2M/EC/tx_packet_payload_49" BEL
        "E2M/EC/tx_packet_payload_48" BEL "E2M/EC/tx_packet_payload_47" BEL
        "E2M/EC/tx_packet_payload_46" BEL "E2M/EC/tx_packet_payload_45" BEL
        "E2M/EC/tx_packet_payload_44" BEL "E2M/EC/tx_packet_payload_43" BEL
        "E2M/EC/tx_packet_payload_42" BEL "E2M/EC/tx_packet_payload_41" BEL
        "E2M/EC/tx_packet_payload_40" BEL "E2M/EC/tx_packet_payload_39" BEL
        "E2M/EC/tx_packet_payload_38" BEL "E2M/EC/tx_packet_payload_37" BEL
        "E2M/EC/tx_packet_payload_36" BEL "E2M/EC/tx_packet_payload_35" BEL
        "E2M/EC/tx_packet_payload_34" BEL "E2M/EC/tx_packet_payload_33" BEL
        "E2M/EC/tx_packet_payload_32" BEL "E2M/EC/tx_packet_payload_31" BEL
        "E2M/EC/tx_packet_payload_30" BEL "E2M/EC/tx_packet_payload_29" BEL
        "E2M/EC/tx_packet_payload_28" BEL "E2M/EC/tx_packet_payload_27" BEL
        "E2M/EC/tx_packet_payload_26" BEL "E2M/EC/tx_packet_payload_25" BEL
        "E2M/EC/tx_packet_payload_24" BEL "E2M/EC/tx_packet_payload_23" BEL
        "E2M/EC/tx_packet_payload_22" BEL "E2M/EC/tx_packet_payload_21" BEL
        "E2M/EC/tx_packet_payload_20" BEL "E2M/EC/tx_packet_payload_19" BEL
        "E2M/EC/tx_packet_payload_18" BEL "E2M/EC/tx_packet_payload_17" BEL
        "E2M/EC/tx_packet_payload_16" BEL "E2M/EC/tx_packet_payload_15" BEL
        "E2M/EC/tx_packet_payload_14" BEL "E2M/EC/tx_packet_payload_13" BEL
        "E2M/EC/tx_packet_payload_12" BEL "E2M/EC/tx_packet_payload_11" BEL
        "E2M/EC/tx_packet_payload_10" BEL "E2M/EC/tx_packet_payload_9" BEL
        "E2M/EC/tx_packet_payload_8" BEL "E2M/EC/tx_packet_payload_7" BEL
        "E2M/EC/tx_packet_payload_6" BEL "E2M/EC/tx_packet_payload_5" BEL
        "E2M/EC/tx_packet_payload_4" BEL "E2M/EC/tx_packet_payload_3" BEL
        "E2M/EC/tx_packet_payload_2" BEL "E2M/EC/tx_packet_payload_1" BEL
        "E2M/EC/tx_packet_payload_0" BEL "E2M/EC/oldReadAddress_12" BEL
        "E2M/EC/oldReadAddress_11" BEL "E2M/EC/oldReadAddress_10" BEL
        "E2M/EC/oldReadAddress_9" BEL "E2M/EC/oldReadAddress_8" BEL
        "E2M/EC/oldReadAddress_7" BEL "E2M/EC/oldReadAddress_6" BEL
        "E2M/EC/oldReadAddress_5" BEL "E2M/EC/oldReadAddress_4" BEL
        "E2M/EC/oldReadAddress_3" BEL "E2M/EC/oldReadAddress_2" BEL
        "E2M/EC/oldReadAddress_1" BEL "E2M/EC/oldReadAddress_0" BEL
        "E2M/EC/tx_curr_mem_address_31" BEL "E2M/EC/tx_curr_mem_address_30"
        BEL "E2M/EC/tx_curr_mem_address_29" BEL
        "E2M/EC/tx_curr_mem_address_28" BEL "E2M/EC/tx_curr_mem_address_27"
        BEL "E2M/EC/tx_curr_mem_address_26" BEL
        "E2M/EC/tx_curr_mem_address_25" BEL "E2M/EC/tx_curr_mem_address_24"
        BEL "E2M/EC/tx_curr_mem_address_23" BEL
        "E2M/EC/tx_curr_mem_address_22" BEL "E2M/EC/tx_curr_mem_address_21"
        BEL "E2M/EC/tx_curr_mem_address_20" BEL
        "E2M/EC/tx_curr_mem_address_19" BEL "E2M/EC/tx_curr_mem_address_18"
        BEL "E2M/EC/tx_curr_mem_address_17" BEL
        "E2M/EC/tx_curr_mem_address_16" BEL "E2M/EC/tx_curr_mem_address_15"
        BEL "E2M/EC/tx_curr_mem_address_14" BEL
        "E2M/EC/tx_curr_mem_address_13" BEL "E2M/EC/tx_curr_mem_address_12"
        BEL "E2M/EC/tx_curr_mem_address_11" BEL
        "E2M/EC/tx_curr_mem_address_10" BEL "E2M/EC/tx_curr_mem_address_9" BEL
        "E2M/EC/tx_curr_mem_address_8" BEL "E2M/EC/tx_curr_mem_address_7" BEL
        "E2M/EC/tx_curr_mem_address_6" BEL "E2M/EC/tx_curr_mem_address_5" BEL
        "E2M/EC/tx_curr_mem_address_4" BEL "E2M/EC/tx_curr_mem_address_3" BEL
        "E2M/EC/tx_curr_mem_address_2" BEL "E2M/EC/tx_curr_mem_address_1" BEL
        "E2M/EC/tx_curr_mem_address_0" BEL "E2M/EC/tx_ll_src_rdy_out" BEL
        "E2M/EC/tx_curr_bytes_left_31" BEL "E2M/EC/tx_curr_bytes_left_30" BEL
        "E2M/EC/tx_curr_bytes_left_29" BEL "E2M/EC/tx_curr_bytes_left_28" BEL
        "E2M/EC/tx_curr_bytes_left_27" BEL "E2M/EC/tx_curr_bytes_left_26" BEL
        "E2M/EC/tx_curr_bytes_left_25" BEL "E2M/EC/tx_curr_bytes_left_24" BEL
        "E2M/EC/tx_curr_bytes_left_23" BEL "E2M/EC/tx_curr_bytes_left_22" BEL
        "E2M/EC/tx_curr_bytes_left_21" BEL "E2M/EC/tx_curr_bytes_left_20" BEL
        "E2M/EC/tx_curr_bytes_left_19" BEL "E2M/EC/tx_curr_bytes_left_18" BEL
        "E2M/EC/tx_curr_bytes_left_17" BEL "E2M/EC/tx_curr_bytes_left_16" BEL
        "E2M/EC/tx_curr_bytes_left_15" BEL "E2M/EC/tx_curr_bytes_left_14" BEL
        "E2M/EC/tx_curr_bytes_left_13" BEL "E2M/EC/tx_curr_bytes_left_12" BEL
        "E2M/EC/tx_curr_bytes_left_11" BEL "E2M/EC/tx_curr_bytes_left_10" BEL
        "E2M/EC/tx_curr_bytes_left_9" BEL "E2M/EC/tx_curr_bytes_left_8" BEL
        "E2M/EC/tx_curr_bytes_left_7" BEL "E2M/EC/tx_curr_bytes_left_6" BEL
        "E2M/EC/tx_curr_bytes_left_5" BEL "E2M/EC/tx_curr_bytes_left_4" BEL
        "E2M/EC/tx_curr_bytes_left_3" BEL "E2M/EC/tx_curr_bytes_left_2" BEL
        "E2M/EC/tx_curr_bytes_left_1" BEL "E2M/EC/tx_curr_bytes_left_0" BEL
        "E2M/EC/rx_mem_start_address_31" BEL "E2M/EC/rx_mem_start_address_30"
        BEL "E2M/EC/rx_mem_start_address_29" BEL
        "E2M/EC/rx_mem_start_address_28" BEL "E2M/EC/rx_mem_start_address_27"
        BEL "E2M/EC/rx_mem_start_address_26" BEL
        "E2M/EC/rx_mem_start_address_25" BEL "E2M/EC/rx_mem_start_address_24"
        BEL "E2M/EC/rx_mem_start_address_23" BEL
        "E2M/EC/rx_mem_start_address_22" BEL "E2M/EC/rx_mem_start_address_21"
        BEL "E2M/EC/rx_mem_start_address_20" BEL
        "E2M/EC/rx_mem_start_address_19" BEL "E2M/EC/rx_mem_start_address_18"
        BEL "E2M/EC/rx_mem_start_address_17" BEL
        "E2M/EC/rx_mem_start_address_16" BEL "E2M/EC/rx_mem_start_address_15"
        BEL "E2M/EC/rx_mem_start_address_14" BEL
        "E2M/EC/rx_mem_start_address_13" BEL "E2M/EC/rx_mem_start_address_12"
        BEL "E2M/EC/rx_mem_start_address_11" BEL
        "E2M/EC/rx_mem_start_address_10" BEL "E2M/EC/rx_mem_start_address_9"
        BEL "E2M/EC/rx_mem_start_address_8" BEL
        "E2M/EC/rx_mem_start_address_7" BEL "E2M/EC/rx_mem_start_address_6"
        BEL "E2M/EC/rx_mem_start_address_5" BEL
        "E2M/EC/rx_mem_start_address_4" BEL "E2M/EC/rx_mem_start_address_3"
        BEL "E2M/EC/rx_mem_start_address_2" BEL
        "E2M/EC/rx_mem_start_address_1" BEL "E2M/EC/rx_mem_start_address_0"
        BEL "E2M/EC/rx_mem_address_31" BEL "E2M/EC/rx_mem_address_30" BEL
        "E2M/EC/rx_mem_address_29" BEL "E2M/EC/rx_mem_address_28" BEL
        "E2M/EC/rx_mem_address_27" BEL "E2M/EC/rx_mem_address_26" BEL
        "E2M/EC/rx_mem_address_25" BEL "E2M/EC/rx_mem_address_24" BEL
        "E2M/EC/rx_mem_address_23" BEL "E2M/EC/rx_mem_address_22" BEL
        "E2M/EC/rx_mem_address_21" BEL "E2M/EC/rx_mem_address_20" BEL
        "E2M/EC/rx_mem_address_19" BEL "E2M/EC/rx_mem_address_18" BEL
        "E2M/EC/rx_mem_address_17" BEL "E2M/EC/rx_mem_address_16" BEL
        "E2M/EC/rx_mem_address_15" BEL "E2M/EC/rx_mem_address_14" BEL
        "E2M/EC/rx_mem_address_13" BEL "E2M/EC/rx_mem_address_12" BEL
        "E2M/EC/rx_mem_address_11" BEL "E2M/EC/rx_mem_address_10" BEL
        "E2M/EC/rx_mem_address_9" BEL "E2M/EC/rx_mem_address_8" BEL
        "E2M/EC/rx_mem_address_7" BEL "E2M/EC/rx_mem_address_6" BEL
        "E2M/EC/rx_mem_address_5" BEL "E2M/EC/rx_mem_address_4" BEL
        "E2M/EC/rx_mem_address_3" BEL "E2M/EC/rx_mem_address_2" BEL
        "E2M/EC/rx_mem_address_1" BEL "E2M/EC/rx_mem_address_0" BEL
        "E2M/EC/rx_reg_address_7" BEL "E2M/EC/rx_reg_address_6" BEL
        "E2M/EC/rx_reg_address_5" BEL "E2M/EC/rx_reg_address_4" BEL
        "E2M/EC/rx_reg_address_3" BEL "E2M/EC/rx_reg_address_2" BEL
        "E2M/EC/rx_reg_address_1" BEL "E2M/EC/rx_reg_address_0" BEL
        "E2M/EC/rx_command_counter_2" BEL "E2M/EC/rx_command_counter_1" BEL
        "E2M/EC/rx_command_counter_0" BEL "E2M/EC/rx_error_status_6" BEL
        "E2M/EC/rx_error_status_4" BEL "E2M/EC/rx_error_status_3" BEL
        "E2M/EC/rx_error_status_2" BEL "E2M/EC/rx_error_status_1" BEL
        "E2M/EC/rx_error_status_0" BEL "E2M/EC/rx_mem_start_length_31" BEL
        "E2M/EC/rx_mem_start_length_30" BEL "E2M/EC/rx_mem_start_length_29"
        BEL "E2M/EC/rx_mem_start_length_28" BEL
        "E2M/EC/rx_mem_start_length_27" BEL "E2M/EC/rx_mem_start_length_26"
        BEL "E2M/EC/rx_mem_start_length_25" BEL
        "E2M/EC/rx_mem_start_length_24" BEL "E2M/EC/rx_mem_start_length_23"
        BEL "E2M/EC/rx_mem_start_length_22" BEL
        "E2M/EC/rx_mem_start_length_21" BEL "E2M/EC/rx_mem_start_length_20"
        BEL "E2M/EC/rx_mem_start_length_19" BEL
        "E2M/EC/rx_mem_start_length_18" BEL "E2M/EC/rx_mem_start_length_17"
        BEL "E2M/EC/rx_mem_start_length_16" BEL
        "E2M/EC/rx_mem_start_length_15" BEL "E2M/EC/rx_mem_start_length_14"
        BEL "E2M/EC/rx_mem_start_length_13" BEL
        "E2M/EC/rx_mem_start_length_12" BEL "E2M/EC/rx_mem_start_length_11"
        BEL "E2M/EC/rx_mem_start_length_10" BEL "E2M/EC/rx_mem_start_length_9"
        BEL "E2M/EC/rx_mem_start_length_8" BEL "E2M/EC/rx_mem_start_length_7"
        BEL "E2M/EC/rx_mem_start_length_6" BEL "E2M/EC/rx_mem_start_length_5"
        BEL "E2M/EC/rx_mem_start_length_4" BEL "E2M/EC/rx_mem_start_length_3"
        BEL "E2M/EC/rx_mem_start_length_2" BEL "E2M/EC/rx_mem_start_length_1"
        BEL "E2M/EC/rx_mem_start_length_0" BEL
        "E2M/EC/userRunRegisterSetHistory" BEL "E2M/EC/rx_mem_length_31" BEL
        "E2M/EC/rx_mem_length_30" BEL "E2M/EC/rx_mem_length_29" BEL
        "E2M/EC/rx_mem_length_28" BEL "E2M/EC/rx_mem_length_27" BEL
        "E2M/EC/rx_mem_length_26" BEL "E2M/EC/rx_mem_length_25" BEL
        "E2M/EC/rx_mem_length_24" BEL "E2M/EC/rx_mem_length_23" BEL
        "E2M/EC/rx_mem_length_22" BEL "E2M/EC/rx_mem_length_21" BEL
        "E2M/EC/rx_mem_length_20" BEL "E2M/EC/rx_mem_length_19" BEL
        "E2M/EC/rx_mem_length_18" BEL "E2M/EC/rx_mem_length_17" BEL
        "E2M/EC/rx_mem_length_16" BEL "E2M/EC/rx_mem_length_15" BEL
        "E2M/EC/rx_mem_length_14" BEL "E2M/EC/rx_mem_length_13" BEL
        "E2M/EC/rx_mem_length_12" BEL "E2M/EC/rx_mem_length_11" BEL
        "E2M/EC/rx_mem_length_10" BEL "E2M/EC/rx_mem_length_9" BEL
        "E2M/EC/rx_mem_length_8" BEL "E2M/EC/rx_mem_length_7" BEL
        "E2M/EC/rx_mem_length_6" BEL "E2M/EC/rx_mem_length_5" BEL
        "E2M/EC/rx_mem_length_4" BEL "E2M/EC/rx_mem_length_3" BEL
        "E2M/EC/rx_mem_length_2" BEL "E2M/EC/rx_mem_length_1" BEL
        "E2M/EC/rx_mem_length_0" BEL "E2M/EC/rx_header_counter_3" BEL
        "E2M/EC/rx_header_counter_2" BEL "E2M/EC/rx_header_counter_1" BEL
        "E2M/EC/rx_header_counter_0" BEL "E2M/EC/rx_reg_value_31" BEL
        "E2M/EC/rx_reg_value_30" BEL "E2M/EC/rx_reg_value_29" BEL
        "E2M/EC/rx_reg_value_28" BEL "E2M/EC/rx_reg_value_27" BEL
        "E2M/EC/rx_reg_value_26" BEL "E2M/EC/rx_reg_value_25" BEL
        "E2M/EC/rx_reg_value_24" BEL "E2M/EC/rx_reg_value_23" BEL
        "E2M/EC/rx_reg_value_22" BEL "E2M/EC/rx_reg_value_21" BEL
        "E2M/EC/rx_reg_value_20" BEL "E2M/EC/rx_reg_value_19" BEL
        "E2M/EC/rx_reg_value_18" BEL "E2M/EC/rx_reg_value_17" BEL
        "E2M/EC/rx_reg_value_16" BEL "E2M/EC/rx_reg_value_15" BEL
        "E2M/EC/rx_reg_value_14" BEL "E2M/EC/rx_reg_value_13" BEL
        "E2M/EC/rx_reg_value_12" BEL "E2M/EC/rx_reg_value_11" BEL
        "E2M/EC/rx_reg_value_10" BEL "E2M/EC/rx_reg_value_9" BEL
        "E2M/EC/rx_reg_value_8" BEL "E2M/EC/rx_reg_value_7" BEL
        "E2M/EC/rx_reg_value_6" BEL "E2M/EC/rx_reg_value_5" BEL
        "E2M/EC/rx_reg_value_4" BEL "E2M/EC/rx_reg_value_3" BEL
        "E2M/EC/rx_reg_value_2" BEL "E2M/EC/rx_reg_value_1" BEL
        "E2M/EC/rx_reg_value_0" BEL "E2M/EC/tx_header_counter_4" BEL
        "E2M/EC/tx_header_counter_3" BEL "E2M/EC/tx_header_counter_2" BEL
        "E2M/EC/tx_header_counter_1" BEL "E2M/EC/tx_header_counter_0" BEL
        "E2M/EC/tx_ll_sof_out" BEL "E2M/EC/tx_read_len_15" BEL
        "E2M/EC/tx_read_len_14" BEL "E2M/EC/tx_read_len_13" BEL
        "E2M/EC/tx_read_len_12" BEL "E2M/EC/tx_read_len_11" BEL
        "E2M/EC/tx_read_len_10" BEL "E2M/EC/tx_read_len_9" BEL
        "E2M/EC/tx_read_len_8" BEL "E2M/EC/tx_read_len_7" BEL
        "E2M/EC/tx_read_len_6" BEL "E2M/EC/tx_read_len_5" BEL
        "E2M/EC/tx_read_len_4" BEL "E2M/EC/tx_read_len_3" BEL
        "E2M/EC/tx_read_len_2" BEL "E2M/EC/tx_read_len_1" BEL
        "E2M/EC/tx_read_len_0" BEL "E2M/EC/rx_header_buffer_dest_add_39" BEL
        "E2M/EC/rx_header_buffer_dest_add_38" BEL
        "E2M/EC/rx_header_buffer_dest_add_37" BEL
        "E2M/EC/rx_header_buffer_dest_add_36" BEL
        "E2M/EC/rx_header_buffer_dest_add_35" BEL
        "E2M/EC/rx_header_buffer_dest_add_34" BEL
        "E2M/EC/rx_header_buffer_dest_add_33" BEL
        "E2M/EC/rx_header_buffer_dest_add_32" BEL
        "E2M/EC/rx_header_buffer_dest_add_31" BEL
        "E2M/EC/rx_header_buffer_dest_add_30" BEL
        "E2M/EC/rx_header_buffer_dest_add_29" BEL
        "E2M/EC/rx_header_buffer_dest_add_28" BEL
        "E2M/EC/rx_header_buffer_dest_add_27" BEL
        "E2M/EC/rx_header_buffer_dest_add_26" BEL
        "E2M/EC/rx_header_buffer_dest_add_25" BEL
        "E2M/EC/rx_header_buffer_dest_add_24" BEL
        "E2M/EC/rx_header_buffer_dest_add_23" BEL
        "E2M/EC/rx_header_buffer_dest_add_22" BEL
        "E2M/EC/rx_header_buffer_dest_add_21" BEL
        "E2M/EC/rx_header_buffer_dest_add_20" BEL
        "E2M/EC/rx_header_buffer_dest_add_19" BEL
        "E2M/EC/rx_header_buffer_dest_add_18" BEL
        "E2M/EC/rx_header_buffer_dest_add_17" BEL
        "E2M/EC/rx_header_buffer_dest_add_16" BEL
        "E2M/EC/rx_header_buffer_dest_add_15" BEL
        "E2M/EC/rx_header_buffer_dest_add_14" BEL
        "E2M/EC/rx_header_buffer_dest_add_13" BEL
        "E2M/EC/rx_header_buffer_dest_add_12" BEL
        "E2M/EC/rx_header_buffer_dest_add_11" BEL
        "E2M/EC/rx_header_buffer_dest_add_10" BEL
        "E2M/EC/rx_header_buffer_dest_add_9" BEL
        "E2M/EC/rx_header_buffer_dest_add_8" BEL
        "E2M/EC/rx_header_buffer_dest_add_7" BEL
        "E2M/EC/rx_header_buffer_dest_add_6" BEL
        "E2M/EC/rx_header_buffer_dest_add_5" BEL
        "E2M/EC/rx_header_buffer_dest_add_4" BEL
        "E2M/EC/rx_header_buffer_dest_add_3" BEL
        "E2M/EC/rx_header_buffer_dest_add_2" BEL
        "E2M/EC/rx_header_buffer_dest_add_1" BEL
        "E2M/EC/rx_header_buffer_dest_add_0" BEL "E2M/EC/tx_save_dest_add_47"
        BEL "E2M/EC/tx_save_dest_add_46" BEL "E2M/EC/tx_save_dest_add_45" BEL
        "E2M/EC/tx_save_dest_add_44" BEL "E2M/EC/tx_save_dest_add_43" BEL
        "E2M/EC/tx_save_dest_add_42" BEL "E2M/EC/tx_save_dest_add_41" BEL
        "E2M/EC/tx_save_dest_add_40" BEL "E2M/EC/tx_save_dest_add_39" BEL
        "E2M/EC/tx_save_dest_add_38" BEL "E2M/EC/tx_save_dest_add_37" BEL
        "E2M/EC/tx_save_dest_add_36" BEL "E2M/EC/tx_save_dest_add_35" BEL
        "E2M/EC/tx_save_dest_add_34" BEL "E2M/EC/tx_save_dest_add_33" BEL
        "E2M/EC/tx_save_dest_add_32" BEL "E2M/EC/tx_save_dest_add_31" BEL
        "E2M/EC/tx_save_dest_add_30" BEL "E2M/EC/tx_save_dest_add_29" BEL
        "E2M/EC/tx_save_dest_add_28" BEL "E2M/EC/tx_save_dest_add_27" BEL
        "E2M/EC/tx_save_dest_add_26" BEL "E2M/EC/tx_save_dest_add_25" BEL
        "E2M/EC/tx_save_dest_add_24" BEL "E2M/EC/tx_save_dest_add_23" BEL
        "E2M/EC/tx_save_dest_add_22" BEL "E2M/EC/tx_save_dest_add_21" BEL
        "E2M/EC/tx_save_dest_add_20" BEL "E2M/EC/tx_save_dest_add_19" BEL
        "E2M/EC/tx_save_dest_add_18" BEL "E2M/EC/tx_save_dest_add_17" BEL
        "E2M/EC/tx_save_dest_add_16" BEL "E2M/EC/tx_save_dest_add_15" BEL
        "E2M/EC/tx_save_dest_add_14" BEL "E2M/EC/tx_save_dest_add_13" BEL
        "E2M/EC/tx_save_dest_add_12" BEL "E2M/EC/tx_save_dest_add_11" BEL
        "E2M/EC/tx_save_dest_add_10" BEL "E2M/EC/tx_save_dest_add_9" BEL
        "E2M/EC/tx_save_dest_add_8" BEL "E2M/EC/tx_save_dest_add_7" BEL
        "E2M/EC/tx_save_dest_add_6" BEL "E2M/EC/tx_save_dest_add_5" BEL
        "E2M/EC/tx_save_dest_add_4" BEL "E2M/EC/tx_save_dest_add_3" BEL
        "E2M/EC/tx_save_dest_add_2" BEL "E2M/EC/tx_save_dest_add_1" BEL
        "E2M/EC/tx_save_dest_add_0" BEL "E2M/EC/rx_header_buffer_src_add_47"
        BEL "E2M/EC/rx_header_buffer_src_add_46" BEL
        "E2M/EC/rx_header_buffer_src_add_45" BEL
        "E2M/EC/rx_header_buffer_src_add_44" BEL
        "E2M/EC/rx_header_buffer_src_add_43" BEL
        "E2M/EC/rx_header_buffer_src_add_42" BEL
        "E2M/EC/rx_header_buffer_src_add_41" BEL
        "E2M/EC/rx_header_buffer_src_add_40" BEL
        "E2M/EC/rx_header_buffer_src_add_39" BEL
        "E2M/EC/rx_header_buffer_src_add_38" BEL
        "E2M/EC/rx_header_buffer_src_add_37" BEL
        "E2M/EC/rx_header_buffer_src_add_36" BEL
        "E2M/EC/rx_header_buffer_src_add_35" BEL
        "E2M/EC/rx_header_buffer_src_add_34" BEL
        "E2M/EC/rx_header_buffer_src_add_33" BEL
        "E2M/EC/rx_header_buffer_src_add_32" BEL
        "E2M/EC/rx_header_buffer_src_add_31" BEL
        "E2M/EC/rx_header_buffer_src_add_30" BEL
        "E2M/EC/rx_header_buffer_src_add_29" BEL
        "E2M/EC/rx_header_buffer_src_add_28" BEL
        "E2M/EC/rx_header_buffer_src_add_27" BEL
        "E2M/EC/rx_header_buffer_src_add_26" BEL
        "E2M/EC/rx_header_buffer_src_add_25" BEL
        "E2M/EC/rx_header_buffer_src_add_24" BEL
        "E2M/EC/rx_header_buffer_src_add_23" BEL
        "E2M/EC/rx_header_buffer_src_add_22" BEL
        "E2M/EC/rx_header_buffer_src_add_21" BEL
        "E2M/EC/rx_header_buffer_src_add_20" BEL
        "E2M/EC/rx_header_buffer_src_add_19" BEL
        "E2M/EC/rx_header_buffer_src_add_18" BEL
        "E2M/EC/rx_header_buffer_src_add_17" BEL
        "E2M/EC/rx_header_buffer_src_add_16" BEL
        "E2M/EC/rx_header_buffer_src_add_15" BEL
        "E2M/EC/rx_header_buffer_src_add_14" BEL
        "E2M/EC/rx_header_buffer_src_add_13" BEL
        "E2M/EC/rx_header_buffer_src_add_12" BEL
        "E2M/EC/rx_header_buffer_src_add_11" BEL
        "E2M/EC/rx_header_buffer_src_add_10" BEL
        "E2M/EC/rx_header_buffer_src_add_9" BEL
        "E2M/EC/rx_header_buffer_src_add_8" BEL
        "E2M/EC/rx_header_buffer_src_add_7" BEL
        "E2M/EC/rx_header_buffer_src_add_6" BEL
        "E2M/EC/rx_header_buffer_src_add_5" BEL
        "E2M/EC/rx_header_buffer_src_add_4" BEL
        "E2M/EC/rx_header_buffer_src_add_3" BEL
        "E2M/EC/rx_header_buffer_src_add_2" BEL
        "E2M/EC/rx_header_buffer_src_add_1" BEL
        "E2M/EC/rx_header_buffer_src_add_0" BEL "E2M/EC/ethToFifoData_15" BEL
        "E2M/EC/ethToFifoData_14" BEL "E2M/EC/ethToFifoData_13" BEL
        "E2M/EC/ethToFifoData_12" BEL "E2M/EC/ethToFifoData_11" BEL
        "E2M/EC/ethToFifoData_10" BEL "E2M/EC/ethToFifoData_9" BEL
        "E2M/EC/ethToFifoData_8" BEL "E2M/EC/ethToFifoData_7" BEL
        "E2M/EC/ethToFifoData_6" BEL "E2M/EC/ethToFifoData_5" BEL
        "E2M/EC/ethToFifoData_4" BEL "E2M/EC/ethToFifoData_3" BEL
        "E2M/EC/ethToFifoData_2" BEL "E2M/EC/ethToFifoData_1" BEL
        "E2M/EC/ethToFifoData_0" BEL "E2M/EC/ethToFifoAddress_6" BEL
        "E2M/EC/ethToFifoAddress_5" BEL "E2M/EC/ethToFifoAddress_4" BEL
        "E2M/EC/ethToFifoAddress_3" BEL "E2M/EC/ethToFifoAddress_2" BEL
        "E2M/EC/ethToFifoAddress_1" BEL "E2M/EC/ethToFifoAddress_0" BEL
        "E2M/EC/softResetHistory" BEL "E2M/EC/rx_header_buffer_len_8" BEL
        "E2M/EC/rx_header_buffer_len_9" BEL "E2M/EC/rx_header_buffer_len_10"
        BEL "E2M/EC/rx_header_buffer_len_11" BEL
        "E2M/EC/rx_header_buffer_len_12" BEL "E2M/EC/rx_header_buffer_len_14"
        BEL "E2M/EC/rx_header_buffer_len_15" BEL
        "E2M/EC/rx_header_buffer_len_13" BEL
        "E2M/EC/userRunClearToggleControllerSide_1" BEL
        "E2M/EC/userRunClearToggleControllerSide_0" BEL
        "E2M/EC/rx_header_buffer_len_0" BEL "E2M/EC/rx_header_buffer_len_1"
        BEL "E2M/EC/rx_header_buffer_len_2" BEL
        "E2M/EC/rx_header_buffer_len_3" BEL "E2M/EC/rx_header_buffer_len_4"
        BEL "E2M/EC/rx_header_buffer_len_5" BEL
        "E2M/EC/rx_header_buffer_len_7" BEL "E2M/EC/rx_header_buffer_len_6"
        BEL "E2M/EC/rx_SA_reg_value_15" BEL "E2M/EC/rx_SA_reg_value_14" BEL
        "E2M/EC/rx_SA_reg_value_13" BEL "E2M/EC/rx_SA_reg_value_12" BEL
        "E2M/EC/rx_SA_reg_value_11" BEL "E2M/EC/rx_SA_reg_value_10" BEL
        "E2M/EC/rx_SA_reg_value_9" BEL "E2M/EC/rx_SA_reg_value_8" BEL
        "E2M/EC/rx_SA_reg_value_7" BEL "E2M/EC/rx_SA_reg_value_6" BEL
        "E2M/EC/rx_SA_reg_value_5" BEL "E2M/EC/rx_SA_reg_value_4" BEL
        "E2M/EC/rx_SA_reg_value_3" BEL "E2M/EC/rx_SA_reg_value_2" BEL
        "E2M/EC/rx_SA_reg_value_1" BEL "E2M/EC/rx_SA_reg_value_0" BEL
        "E2M/EC/ethToFifoCommand_1" BEL "E2M/EC/ethToFifoCommand_0" BEL
        "E2M/EC/resetControllerClockDomain" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_expire" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int" BEL
        "E2M/EC/tx_readback_after_execute" BEL "E2M/EC/executeAfterReceive"
        BEL "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_eof_n_int" BEL
        "E2M/EC/tx_ll_eof_out" BEL "E2M/EC/register32InternalWriteEnable" BEL
        "E2M/EC/resetMaxOutputAddress" BEL "E2M/EC/softReset" BEL
        "E2M/EC/fifoToEthRead" BEL "E2M/EC/ethToFifoWrite" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_sof_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full" BEL
        "E2M/EC/softResetToggle" BEL "E2M/EC/userRunRegisterSetToggle" BEL
        "E2M/EC/userRunRegisterControllerSide" BEL "E2M/EC/rx_ll_dst_rdy_out"
        BEL "E2M/EC/rx_state_FSM_FFd2" BEL "E2M/EC/rx_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_valid_pipe_1" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1_pins<69>" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1_pins<61>" PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<62>"
        PIN "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<65>" PIN
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<64>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<63>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<62>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<65>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<64>";
TIMEGRP clk_125_eth_i = PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<19>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<167>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<199>"
        BEL "E2M/emac_ll/tx_reset_i" BEL "E2M/emac_ll/tx_pre_reset_i_5" BEL
        "E2M/emac_ll/tx_pre_reset_i_4" BEL "E2M/emac_ll/tx_pre_reset_i_3" BEL
        "E2M/emac_ll/tx_pre_reset_i_2" BEL "E2M/emac_ll/tx_pre_reset_i_1" BEL
        "E2M/emac_ll/tx_pre_reset_i_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_slot_timer_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_16_count_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_eof" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_data_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retransmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/tx_data_valid" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_expire" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_transmit_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_dec_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_eof_reg" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_sof_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_bram" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo_sync" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_enable_delay2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_retransmit" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_drop_frame" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_accept_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_state_reg" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_data_pipe<0>_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_enable_delay" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_frames_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_delay" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_sync" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_sof_n_int" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/gmii_tx_clk_oddr" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_EN" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_7" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_6" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_5" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_4" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_3" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_2" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_1" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TXD_0" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/GMII_TX_ER" BEL
        "E2M/EC/tx_state_FSM_FFd1" BEL "E2M/EC/tx_state_FSM_FFd2" BEL
        "E2M/EC/tx_state_FSM_FFd3" BEL "E2M/EC/rx_state_FSM_FFd1" BEL
        "E2M/EC/rx_state_FSM_FFd3" BEL "E2M/EC/rx_state_FSM_FFd5" BEL
        "E2M/EC/rx_state_FSM_FFd6" BEL "E2M/EC/rx_state_FSM_FFd7" BEL
        "E2M/EC/rx_state_FSM_FFd8" BEL "E2M/EC/rx_state_FSM_FFd9" BEL
        "E2M/EC/rx_state_FSM_FFd10" BEL "E2M/EC/rx_state_FSM_FFd11" BEL
        "E2M/EC/rx_state_FSM_FFd12" BEL "E2M/EC/rx_state_FSM_FFd13" BEL
        "E2M/EC/rx_state_FSM_FFd14" BEL "E2M/EC/rx_state_FSM_FFd15" BEL
        "E2M/EC/rx_state_FSM_FFd16" BEL "E2M/EC/rx_state_FSM_FFd17" BEL
        "E2M/EC/rx_state_FSM_FFd18" BEL "E2M/EC/rx_state_FSM_FFd19" BEL
        "E2M/EC/rx_state_FSM_FFd20" BEL "E2M/EC/rx_state_FSM_FFd21" BEL
        "E2M/EC/rx_state_FSM_FFd22" BEL "E2M/EC/rx_state_FSM_FFd23" BEL
        "E2M/EC/tx_header_buffer_dest_add_47" BEL
        "E2M/EC/tx_header_buffer_dest_add_46" BEL
        "E2M/EC/tx_header_buffer_dest_add_45" BEL
        "E2M/EC/tx_header_buffer_dest_add_44" BEL
        "E2M/EC/tx_header_buffer_dest_add_43" BEL
        "E2M/EC/tx_header_buffer_dest_add_42" BEL
        "E2M/EC/tx_header_buffer_dest_add_41" BEL
        "E2M/EC/tx_header_buffer_dest_add_40" BEL
        "E2M/EC/tx_header_buffer_dest_add_39" BEL
        "E2M/EC/tx_header_buffer_dest_add_38" BEL
        "E2M/EC/tx_header_buffer_dest_add_37" BEL
        "E2M/EC/tx_header_buffer_dest_add_36" BEL
        "E2M/EC/tx_header_buffer_dest_add_35" BEL
        "E2M/EC/tx_header_buffer_dest_add_34" BEL
        "E2M/EC/tx_header_buffer_dest_add_33" BEL
        "E2M/EC/tx_header_buffer_dest_add_32" BEL
        "E2M/EC/tx_header_buffer_dest_add_31" BEL
        "E2M/EC/tx_header_buffer_dest_add_30" BEL
        "E2M/EC/tx_header_buffer_dest_add_29" BEL
        "E2M/EC/tx_header_buffer_dest_add_28" BEL
        "E2M/EC/tx_header_buffer_dest_add_27" BEL
        "E2M/EC/tx_header_buffer_dest_add_26" BEL
        "E2M/EC/tx_header_buffer_dest_add_25" BEL
        "E2M/EC/tx_header_buffer_dest_add_24" BEL
        "E2M/EC/tx_header_buffer_dest_add_23" BEL
        "E2M/EC/tx_header_buffer_dest_add_22" BEL
        "E2M/EC/tx_header_buffer_dest_add_21" BEL
        "E2M/EC/tx_header_buffer_dest_add_20" BEL
        "E2M/EC/tx_header_buffer_dest_add_19" BEL
        "E2M/EC/tx_header_buffer_dest_add_18" BEL
        "E2M/EC/tx_header_buffer_dest_add_17" BEL
        "E2M/EC/tx_header_buffer_dest_add_16" BEL
        "E2M/EC/tx_header_buffer_dest_add_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_14" BEL
        "E2M/EC/tx_header_buffer_dest_add_13" BEL
        "E2M/EC/tx_header_buffer_dest_add_12" BEL
        "E2M/EC/tx_header_buffer_dest_add_11" BEL
        "E2M/EC/tx_header_buffer_dest_add_10" BEL
        "E2M/EC/tx_header_buffer_dest_add_9" BEL
        "E2M/EC/tx_header_buffer_dest_add_8" BEL
        "E2M/EC/tx_header_buffer_dest_add_7" BEL
        "E2M/EC/tx_header_buffer_dest_add_6" BEL
        "E2M/EC/tx_header_buffer_dest_add_5" BEL
        "E2M/EC/tx_header_buffer_dest_add_4" BEL
        "E2M/EC/tx_header_buffer_dest_add_3" BEL
        "E2M/EC/tx_header_buffer_dest_add_2" BEL
        "E2M/EC/tx_header_buffer_dest_add_1" BEL
        "E2M/EC/tx_header_buffer_dest_add_0" BEL
        "E2M/EC/tx_header_buffer_src_add_47" BEL
        "E2M/EC/tx_header_buffer_src_add_46" BEL
        "E2M/EC/tx_header_buffer_src_add_45" BEL
        "E2M/EC/tx_header_buffer_src_add_44" BEL
        "E2M/EC/tx_header_buffer_src_add_43" BEL
        "E2M/EC/tx_header_buffer_src_add_42" BEL
        "E2M/EC/tx_header_buffer_src_add_41" BEL
        "E2M/EC/tx_header_buffer_src_add_40" BEL
        "E2M/EC/tx_header_buffer_src_add_39" BEL
        "E2M/EC/tx_header_buffer_src_add_38" BEL
        "E2M/EC/tx_header_buffer_src_add_37" BEL
        "E2M/EC/tx_header_buffer_src_add_36" BEL
        "E2M/EC/tx_header_buffer_src_add_35" BEL
        "E2M/EC/tx_header_buffer_src_add_34" BEL
        "E2M/EC/tx_header_buffer_src_add_33" BEL
        "E2M/EC/tx_header_buffer_src_add_32" BEL
        "E2M/EC/tx_header_buffer_src_add_31" BEL
        "E2M/EC/tx_header_buffer_src_add_30" BEL
        "E2M/EC/tx_header_buffer_src_add_29" BEL
        "E2M/EC/tx_header_buffer_src_add_28" BEL
        "E2M/EC/tx_header_buffer_src_add_27" BEL
        "E2M/EC/tx_header_buffer_src_add_26" BEL
        "E2M/EC/tx_header_buffer_src_add_25" BEL
        "E2M/EC/tx_header_buffer_src_add_24" BEL
        "E2M/EC/tx_header_buffer_src_add_23" BEL
        "E2M/EC/tx_header_buffer_src_add_22" BEL
        "E2M/EC/tx_header_buffer_src_add_21" BEL
        "E2M/EC/tx_header_buffer_src_add_20" BEL
        "E2M/EC/tx_header_buffer_src_add_19" BEL
        "E2M/EC/tx_header_buffer_src_add_18" BEL
        "E2M/EC/tx_header_buffer_src_add_17" BEL
        "E2M/EC/tx_header_buffer_src_add_16" BEL
        "E2M/EC/tx_header_buffer_src_add_15" BEL
        "E2M/EC/tx_header_buffer_src_add_14" BEL
        "E2M/EC/tx_header_buffer_src_add_13" BEL
        "E2M/EC/tx_header_buffer_src_add_12" BEL
        "E2M/EC/tx_header_buffer_src_add_11" BEL
        "E2M/EC/tx_header_buffer_src_add_10" BEL
        "E2M/EC/tx_header_buffer_src_add_9" BEL
        "E2M/EC/tx_header_buffer_src_add_8" BEL
        "E2M/EC/tx_header_buffer_src_add_7" BEL
        "E2M/EC/tx_header_buffer_src_add_6" BEL
        "E2M/EC/tx_header_buffer_src_add_5" BEL
        "E2M/EC/tx_header_buffer_src_add_4" BEL
        "E2M/EC/tx_header_buffer_src_add_3" BEL
        "E2M/EC/tx_header_buffer_src_add_2" BEL
        "E2M/EC/tx_header_buffer_src_add_1" BEL
        "E2M/EC/tx_header_buffer_src_add_0" BEL
        "E2M/EC/tx_header_buffer_len_15" BEL "E2M/EC/tx_header_buffer_len_14"
        BEL "E2M/EC/tx_header_buffer_len_13" BEL
        "E2M/EC/tx_header_buffer_len_12" BEL "E2M/EC/tx_header_buffer_len_11"
        BEL "E2M/EC/tx_header_buffer_len_10" BEL
        "E2M/EC/tx_header_buffer_len_9" BEL "E2M/EC/tx_header_buffer_len_8"
        BEL "E2M/EC/tx_header_buffer_len_7" BEL
        "E2M/EC/tx_header_buffer_len_6" BEL "E2M/EC/tx_header_buffer_len_5"
        BEL "E2M/EC/tx_header_buffer_len_4" BEL
        "E2M/EC/tx_header_buffer_len_3" BEL "E2M/EC/tx_header_buffer_len_2"
        BEL "E2M/EC/tx_header_buffer_len_1" BEL
        "E2M/EC/tx_header_buffer_len_0" BEL "E2M/EC/tx_packet_payload_71" BEL
        "E2M/EC/tx_packet_payload_70" BEL "E2M/EC/tx_packet_payload_69" BEL
        "E2M/EC/tx_packet_payload_68" BEL "E2M/EC/tx_packet_payload_67" BEL
        "E2M/EC/tx_packet_payload_66" BEL "E2M/EC/tx_packet_payload_65" BEL
        "E2M/EC/tx_packet_payload_64" BEL "E2M/EC/tx_packet_payload_63" BEL
        "E2M/EC/tx_packet_payload_62" BEL "E2M/EC/tx_packet_payload_61" BEL
        "E2M/EC/tx_packet_payload_60" BEL "E2M/EC/tx_packet_payload_59" BEL
        "E2M/EC/tx_packet_payload_58" BEL "E2M/EC/tx_packet_payload_57" BEL
        "E2M/EC/tx_packet_payload_56" BEL "E2M/EC/tx_packet_payload_55" BEL
        "E2M/EC/tx_packet_payload_54" BEL "E2M/EC/tx_packet_payload_53" BEL
        "E2M/EC/tx_packet_payload_52" BEL "E2M/EC/tx_packet_payload_51" BEL
        "E2M/EC/tx_packet_payload_50" BEL "E2M/EC/tx_packet_payload_49" BEL
        "E2M/EC/tx_packet_payload_48" BEL "E2M/EC/tx_packet_payload_47" BEL
        "E2M/EC/tx_packet_payload_46" BEL "E2M/EC/tx_packet_payload_45" BEL
        "E2M/EC/tx_packet_payload_44" BEL "E2M/EC/tx_packet_payload_43" BEL
        "E2M/EC/tx_packet_payload_42" BEL "E2M/EC/tx_packet_payload_41" BEL
        "E2M/EC/tx_packet_payload_40" BEL "E2M/EC/tx_packet_payload_39" BEL
        "E2M/EC/tx_packet_payload_38" BEL "E2M/EC/tx_packet_payload_37" BEL
        "E2M/EC/tx_packet_payload_36" BEL "E2M/EC/tx_packet_payload_35" BEL
        "E2M/EC/tx_packet_payload_34" BEL "E2M/EC/tx_packet_payload_33" BEL
        "E2M/EC/tx_packet_payload_32" BEL "E2M/EC/tx_packet_payload_31" BEL
        "E2M/EC/tx_packet_payload_30" BEL "E2M/EC/tx_packet_payload_29" BEL
        "E2M/EC/tx_packet_payload_28" BEL "E2M/EC/tx_packet_payload_27" BEL
        "E2M/EC/tx_packet_payload_26" BEL "E2M/EC/tx_packet_payload_25" BEL
        "E2M/EC/tx_packet_payload_24" BEL "E2M/EC/tx_packet_payload_23" BEL
        "E2M/EC/tx_packet_payload_22" BEL "E2M/EC/tx_packet_payload_21" BEL
        "E2M/EC/tx_packet_payload_20" BEL "E2M/EC/tx_packet_payload_19" BEL
        "E2M/EC/tx_packet_payload_18" BEL "E2M/EC/tx_packet_payload_17" BEL
        "E2M/EC/tx_packet_payload_16" BEL "E2M/EC/tx_packet_payload_15" BEL
        "E2M/EC/tx_packet_payload_14" BEL "E2M/EC/tx_packet_payload_13" BEL
        "E2M/EC/tx_packet_payload_12" BEL "E2M/EC/tx_packet_payload_11" BEL
        "E2M/EC/tx_packet_payload_10" BEL "E2M/EC/tx_packet_payload_9" BEL
        "E2M/EC/tx_packet_payload_8" BEL "E2M/EC/tx_packet_payload_7" BEL
        "E2M/EC/tx_packet_payload_6" BEL "E2M/EC/tx_packet_payload_5" BEL
        "E2M/EC/tx_packet_payload_4" BEL "E2M/EC/tx_packet_payload_3" BEL
        "E2M/EC/tx_packet_payload_2" BEL "E2M/EC/tx_packet_payload_1" BEL
        "E2M/EC/tx_packet_payload_0" BEL "E2M/EC/oldReadAddress_12" BEL
        "E2M/EC/oldReadAddress_11" BEL "E2M/EC/oldReadAddress_10" BEL
        "E2M/EC/oldReadAddress_9" BEL "E2M/EC/oldReadAddress_8" BEL
        "E2M/EC/oldReadAddress_7" BEL "E2M/EC/oldReadAddress_6" BEL
        "E2M/EC/oldReadAddress_5" BEL "E2M/EC/oldReadAddress_4" BEL
        "E2M/EC/oldReadAddress_3" BEL "E2M/EC/oldReadAddress_2" BEL
        "E2M/EC/oldReadAddress_1" BEL "E2M/EC/oldReadAddress_0" BEL
        "E2M/EC/tx_curr_mem_address_31" BEL "E2M/EC/tx_curr_mem_address_30"
        BEL "E2M/EC/tx_curr_mem_address_29" BEL
        "E2M/EC/tx_curr_mem_address_28" BEL "E2M/EC/tx_curr_mem_address_27"
        BEL "E2M/EC/tx_curr_mem_address_26" BEL
        "E2M/EC/tx_curr_mem_address_25" BEL "E2M/EC/tx_curr_mem_address_24"
        BEL "E2M/EC/tx_curr_mem_address_23" BEL
        "E2M/EC/tx_curr_mem_address_22" BEL "E2M/EC/tx_curr_mem_address_21"
        BEL "E2M/EC/tx_curr_mem_address_20" BEL
        "E2M/EC/tx_curr_mem_address_19" BEL "E2M/EC/tx_curr_mem_address_18"
        BEL "E2M/EC/tx_curr_mem_address_17" BEL
        "E2M/EC/tx_curr_mem_address_16" BEL "E2M/EC/tx_curr_mem_address_15"
        BEL "E2M/EC/tx_curr_mem_address_14" BEL
        "E2M/EC/tx_curr_mem_address_13" BEL "E2M/EC/tx_curr_mem_address_12"
        BEL "E2M/EC/tx_curr_mem_address_11" BEL
        "E2M/EC/tx_curr_mem_address_10" BEL "E2M/EC/tx_curr_mem_address_9" BEL
        "E2M/EC/tx_curr_mem_address_8" BEL "E2M/EC/tx_curr_mem_address_7" BEL
        "E2M/EC/tx_curr_mem_address_6" BEL "E2M/EC/tx_curr_mem_address_5" BEL
        "E2M/EC/tx_curr_mem_address_4" BEL "E2M/EC/tx_curr_mem_address_3" BEL
        "E2M/EC/tx_curr_mem_address_2" BEL "E2M/EC/tx_curr_mem_address_1" BEL
        "E2M/EC/tx_curr_mem_address_0" BEL "E2M/EC/tx_ll_src_rdy_out" BEL
        "E2M/EC/tx_curr_bytes_left_31" BEL "E2M/EC/tx_curr_bytes_left_30" BEL
        "E2M/EC/tx_curr_bytes_left_29" BEL "E2M/EC/tx_curr_bytes_left_28" BEL
        "E2M/EC/tx_curr_bytes_left_27" BEL "E2M/EC/tx_curr_bytes_left_26" BEL
        "E2M/EC/tx_curr_bytes_left_25" BEL "E2M/EC/tx_curr_bytes_left_24" BEL
        "E2M/EC/tx_curr_bytes_left_23" BEL "E2M/EC/tx_curr_bytes_left_22" BEL
        "E2M/EC/tx_curr_bytes_left_21" BEL "E2M/EC/tx_curr_bytes_left_20" BEL
        "E2M/EC/tx_curr_bytes_left_19" BEL "E2M/EC/tx_curr_bytes_left_18" BEL
        "E2M/EC/tx_curr_bytes_left_17" BEL "E2M/EC/tx_curr_bytes_left_16" BEL
        "E2M/EC/tx_curr_bytes_left_15" BEL "E2M/EC/tx_curr_bytes_left_14" BEL
        "E2M/EC/tx_curr_bytes_left_13" BEL "E2M/EC/tx_curr_bytes_left_12" BEL
        "E2M/EC/tx_curr_bytes_left_11" BEL "E2M/EC/tx_curr_bytes_left_10" BEL
        "E2M/EC/tx_curr_bytes_left_9" BEL "E2M/EC/tx_curr_bytes_left_8" BEL
        "E2M/EC/tx_curr_bytes_left_7" BEL "E2M/EC/tx_curr_bytes_left_6" BEL
        "E2M/EC/tx_curr_bytes_left_5" BEL "E2M/EC/tx_curr_bytes_left_4" BEL
        "E2M/EC/tx_curr_bytes_left_3" BEL "E2M/EC/tx_curr_bytes_left_2" BEL
        "E2M/EC/tx_curr_bytes_left_1" BEL "E2M/EC/tx_curr_bytes_left_0" BEL
        "E2M/EC/rx_mem_start_address_31" BEL "E2M/EC/rx_mem_start_address_30"
        BEL "E2M/EC/rx_mem_start_address_29" BEL
        "E2M/EC/rx_mem_start_address_28" BEL "E2M/EC/rx_mem_start_address_27"
        BEL "E2M/EC/rx_mem_start_address_26" BEL
        "E2M/EC/rx_mem_start_address_25" BEL "E2M/EC/rx_mem_start_address_24"
        BEL "E2M/EC/rx_mem_start_address_23" BEL
        "E2M/EC/rx_mem_start_address_22" BEL "E2M/EC/rx_mem_start_address_21"
        BEL "E2M/EC/rx_mem_start_address_20" BEL
        "E2M/EC/rx_mem_start_address_19" BEL "E2M/EC/rx_mem_start_address_18"
        BEL "E2M/EC/rx_mem_start_address_17" BEL
        "E2M/EC/rx_mem_start_address_16" BEL "E2M/EC/rx_mem_start_address_15"
        BEL "E2M/EC/rx_mem_start_address_14" BEL
        "E2M/EC/rx_mem_start_address_13" BEL "E2M/EC/rx_mem_start_address_12"
        BEL "E2M/EC/rx_mem_start_address_11" BEL
        "E2M/EC/rx_mem_start_address_10" BEL "E2M/EC/rx_mem_start_address_9"
        BEL "E2M/EC/rx_mem_start_address_8" BEL
        "E2M/EC/rx_mem_start_address_7" BEL "E2M/EC/rx_mem_start_address_6"
        BEL "E2M/EC/rx_mem_start_address_5" BEL
        "E2M/EC/rx_mem_start_address_4" BEL "E2M/EC/rx_mem_start_address_3"
        BEL "E2M/EC/rx_mem_start_address_2" BEL
        "E2M/EC/rx_mem_start_address_1" BEL "E2M/EC/rx_mem_start_address_0"
        BEL "E2M/EC/rx_mem_address_31" BEL "E2M/EC/rx_mem_address_30" BEL
        "E2M/EC/rx_mem_address_29" BEL "E2M/EC/rx_mem_address_28" BEL
        "E2M/EC/rx_mem_address_27" BEL "E2M/EC/rx_mem_address_26" BEL
        "E2M/EC/rx_mem_address_25" BEL "E2M/EC/rx_mem_address_24" BEL
        "E2M/EC/rx_mem_address_23" BEL "E2M/EC/rx_mem_address_22" BEL
        "E2M/EC/rx_mem_address_21" BEL "E2M/EC/rx_mem_address_20" BEL
        "E2M/EC/rx_mem_address_19" BEL "E2M/EC/rx_mem_address_18" BEL
        "E2M/EC/rx_mem_address_17" BEL "E2M/EC/rx_mem_address_16" BEL
        "E2M/EC/rx_mem_address_15" BEL "E2M/EC/rx_mem_address_14" BEL
        "E2M/EC/rx_mem_address_13" BEL "E2M/EC/rx_mem_address_12" BEL
        "E2M/EC/rx_mem_address_11" BEL "E2M/EC/rx_mem_address_10" BEL
        "E2M/EC/rx_mem_address_9" BEL "E2M/EC/rx_mem_address_8" BEL
        "E2M/EC/rx_mem_address_7" BEL "E2M/EC/rx_mem_address_6" BEL
        "E2M/EC/rx_mem_address_5" BEL "E2M/EC/rx_mem_address_4" BEL
        "E2M/EC/rx_mem_address_3" BEL "E2M/EC/rx_mem_address_2" BEL
        "E2M/EC/rx_mem_address_1" BEL "E2M/EC/rx_mem_address_0" BEL
        "E2M/EC/rx_reg_address_7" BEL "E2M/EC/rx_reg_address_6" BEL
        "E2M/EC/rx_reg_address_5" BEL "E2M/EC/rx_reg_address_4" BEL
        "E2M/EC/rx_reg_address_3" BEL "E2M/EC/rx_reg_address_2" BEL
        "E2M/EC/rx_reg_address_1" BEL "E2M/EC/rx_reg_address_0" BEL
        "E2M/EC/rx_command_counter_2" BEL "E2M/EC/rx_command_counter_1" BEL
        "E2M/EC/rx_command_counter_0" BEL "E2M/EC/rx_error_status_6" BEL
        "E2M/EC/rx_error_status_4" BEL "E2M/EC/rx_error_status_3" BEL
        "E2M/EC/rx_error_status_2" BEL "E2M/EC/rx_error_status_1" BEL
        "E2M/EC/rx_error_status_0" BEL "E2M/EC/rx_mem_start_length_31" BEL
        "E2M/EC/rx_mem_start_length_30" BEL "E2M/EC/rx_mem_start_length_29"
        BEL "E2M/EC/rx_mem_start_length_28" BEL
        "E2M/EC/rx_mem_start_length_27" BEL "E2M/EC/rx_mem_start_length_26"
        BEL "E2M/EC/rx_mem_start_length_25" BEL
        "E2M/EC/rx_mem_start_length_24" BEL "E2M/EC/rx_mem_start_length_23"
        BEL "E2M/EC/rx_mem_start_length_22" BEL
        "E2M/EC/rx_mem_start_length_21" BEL "E2M/EC/rx_mem_start_length_20"
        BEL "E2M/EC/rx_mem_start_length_19" BEL
        "E2M/EC/rx_mem_start_length_18" BEL "E2M/EC/rx_mem_start_length_17"
        BEL "E2M/EC/rx_mem_start_length_16" BEL
        "E2M/EC/rx_mem_start_length_15" BEL "E2M/EC/rx_mem_start_length_14"
        BEL "E2M/EC/rx_mem_start_length_13" BEL
        "E2M/EC/rx_mem_start_length_12" BEL "E2M/EC/rx_mem_start_length_11"
        BEL "E2M/EC/rx_mem_start_length_10" BEL "E2M/EC/rx_mem_start_length_9"
        BEL "E2M/EC/rx_mem_start_length_8" BEL "E2M/EC/rx_mem_start_length_7"
        BEL "E2M/EC/rx_mem_start_length_6" BEL "E2M/EC/rx_mem_start_length_5"
        BEL "E2M/EC/rx_mem_start_length_4" BEL "E2M/EC/rx_mem_start_length_3"
        BEL "E2M/EC/rx_mem_start_length_2" BEL "E2M/EC/rx_mem_start_length_1"
        BEL "E2M/EC/rx_mem_start_length_0" BEL
        "E2M/EC/userRunRegisterSetHistory" BEL "E2M/EC/rx_mem_length_31" BEL
        "E2M/EC/rx_mem_length_30" BEL "E2M/EC/rx_mem_length_29" BEL
        "E2M/EC/rx_mem_length_28" BEL "E2M/EC/rx_mem_length_27" BEL
        "E2M/EC/rx_mem_length_26" BEL "E2M/EC/rx_mem_length_25" BEL
        "E2M/EC/rx_mem_length_24" BEL "E2M/EC/rx_mem_length_23" BEL
        "E2M/EC/rx_mem_length_22" BEL "E2M/EC/rx_mem_length_21" BEL
        "E2M/EC/rx_mem_length_20" BEL "E2M/EC/rx_mem_length_19" BEL
        "E2M/EC/rx_mem_length_18" BEL "E2M/EC/rx_mem_length_17" BEL
        "E2M/EC/rx_mem_length_16" BEL "E2M/EC/rx_mem_length_15" BEL
        "E2M/EC/rx_mem_length_14" BEL "E2M/EC/rx_mem_length_13" BEL
        "E2M/EC/rx_mem_length_12" BEL "E2M/EC/rx_mem_length_11" BEL
        "E2M/EC/rx_mem_length_10" BEL "E2M/EC/rx_mem_length_9" BEL
        "E2M/EC/rx_mem_length_8" BEL "E2M/EC/rx_mem_length_7" BEL
        "E2M/EC/rx_mem_length_6" BEL "E2M/EC/rx_mem_length_5" BEL
        "E2M/EC/rx_mem_length_4" BEL "E2M/EC/rx_mem_length_3" BEL
        "E2M/EC/rx_mem_length_2" BEL "E2M/EC/rx_mem_length_1" BEL
        "E2M/EC/rx_mem_length_0" BEL "E2M/EC/rx_header_counter_3" BEL
        "E2M/EC/rx_header_counter_2" BEL "E2M/EC/rx_header_counter_1" BEL
        "E2M/EC/rx_header_counter_0" BEL "E2M/EC/rx_reg_value_31" BEL
        "E2M/EC/rx_reg_value_30" BEL "E2M/EC/rx_reg_value_29" BEL
        "E2M/EC/rx_reg_value_28" BEL "E2M/EC/rx_reg_value_27" BEL
        "E2M/EC/rx_reg_value_26" BEL "E2M/EC/rx_reg_value_25" BEL
        "E2M/EC/rx_reg_value_24" BEL "E2M/EC/rx_reg_value_23" BEL
        "E2M/EC/rx_reg_value_22" BEL "E2M/EC/rx_reg_value_21" BEL
        "E2M/EC/rx_reg_value_20" BEL "E2M/EC/rx_reg_value_19" BEL
        "E2M/EC/rx_reg_value_18" BEL "E2M/EC/rx_reg_value_17" BEL
        "E2M/EC/rx_reg_value_16" BEL "E2M/EC/rx_reg_value_15" BEL
        "E2M/EC/rx_reg_value_14" BEL "E2M/EC/rx_reg_value_13" BEL
        "E2M/EC/rx_reg_value_12" BEL "E2M/EC/rx_reg_value_11" BEL
        "E2M/EC/rx_reg_value_10" BEL "E2M/EC/rx_reg_value_9" BEL
        "E2M/EC/rx_reg_value_8" BEL "E2M/EC/rx_reg_value_7" BEL
        "E2M/EC/rx_reg_value_6" BEL "E2M/EC/rx_reg_value_5" BEL
        "E2M/EC/rx_reg_value_4" BEL "E2M/EC/rx_reg_value_3" BEL
        "E2M/EC/rx_reg_value_2" BEL "E2M/EC/rx_reg_value_1" BEL
        "E2M/EC/rx_reg_value_0" BEL "E2M/EC/tx_header_counter_4" BEL
        "E2M/EC/tx_header_counter_3" BEL "E2M/EC/tx_header_counter_2" BEL
        "E2M/EC/tx_header_counter_1" BEL "E2M/EC/tx_header_counter_0" BEL
        "E2M/EC/tx_ll_sof_out" BEL "E2M/EC/tx_read_len_15" BEL
        "E2M/EC/tx_read_len_14" BEL "E2M/EC/tx_read_len_13" BEL
        "E2M/EC/tx_read_len_12" BEL "E2M/EC/tx_read_len_11" BEL
        "E2M/EC/tx_read_len_10" BEL "E2M/EC/tx_read_len_9" BEL
        "E2M/EC/tx_read_len_8" BEL "E2M/EC/tx_read_len_7" BEL
        "E2M/EC/tx_read_len_6" BEL "E2M/EC/tx_read_len_5" BEL
        "E2M/EC/tx_read_len_4" BEL "E2M/EC/tx_read_len_3" BEL
        "E2M/EC/tx_read_len_2" BEL "E2M/EC/tx_read_len_1" BEL
        "E2M/EC/tx_read_len_0" BEL "E2M/EC/rx_header_buffer_dest_add_39" BEL
        "E2M/EC/rx_header_buffer_dest_add_38" BEL
        "E2M/EC/rx_header_buffer_dest_add_37" BEL
        "E2M/EC/rx_header_buffer_dest_add_36" BEL
        "E2M/EC/rx_header_buffer_dest_add_35" BEL
        "E2M/EC/rx_header_buffer_dest_add_34" BEL
        "E2M/EC/rx_header_buffer_dest_add_33" BEL
        "E2M/EC/rx_header_buffer_dest_add_32" BEL
        "E2M/EC/rx_header_buffer_dest_add_31" BEL
        "E2M/EC/rx_header_buffer_dest_add_30" BEL
        "E2M/EC/rx_header_buffer_dest_add_29" BEL
        "E2M/EC/rx_header_buffer_dest_add_28" BEL
        "E2M/EC/rx_header_buffer_dest_add_27" BEL
        "E2M/EC/rx_header_buffer_dest_add_26" BEL
        "E2M/EC/rx_header_buffer_dest_add_25" BEL
        "E2M/EC/rx_header_buffer_dest_add_24" BEL
        "E2M/EC/rx_header_buffer_dest_add_23" BEL
        "E2M/EC/rx_header_buffer_dest_add_22" BEL
        "E2M/EC/rx_header_buffer_dest_add_21" BEL
        "E2M/EC/rx_header_buffer_dest_add_20" BEL
        "E2M/EC/rx_header_buffer_dest_add_19" BEL
        "E2M/EC/rx_header_buffer_dest_add_18" BEL
        "E2M/EC/rx_header_buffer_dest_add_17" BEL
        "E2M/EC/rx_header_buffer_dest_add_16" BEL
        "E2M/EC/rx_header_buffer_dest_add_15" BEL
        "E2M/EC/rx_header_buffer_dest_add_14" BEL
        "E2M/EC/rx_header_buffer_dest_add_13" BEL
        "E2M/EC/rx_header_buffer_dest_add_12" BEL
        "E2M/EC/rx_header_buffer_dest_add_11" BEL
        "E2M/EC/rx_header_buffer_dest_add_10" BEL
        "E2M/EC/rx_header_buffer_dest_add_9" BEL
        "E2M/EC/rx_header_buffer_dest_add_8" BEL
        "E2M/EC/rx_header_buffer_dest_add_7" BEL
        "E2M/EC/rx_header_buffer_dest_add_6" BEL
        "E2M/EC/rx_header_buffer_dest_add_5" BEL
        "E2M/EC/rx_header_buffer_dest_add_4" BEL
        "E2M/EC/rx_header_buffer_dest_add_3" BEL
        "E2M/EC/rx_header_buffer_dest_add_2" BEL
        "E2M/EC/rx_header_buffer_dest_add_1" BEL
        "E2M/EC/rx_header_buffer_dest_add_0" BEL "E2M/EC/tx_save_dest_add_47"
        BEL "E2M/EC/tx_save_dest_add_46" BEL "E2M/EC/tx_save_dest_add_45" BEL
        "E2M/EC/tx_save_dest_add_44" BEL "E2M/EC/tx_save_dest_add_43" BEL
        "E2M/EC/tx_save_dest_add_42" BEL "E2M/EC/tx_save_dest_add_41" BEL
        "E2M/EC/tx_save_dest_add_40" BEL "E2M/EC/tx_save_dest_add_39" BEL
        "E2M/EC/tx_save_dest_add_38" BEL "E2M/EC/tx_save_dest_add_37" BEL
        "E2M/EC/tx_save_dest_add_36" BEL "E2M/EC/tx_save_dest_add_35" BEL
        "E2M/EC/tx_save_dest_add_34" BEL "E2M/EC/tx_save_dest_add_33" BEL
        "E2M/EC/tx_save_dest_add_32" BEL "E2M/EC/tx_save_dest_add_31" BEL
        "E2M/EC/tx_save_dest_add_30" BEL "E2M/EC/tx_save_dest_add_29" BEL
        "E2M/EC/tx_save_dest_add_28" BEL "E2M/EC/tx_save_dest_add_27" BEL
        "E2M/EC/tx_save_dest_add_26" BEL "E2M/EC/tx_save_dest_add_25" BEL
        "E2M/EC/tx_save_dest_add_24" BEL "E2M/EC/tx_save_dest_add_23" BEL
        "E2M/EC/tx_save_dest_add_22" BEL "E2M/EC/tx_save_dest_add_21" BEL
        "E2M/EC/tx_save_dest_add_20" BEL "E2M/EC/tx_save_dest_add_19" BEL
        "E2M/EC/tx_save_dest_add_18" BEL "E2M/EC/tx_save_dest_add_17" BEL
        "E2M/EC/tx_save_dest_add_16" BEL "E2M/EC/tx_save_dest_add_15" BEL
        "E2M/EC/tx_save_dest_add_14" BEL "E2M/EC/tx_save_dest_add_13" BEL
        "E2M/EC/tx_save_dest_add_12" BEL "E2M/EC/tx_save_dest_add_11" BEL
        "E2M/EC/tx_save_dest_add_10" BEL "E2M/EC/tx_save_dest_add_9" BEL
        "E2M/EC/tx_save_dest_add_8" BEL "E2M/EC/tx_save_dest_add_7" BEL
        "E2M/EC/tx_save_dest_add_6" BEL "E2M/EC/tx_save_dest_add_5" BEL
        "E2M/EC/tx_save_dest_add_4" BEL "E2M/EC/tx_save_dest_add_3" BEL
        "E2M/EC/tx_save_dest_add_2" BEL "E2M/EC/tx_save_dest_add_1" BEL
        "E2M/EC/tx_save_dest_add_0" BEL "E2M/EC/rx_header_buffer_src_add_47"
        BEL "E2M/EC/rx_header_buffer_src_add_46" BEL
        "E2M/EC/rx_header_buffer_src_add_45" BEL
        "E2M/EC/rx_header_buffer_src_add_44" BEL
        "E2M/EC/rx_header_buffer_src_add_43" BEL
        "E2M/EC/rx_header_buffer_src_add_42" BEL
        "E2M/EC/rx_header_buffer_src_add_41" BEL
        "E2M/EC/rx_header_buffer_src_add_40" BEL
        "E2M/EC/rx_header_buffer_src_add_39" BEL
        "E2M/EC/rx_header_buffer_src_add_38" BEL
        "E2M/EC/rx_header_buffer_src_add_37" BEL
        "E2M/EC/rx_header_buffer_src_add_36" BEL
        "E2M/EC/rx_header_buffer_src_add_35" BEL
        "E2M/EC/rx_header_buffer_src_add_34" BEL
        "E2M/EC/rx_header_buffer_src_add_33" BEL
        "E2M/EC/rx_header_buffer_src_add_32" BEL
        "E2M/EC/rx_header_buffer_src_add_31" BEL
        "E2M/EC/rx_header_buffer_src_add_30" BEL
        "E2M/EC/rx_header_buffer_src_add_29" BEL
        "E2M/EC/rx_header_buffer_src_add_28" BEL
        "E2M/EC/rx_header_buffer_src_add_27" BEL
        "E2M/EC/rx_header_buffer_src_add_26" BEL
        "E2M/EC/rx_header_buffer_src_add_25" BEL
        "E2M/EC/rx_header_buffer_src_add_24" BEL
        "E2M/EC/rx_header_buffer_src_add_23" BEL
        "E2M/EC/rx_header_buffer_src_add_22" BEL
        "E2M/EC/rx_header_buffer_src_add_21" BEL
        "E2M/EC/rx_header_buffer_src_add_20" BEL
        "E2M/EC/rx_header_buffer_src_add_19" BEL
        "E2M/EC/rx_header_buffer_src_add_18" BEL
        "E2M/EC/rx_header_buffer_src_add_17" BEL
        "E2M/EC/rx_header_buffer_src_add_16" BEL
        "E2M/EC/rx_header_buffer_src_add_15" BEL
        "E2M/EC/rx_header_buffer_src_add_14" BEL
        "E2M/EC/rx_header_buffer_src_add_13" BEL
        "E2M/EC/rx_header_buffer_src_add_12" BEL
        "E2M/EC/rx_header_buffer_src_add_11" BEL
        "E2M/EC/rx_header_buffer_src_add_10" BEL
        "E2M/EC/rx_header_buffer_src_add_9" BEL
        "E2M/EC/rx_header_buffer_src_add_8" BEL
        "E2M/EC/rx_header_buffer_src_add_7" BEL
        "E2M/EC/rx_header_buffer_src_add_6" BEL
        "E2M/EC/rx_header_buffer_src_add_5" BEL
        "E2M/EC/rx_header_buffer_src_add_4" BEL
        "E2M/EC/rx_header_buffer_src_add_3" BEL
        "E2M/EC/rx_header_buffer_src_add_2" BEL
        "E2M/EC/rx_header_buffer_src_add_1" BEL
        "E2M/EC/rx_header_buffer_src_add_0" BEL "E2M/EC/ethToFifoData_15" BEL
        "E2M/EC/ethToFifoData_14" BEL "E2M/EC/ethToFifoData_13" BEL
        "E2M/EC/ethToFifoData_12" BEL "E2M/EC/ethToFifoData_11" BEL
        "E2M/EC/ethToFifoData_10" BEL "E2M/EC/ethToFifoData_9" BEL
        "E2M/EC/ethToFifoData_8" BEL "E2M/EC/ethToFifoData_7" BEL
        "E2M/EC/ethToFifoData_6" BEL "E2M/EC/ethToFifoData_5" BEL
        "E2M/EC/ethToFifoData_4" BEL "E2M/EC/ethToFifoData_3" BEL
        "E2M/EC/ethToFifoData_2" BEL "E2M/EC/ethToFifoData_1" BEL
        "E2M/EC/ethToFifoData_0" BEL "E2M/EC/ethToFifoAddress_6" BEL
        "E2M/EC/ethToFifoAddress_5" BEL "E2M/EC/ethToFifoAddress_4" BEL
        "E2M/EC/ethToFifoAddress_3" BEL "E2M/EC/ethToFifoAddress_2" BEL
        "E2M/EC/ethToFifoAddress_1" BEL "E2M/EC/ethToFifoAddress_0" BEL
        "E2M/EC/softResetHistory" BEL "E2M/EC/rx_header_buffer_len_8" BEL
        "E2M/EC/rx_header_buffer_len_9" BEL "E2M/EC/rx_header_buffer_len_10"
        BEL "E2M/EC/rx_header_buffer_len_11" BEL
        "E2M/EC/rx_header_buffer_len_12" BEL "E2M/EC/rx_header_buffer_len_14"
        BEL "E2M/EC/rx_header_buffer_len_15" BEL
        "E2M/EC/rx_header_buffer_len_13" BEL
        "E2M/EC/userRunClearToggleControllerSide_1" BEL
        "E2M/EC/userRunClearToggleControllerSide_0" BEL
        "E2M/EC/rx_header_buffer_len_0" BEL "E2M/EC/rx_header_buffer_len_1"
        BEL "E2M/EC/rx_header_buffer_len_2" BEL
        "E2M/EC/rx_header_buffer_len_3" BEL "E2M/EC/rx_header_buffer_len_4"
        BEL "E2M/EC/rx_header_buffer_len_5" BEL
        "E2M/EC/rx_header_buffer_len_7" BEL "E2M/EC/rx_header_buffer_len_6"
        BEL "E2M/EC/rx_SA_reg_value_15" BEL "E2M/EC/rx_SA_reg_value_14" BEL
        "E2M/EC/rx_SA_reg_value_13" BEL "E2M/EC/rx_SA_reg_value_12" BEL
        "E2M/EC/rx_SA_reg_value_11" BEL "E2M/EC/rx_SA_reg_value_10" BEL
        "E2M/EC/rx_SA_reg_value_9" BEL "E2M/EC/rx_SA_reg_value_8" BEL
        "E2M/EC/rx_SA_reg_value_7" BEL "E2M/EC/rx_SA_reg_value_6" BEL
        "E2M/EC/rx_SA_reg_value_5" BEL "E2M/EC/rx_SA_reg_value_4" BEL
        "E2M/EC/rx_SA_reg_value_3" BEL "E2M/EC/rx_SA_reg_value_2" BEL
        "E2M/EC/rx_SA_reg_value_1" BEL "E2M/EC/rx_SA_reg_value_0" BEL
        "E2M/EC/ethToFifoCommand_1" BEL "E2M/EC/ethToFifoCommand_0" BEL
        "E2M/EC/resetControllerClockDomain" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_ovflow_dst_rdy" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_expire" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_src_rdy_n_int" BEL
        "E2M/EC/tx_readback_after_execute" BEL "E2M/EC/executeAfterReceive"
        BEL "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_tran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_eof_n_int" BEL
        "E2M/EC/tx_ll_eof_out" BEL "E2M/EC/register32InternalWriteEnable" BEL
        "E2M/EC/resetMaxOutputAddress" BEL "E2M/EC/softReset" BEL
        "E2M/EC/fifoToEthRead" BEL "E2M/EC/ethToFifoWrite" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_state_FSM_FFd7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_eof_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_sof_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_fifo_full" BEL
        "E2M/EC/softResetToggle" BEL "E2M/EC/userRunRegisterSetToggle" BEL
        "E2M/EC/userRunRegisterControllerSide" BEL "E2M/EC/rx_ll_dst_rdy_out"
        BEL "E2M/EC/rx_state_FSM_FFd2" BEL "E2M/EC/rx_state_FSM_FFd4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_data_out_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_data_out_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_rd_valid_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_valid_pipe_1" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1_pins<69>" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1_pins<61>" PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<64>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<65>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<62>"
        PIN "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<65>" PIN
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<64>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<63>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<62>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<65>" PIN
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/ramgen_pins<64>" BEL
        "bufCLK_125";
PIN E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<18> = BEL
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac" PINNAME
        CLIENTEMACRXCLIENTCLKIN;
PIN E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<180> =
        BEL "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac"
        PINNAME PHYEMACRXCLK;
PIN E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<63> = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen" PINNAME CLKARDCLKU;
PIN E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<62> = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen" PINNAME CLKARDCLKL;
TIMEGRP phy_clk_rx = PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<18>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<180>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<18>"
        PIN
        "E2M/emac_ll/emac_single_block_inst/emac_single_inst/v6_emac_pins<180>"
        BEL "E2M/emac_ll/rx_data_r_7" BEL "E2M/emac_ll/rx_data_r_6" BEL
        "E2M/emac_ll/rx_data_r_5" BEL "E2M/emac_ll/rx_data_r_4" BEL
        "E2M/emac_ll/rx_data_r_3" BEL "E2M/emac_ll/rx_data_r_2" BEL
        "E2M/emac_ll/rx_data_r_1" BEL "E2M/emac_ll/rx_data_r_0" BEL
        "E2M/emac_ll/rx_good_frame_r" BEL "E2M/emac_ll/rx_data_valid_r" BEL
        "E2M/emac_ll/rx_bad_frame_r" BEL "E2M/emac_ll/rx_reset_i" BEL
        "E2M/emac_ll/rx_pre_reset_i_5" BEL "E2M/emac_ll/rx_pre_reset_i_4" BEL
        "E2M/emac_ll/rx_pre_reset_i_3" BEL "E2M/emac_ll/rx_pre_reset_i_2" BEL
        "E2M/emac_ll/rx_pre_reset_i_1" BEL "E2M/emac_ll/rx_pre_reset_i_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_addr_diff_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_start_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_dv_pipe_1" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_7" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_6" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_5" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_4" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_3" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_2" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_1" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RXD_TO_MAC_0" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RX_ER_TO_MAC" BEL
        "E2M/emac_ll/emac_single_block_inst/gmii/RX_DV_TO_MAC" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_state_FSM_FFd2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_eof_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_fifo_full" BEL
        "GMII_RX_CLK_0_BUFGP/BUFG" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_data_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_data_bram_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_bf_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_bf_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/Mshreg_wr_gf_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_gf_pipe_1" PIN
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<63>" PIN
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/ramgen_pins<62>";
TIMEGRP tx_metastable = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_col_window_pipe_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/frame_in_fifo" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_tran_frame_tog";
TIMEGRP tx_addr_wr = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_rd_addr_0";
TIMEGRP tx_fifo_rd_to_wr = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_txfer_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_col_window_pipe_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_retran_frame_tog" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_tran_frame_tog";
TIMEGRP tx_addr_rd = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_11" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_10" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_9" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_8" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_7" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_6" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_5" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_4" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_3" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_2" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_1" BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/rd_addr_txfer_0";
TIMEGRP tx_fifo_wr_to_rd = BEL
        "E2M/emac_ll/client_side_FIFO/tx_fifo_i/wr_frame_in_fifo";
TIMEGRP rx_metastable = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_rd_addr_gray_sync_0" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_store_frame_tog";
TIMEGRP rx_fifo_rd_to_wr = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_11" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_10" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_9" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_8" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_7" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_6" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_5" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_4" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_3" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_2" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_1" BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/rd_addr_gray_0";
PIN E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1_pins<67> = BEL
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1" PINNAME WRCLK;
TIMEGRP sysACE_clk_o = BEL "E2M/EC/sysACECounter_2" BEL
        "E2M/EC/sysACECounter_1" BEL "E2M/EC/sysACECounter_0" BEL
        "E2M/EC/sysACE_MPDATA_In_15" BEL "E2M/EC/sysACE_MPDATA_In_14" BEL
        "E2M/EC/sysACE_MPDATA_In_13" BEL "E2M/EC/sysACE_MPDATA_In_12" BEL
        "E2M/EC/sysACE_MPDATA_In_11" BEL "E2M/EC/sysACE_MPDATA_In_10" BEL
        "E2M/EC/sysACE_MPDATA_In_9" BEL "E2M/EC/sysACE_MPDATA_In_8" BEL
        "E2M/EC/sysACE_MPDATA_In_7" BEL "E2M/EC/sysACE_MPDATA_In_6" BEL
        "E2M/EC/sysACE_MPDATA_In_5" BEL "E2M/EC/sysACE_MPDATA_In_4" BEL
        "E2M/EC/sysACE_MPDATA_In_3" BEL "E2M/EC/sysACE_MPDATA_In_2" BEL
        "E2M/EC/sysACE_MPDATA_In_1" BEL "E2M/EC/sysACE_MPDATA_In_0" BEL
        "E2M/EC/sysACE_MPADD_6" BEL "E2M/EC/sysACE_MPADD_5" BEL
        "E2M/EC/sysACE_MPADD_4" BEL "E2M/EC/sysACE_MPADD_3" BEL
        "E2M/EC/sysACE_MPADD_2" BEL "E2M/EC/sysACE_MPADD_1" BEL
        "E2M/EC/sysACE_MPADD_0" BEL "E2M/EC/sysACEToFifoWrite" BEL
        "E2M/EC/fifoToSysACERead" BEL "E2M/EC/sysACE_MPOE" BEL
        "E2M/EC/sysACE_MPWE" BEL "E2M/EC/sysACE_state_FSM_FFd1" BEL
        "E2M/EC/sysACE_state_FSM_FFd2" PIN
        "E2M/EC/EthToSysACEFifo/FIFO18_inst/FIFO18E1_pins<63>" PIN
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1_pins<67>";
TIMEGRP tx_max_output_target = BEL "E2M/EC/tx_state_FSM_FFd1" BEL
        "E2M/EC/tx_state_FSM_FFd2" BEL "E2M/EC/tx_header_buffer_dest_add_47"
        BEL "E2M/EC/tx_header_buffer_dest_add_46" BEL
        "E2M/EC/tx_header_buffer_dest_add_45" BEL
        "E2M/EC/tx_header_buffer_dest_add_44" BEL
        "E2M/EC/tx_header_buffer_dest_add_43" BEL
        "E2M/EC/tx_header_buffer_dest_add_42" BEL
        "E2M/EC/tx_header_buffer_dest_add_41" BEL
        "E2M/EC/tx_header_buffer_dest_add_40" BEL
        "E2M/EC/tx_header_buffer_dest_add_39" BEL
        "E2M/EC/tx_header_buffer_dest_add_38" BEL
        "E2M/EC/tx_header_buffer_dest_add_37" BEL
        "E2M/EC/tx_header_buffer_dest_add_36" BEL
        "E2M/EC/tx_header_buffer_dest_add_35" BEL
        "E2M/EC/tx_header_buffer_dest_add_34" BEL
        "E2M/EC/tx_header_buffer_dest_add_33" BEL
        "E2M/EC/tx_header_buffer_dest_add_32" BEL
        "E2M/EC/tx_header_buffer_dest_add_31" BEL
        "E2M/EC/tx_header_buffer_dest_add_30" BEL
        "E2M/EC/tx_header_buffer_dest_add_29" BEL
        "E2M/EC/tx_header_buffer_dest_add_28" BEL
        "E2M/EC/tx_header_buffer_dest_add_27" BEL
        "E2M/EC/tx_header_buffer_dest_add_26" BEL
        "E2M/EC/tx_header_buffer_dest_add_25" BEL
        "E2M/EC/tx_header_buffer_dest_add_24" BEL
        "E2M/EC/tx_header_buffer_dest_add_23" BEL
        "E2M/EC/tx_header_buffer_dest_add_22" BEL
        "E2M/EC/tx_header_buffer_dest_add_21" BEL
        "E2M/EC/tx_header_buffer_dest_add_20" BEL
        "E2M/EC/tx_header_buffer_dest_add_19" BEL
        "E2M/EC/tx_header_buffer_dest_add_18" BEL
        "E2M/EC/tx_header_buffer_dest_add_17" BEL
        "E2M/EC/tx_header_buffer_dest_add_16" BEL
        "E2M/EC/tx_header_buffer_dest_add_15" BEL
        "E2M/EC/tx_header_buffer_dest_add_14" BEL
        "E2M/EC/tx_header_buffer_dest_add_13" BEL
        "E2M/EC/tx_header_buffer_dest_add_12" BEL
        "E2M/EC/tx_header_buffer_dest_add_11" BEL
        "E2M/EC/tx_header_buffer_dest_add_10" BEL
        "E2M/EC/tx_header_buffer_dest_add_9" BEL
        "E2M/EC/tx_header_buffer_dest_add_8" BEL
        "E2M/EC/tx_header_buffer_dest_add_7" BEL
        "E2M/EC/tx_header_buffer_dest_add_6" BEL
        "E2M/EC/tx_header_buffer_dest_add_5" BEL
        "E2M/EC/tx_header_buffer_dest_add_4" BEL
        "E2M/EC/tx_header_buffer_dest_add_3" BEL
        "E2M/EC/tx_header_buffer_dest_add_2" BEL
        "E2M/EC/tx_header_buffer_dest_add_1" BEL
        "E2M/EC/tx_header_buffer_dest_add_0" BEL
        "E2M/EC/tx_header_buffer_src_add_47" BEL
        "E2M/EC/tx_header_buffer_src_add_46" BEL
        "E2M/EC/tx_header_buffer_src_add_45" BEL
        "E2M/EC/tx_header_buffer_src_add_44" BEL
        "E2M/EC/tx_header_buffer_src_add_43" BEL
        "E2M/EC/tx_header_buffer_src_add_42" BEL
        "E2M/EC/tx_header_buffer_src_add_41" BEL
        "E2M/EC/tx_header_buffer_src_add_40" BEL
        "E2M/EC/tx_header_buffer_src_add_39" BEL
        "E2M/EC/tx_header_buffer_src_add_38" BEL
        "E2M/EC/tx_header_buffer_src_add_37" BEL
        "E2M/EC/tx_header_buffer_src_add_36" BEL
        "E2M/EC/tx_header_buffer_src_add_35" BEL
        "E2M/EC/tx_header_buffer_src_add_34" BEL
        "E2M/EC/tx_header_buffer_src_add_33" BEL
        "E2M/EC/tx_header_buffer_src_add_32" BEL
        "E2M/EC/tx_header_buffer_src_add_31" BEL
        "E2M/EC/tx_header_buffer_src_add_30" BEL
        "E2M/EC/tx_header_buffer_src_add_29" BEL
        "E2M/EC/tx_header_buffer_src_add_28" BEL
        "E2M/EC/tx_header_buffer_src_add_27" BEL
        "E2M/EC/tx_header_buffer_src_add_26" BEL
        "E2M/EC/tx_header_buffer_src_add_25" BEL
        "E2M/EC/tx_header_buffer_src_add_24" BEL
        "E2M/EC/tx_header_buffer_src_add_23" BEL
        "E2M/EC/tx_header_buffer_src_add_22" BEL
        "E2M/EC/tx_header_buffer_src_add_21" BEL
        "E2M/EC/tx_header_buffer_src_add_20" BEL
        "E2M/EC/tx_header_buffer_src_add_19" BEL
        "E2M/EC/tx_header_buffer_src_add_18" BEL
        "E2M/EC/tx_header_buffer_src_add_17" BEL
        "E2M/EC/tx_header_buffer_src_add_16" BEL
        "E2M/EC/tx_header_buffer_src_add_15" BEL
        "E2M/EC/tx_header_buffer_src_add_14" BEL
        "E2M/EC/tx_header_buffer_src_add_13" BEL
        "E2M/EC/tx_header_buffer_src_add_12" BEL
        "E2M/EC/tx_header_buffer_src_add_11" BEL
        "E2M/EC/tx_header_buffer_src_add_10" BEL
        "E2M/EC/tx_header_buffer_src_add_9" BEL
        "E2M/EC/tx_header_buffer_src_add_8" BEL
        "E2M/EC/tx_header_buffer_src_add_7" BEL
        "E2M/EC/tx_header_buffer_src_add_6" BEL
        "E2M/EC/tx_header_buffer_src_add_5" BEL
        "E2M/EC/tx_header_buffer_src_add_4" BEL
        "E2M/EC/tx_header_buffer_src_add_3" BEL
        "E2M/EC/tx_header_buffer_src_add_2" BEL
        "E2M/EC/tx_header_buffer_src_add_1" BEL
        "E2M/EC/tx_header_buffer_src_add_0" BEL
        "E2M/EC/tx_header_buffer_len_15" BEL "E2M/EC/tx_header_buffer_len_14"
        BEL "E2M/EC/tx_header_buffer_len_13" BEL
        "E2M/EC/tx_header_buffer_len_12" BEL "E2M/EC/tx_header_buffer_len_11"
        BEL "E2M/EC/tx_header_buffer_len_10" BEL
        "E2M/EC/tx_header_buffer_len_9" BEL "E2M/EC/tx_header_buffer_len_8"
        BEL "E2M/EC/tx_header_buffer_len_7" BEL
        "E2M/EC/tx_header_buffer_len_6" BEL "E2M/EC/tx_header_buffer_len_5"
        BEL "E2M/EC/tx_header_buffer_len_4" BEL
        "E2M/EC/tx_header_buffer_len_3" BEL "E2M/EC/tx_header_buffer_len_2"
        BEL "E2M/EC/tx_header_buffer_len_1" BEL
        "E2M/EC/tx_header_buffer_len_0" BEL "E2M/EC/tx_packet_payload_71" BEL
        "E2M/EC/tx_packet_payload_70" BEL "E2M/EC/tx_packet_payload_69" BEL
        "E2M/EC/tx_packet_payload_68" BEL "E2M/EC/tx_packet_payload_67" BEL
        "E2M/EC/tx_packet_payload_66" BEL "E2M/EC/tx_packet_payload_65" BEL
        "E2M/EC/tx_packet_payload_64" BEL "E2M/EC/tx_packet_payload_63" BEL
        "E2M/EC/tx_packet_payload_62" BEL "E2M/EC/tx_packet_payload_61" BEL
        "E2M/EC/tx_packet_payload_60" BEL "E2M/EC/tx_packet_payload_59" BEL
        "E2M/EC/tx_packet_payload_58" BEL "E2M/EC/tx_packet_payload_57" BEL
        "E2M/EC/tx_packet_payload_56" BEL "E2M/EC/tx_packet_payload_55" BEL
        "E2M/EC/tx_packet_payload_54" BEL "E2M/EC/tx_packet_payload_53" BEL
        "E2M/EC/tx_packet_payload_52" BEL "E2M/EC/tx_packet_payload_51" BEL
        "E2M/EC/tx_packet_payload_50" BEL "E2M/EC/tx_packet_payload_49" BEL
        "E2M/EC/tx_packet_payload_48" BEL "E2M/EC/tx_packet_payload_47" BEL
        "E2M/EC/tx_packet_payload_46" BEL "E2M/EC/tx_packet_payload_45" BEL
        "E2M/EC/tx_packet_payload_44" BEL "E2M/EC/tx_packet_payload_43" BEL
        "E2M/EC/tx_packet_payload_42" BEL "E2M/EC/tx_packet_payload_41" BEL
        "E2M/EC/tx_packet_payload_40" BEL "E2M/EC/tx_packet_payload_39" BEL
        "E2M/EC/tx_packet_payload_38" BEL "E2M/EC/tx_packet_payload_37" BEL
        "E2M/EC/tx_packet_payload_36" BEL "E2M/EC/tx_packet_payload_35" BEL
        "E2M/EC/tx_packet_payload_34" BEL "E2M/EC/tx_packet_payload_33" BEL
        "E2M/EC/tx_packet_payload_32" BEL "E2M/EC/tx_packet_payload_31" BEL
        "E2M/EC/tx_packet_payload_30" BEL "E2M/EC/tx_packet_payload_29" BEL
        "E2M/EC/tx_packet_payload_28" BEL "E2M/EC/tx_packet_payload_27" BEL
        "E2M/EC/tx_packet_payload_26" BEL "E2M/EC/tx_packet_payload_25" BEL
        "E2M/EC/tx_packet_payload_24" BEL "E2M/EC/tx_packet_payload_23" BEL
        "E2M/EC/tx_packet_payload_22" BEL "E2M/EC/tx_packet_payload_21" BEL
        "E2M/EC/tx_packet_payload_20" BEL "E2M/EC/tx_packet_payload_19" BEL
        "E2M/EC/tx_packet_payload_18" BEL "E2M/EC/tx_packet_payload_17" BEL
        "E2M/EC/tx_packet_payload_16" BEL "E2M/EC/tx_packet_payload_15" BEL
        "E2M/EC/tx_packet_payload_14" BEL "E2M/EC/tx_packet_payload_13" BEL
        "E2M/EC/tx_packet_payload_12" BEL "E2M/EC/tx_packet_payload_11" BEL
        "E2M/EC/tx_packet_payload_10" BEL "E2M/EC/tx_packet_payload_9" BEL
        "E2M/EC/tx_packet_payload_8" BEL "E2M/EC/tx_packet_payload_7" BEL
        "E2M/EC/tx_packet_payload_6" BEL "E2M/EC/tx_packet_payload_5" BEL
        "E2M/EC/tx_packet_payload_4" BEL "E2M/EC/tx_packet_payload_3" BEL
        "E2M/EC/tx_packet_payload_2" BEL "E2M/EC/tx_packet_payload_1" BEL
        "E2M/EC/tx_packet_payload_0" BEL "E2M/EC/oldReadAddress_12" BEL
        "E2M/EC/oldReadAddress_11" BEL "E2M/EC/oldReadAddress_10" BEL
        "E2M/EC/oldReadAddress_9" BEL "E2M/EC/oldReadAddress_8" BEL
        "E2M/EC/oldReadAddress_7" BEL "E2M/EC/oldReadAddress_6" BEL
        "E2M/EC/oldReadAddress_5" BEL "E2M/EC/oldReadAddress_4" BEL
        "E2M/EC/oldReadAddress_3" BEL "E2M/EC/oldReadAddress_2" BEL
        "E2M/EC/oldReadAddress_1" BEL "E2M/EC/oldReadAddress_0" BEL
        "E2M/EC/tx_curr_mem_address_31" BEL "E2M/EC/tx_curr_mem_address_30"
        BEL "E2M/EC/tx_curr_mem_address_29" BEL
        "E2M/EC/tx_curr_mem_address_28" BEL "E2M/EC/tx_curr_mem_address_27"
        BEL "E2M/EC/tx_curr_mem_address_26" BEL
        "E2M/EC/tx_curr_mem_address_25" BEL "E2M/EC/tx_curr_mem_address_24"
        BEL "E2M/EC/tx_curr_mem_address_23" BEL
        "E2M/EC/tx_curr_mem_address_22" BEL "E2M/EC/tx_curr_mem_address_21"
        BEL "E2M/EC/tx_curr_mem_address_20" BEL
        "E2M/EC/tx_curr_mem_address_19" BEL "E2M/EC/tx_curr_mem_address_18"
        BEL "E2M/EC/tx_curr_mem_address_17" BEL
        "E2M/EC/tx_curr_mem_address_16" BEL "E2M/EC/tx_curr_mem_address_15"
        BEL "E2M/EC/tx_curr_mem_address_14" BEL
        "E2M/EC/tx_curr_mem_address_13" BEL "E2M/EC/tx_curr_mem_address_12"
        BEL "E2M/EC/tx_curr_mem_address_11" BEL
        "E2M/EC/tx_curr_mem_address_10" BEL "E2M/EC/tx_curr_mem_address_9" BEL
        "E2M/EC/tx_curr_mem_address_8" BEL "E2M/EC/tx_curr_mem_address_7" BEL
        "E2M/EC/tx_curr_mem_address_6" BEL "E2M/EC/tx_curr_mem_address_5" BEL
        "E2M/EC/tx_curr_mem_address_4" BEL "E2M/EC/tx_curr_mem_address_3" BEL
        "E2M/EC/tx_curr_mem_address_2" BEL "E2M/EC/tx_curr_mem_address_1" BEL
        "E2M/EC/tx_curr_mem_address_0" BEL "E2M/EC/tx_ll_src_rdy_out" BEL
        "E2M/EC/tx_curr_bytes_left_31" BEL "E2M/EC/tx_curr_bytes_left_30" BEL
        "E2M/EC/tx_curr_bytes_left_29" BEL "E2M/EC/tx_curr_bytes_left_28" BEL
        "E2M/EC/tx_curr_bytes_left_27" BEL "E2M/EC/tx_curr_bytes_left_26" BEL
        "E2M/EC/tx_curr_bytes_left_25" BEL "E2M/EC/tx_curr_bytes_left_24" BEL
        "E2M/EC/tx_curr_bytes_left_23" BEL "E2M/EC/tx_curr_bytes_left_22" BEL
        "E2M/EC/tx_curr_bytes_left_21" BEL "E2M/EC/tx_curr_bytes_left_20" BEL
        "E2M/EC/tx_curr_bytes_left_19" BEL "E2M/EC/tx_curr_bytes_left_18" BEL
        "E2M/EC/tx_curr_bytes_left_17" BEL "E2M/EC/tx_curr_bytes_left_16" BEL
        "E2M/EC/tx_curr_bytes_left_15" BEL "E2M/EC/tx_curr_bytes_left_14" BEL
        "E2M/EC/tx_curr_bytes_left_13" BEL "E2M/EC/tx_curr_bytes_left_12" BEL
        "E2M/EC/tx_curr_bytes_left_11" BEL "E2M/EC/tx_curr_bytes_left_10" BEL
        "E2M/EC/tx_curr_bytes_left_9" BEL "E2M/EC/tx_curr_bytes_left_8" BEL
        "E2M/EC/tx_curr_bytes_left_7" BEL "E2M/EC/tx_curr_bytes_left_6" BEL
        "E2M/EC/tx_curr_bytes_left_5" BEL "E2M/EC/tx_curr_bytes_left_4" BEL
        "E2M/EC/tx_curr_bytes_left_3" BEL "E2M/EC/tx_curr_bytes_left_2" BEL
        "E2M/EC/tx_curr_bytes_left_1" BEL "E2M/EC/tx_curr_bytes_left_0" BEL
        "E2M/EC/rx_mem_address_31" BEL "E2M/EC/rx_mem_address_30" BEL
        "E2M/EC/rx_mem_address_29" BEL "E2M/EC/rx_mem_address_28" BEL
        "E2M/EC/rx_mem_address_27" BEL "E2M/EC/rx_mem_address_26" BEL
        "E2M/EC/rx_mem_address_25" BEL "E2M/EC/rx_mem_address_24" BEL
        "E2M/EC/rx_mem_address_23" BEL "E2M/EC/rx_mem_address_22" BEL
        "E2M/EC/rx_mem_address_21" BEL "E2M/EC/rx_mem_address_20" BEL
        "E2M/EC/rx_mem_address_19" BEL "E2M/EC/rx_mem_address_18" BEL
        "E2M/EC/rx_mem_address_17" BEL "E2M/EC/rx_mem_address_16" BEL
        "E2M/EC/rx_mem_address_15" BEL "E2M/EC/rx_mem_address_14" BEL
        "E2M/EC/rx_mem_address_13" BEL "E2M/EC/rx_mem_address_12" BEL
        "E2M/EC/rx_mem_address_11" BEL "E2M/EC/rx_mem_address_10" BEL
        "E2M/EC/rx_mem_address_9" BEL "E2M/EC/rx_mem_address_8" BEL
        "E2M/EC/rx_mem_address_7" BEL "E2M/EC/rx_mem_address_6" BEL
        "E2M/EC/rx_mem_address_5" BEL "E2M/EC/rx_mem_address_4" BEL
        "E2M/EC/rx_mem_address_3" BEL "E2M/EC/rx_mem_address_2" BEL
        "E2M/EC/rx_mem_address_1" BEL "E2M/EC/rx_mem_address_0" BEL
        "E2M/EC/rx_error_status_2" BEL "E2M/EC/rx_mem_length_31" BEL
        "E2M/EC/rx_mem_length_30" BEL "E2M/EC/rx_mem_length_29" BEL
        "E2M/EC/rx_mem_length_28" BEL "E2M/EC/rx_mem_length_27" BEL
        "E2M/EC/rx_mem_length_26" BEL "E2M/EC/rx_mem_length_25" BEL
        "E2M/EC/rx_mem_length_24" BEL "E2M/EC/rx_mem_length_23" BEL
        "E2M/EC/rx_mem_length_22" BEL "E2M/EC/rx_mem_length_21" BEL
        "E2M/EC/rx_mem_length_20" BEL "E2M/EC/rx_mem_length_19" BEL
        "E2M/EC/rx_mem_length_18" BEL "E2M/EC/rx_mem_length_17" BEL
        "E2M/EC/rx_mem_length_16" BEL "E2M/EC/rx_mem_length_15" BEL
        "E2M/EC/rx_mem_length_14" BEL "E2M/EC/rx_mem_length_13" BEL
        "E2M/EC/rx_mem_length_12" BEL "E2M/EC/rx_mem_length_11" BEL
        "E2M/EC/rx_mem_length_10" BEL "E2M/EC/rx_mem_length_9" BEL
        "E2M/EC/rx_mem_length_8" BEL "E2M/EC/rx_mem_length_7" BEL
        "E2M/EC/rx_mem_length_6" BEL "E2M/EC/rx_mem_length_5" BEL
        "E2M/EC/rx_mem_length_4" BEL "E2M/EC/rx_mem_length_3" BEL
        "E2M/EC/rx_mem_length_2" BEL "E2M/EC/rx_mem_length_1" BEL
        "E2M/EC/rx_mem_length_0" BEL "E2M/EC/tx_header_counter_4" BEL
        "E2M/EC/tx_header_counter_3" BEL "E2M/EC/tx_header_counter_2" BEL
        "E2M/EC/tx_header_counter_1" BEL "E2M/EC/tx_header_counter_0" BEL
        "E2M/EC/tx_ll_sof_out" BEL "E2M/EC/tx_read_len_15" BEL
        "E2M/EC/tx_read_len_14" BEL "E2M/EC/tx_read_len_13" BEL
        "E2M/EC/tx_read_len_12" BEL "E2M/EC/tx_read_len_11" BEL
        "E2M/EC/tx_read_len_10" BEL "E2M/EC/tx_read_len_9" BEL
        "E2M/EC/tx_read_len_8" BEL "E2M/EC/tx_read_len_7" BEL
        "E2M/EC/tx_read_len_6" BEL "E2M/EC/tx_read_len_5" BEL
        "E2M/EC/tx_read_len_4" BEL "E2M/EC/tx_read_len_3" BEL
        "E2M/EC/tx_read_len_2" BEL "E2M/EC/tx_read_len_1" BEL
        "E2M/EC/tx_read_len_0" BEL "E2M/EC/tx_ll_eof_out" BEL
        "E2M/EC/register32InternalWriteEnable";
TIMEGRP tx_max_output = BEL "E2M/EC/tx_header_buffer_len_14" BEL
        "E2M/EC/tx_header_buffer_len_13" BEL "E2M/EC/tx_header_buffer_len_12"
        BEL "E2M/EC/tx_header_buffer_len_11" BEL
        "E2M/EC/tx_header_buffer_len_10" BEL "E2M/EC/tx_header_buffer_len_9"
        BEL "E2M/EC/tx_header_buffer_len_8" BEL
        "E2M/EC/tx_header_buffer_len_7" BEL "E2M/EC/tx_header_buffer_len_6"
        BEL "E2M/EC/tx_header_buffer_len_5" BEL
        "E2M/EC/tx_header_buffer_len_4" BEL "E2M/EC/tx_header_buffer_len_3"
        BEL "E2M/EC/tx_header_buffer_len_2" BEL
        "E2M/EC/tx_header_buffer_len_1" BEL "E2M/EC/tx_header_buffer_len_0"
        BEL "E2M/EC/tx_packet_payload_13" BEL "E2M/EC/tx_packet_payload_12"
        BEL "E2M/EC/tx_packet_payload_11" BEL "E2M/EC/tx_packet_payload_10"
        BEL "E2M/EC/tx_packet_payload_9" BEL "E2M/EC/tx_packet_payload_8" BEL
        "E2M/EC/tx_packet_payload_7" BEL "E2M/EC/tx_packet_payload_6" BEL
        "E2M/EC/tx_packet_payload_5" BEL "E2M/EC/tx_packet_payload_4" BEL
        "E2M/EC/tx_packet_payload_3" BEL "E2M/EC/tx_packet_payload_2" BEL
        "E2M/EC/tx_packet_payload_1" BEL "E2M/EC/tx_packet_payload_0" BEL
        "E2M/EC/tx_curr_bytes_left_13" BEL "E2M/EC/tx_curr_bytes_left_12" BEL
        "E2M/EC/tx_curr_bytes_left_11" BEL "E2M/EC/tx_curr_bytes_left_10" BEL
        "E2M/EC/tx_curr_bytes_left_9" BEL "E2M/EC/tx_curr_bytes_left_8" BEL
        "E2M/EC/tx_curr_bytes_left_7" BEL "E2M/EC/tx_curr_bytes_left_6" BEL
        "E2M/EC/tx_curr_bytes_left_5" BEL "E2M/EC/tx_curr_bytes_left_4" BEL
        "E2M/EC/tx_curr_bytes_left_3" BEL "E2M/EC/tx_curr_bytes_left_2" BEL
        "E2M/EC/tx_curr_bytes_left_1" BEL "E2M/EC/tx_curr_bytes_left_0" BEL
        "E2M/EC/tx_read_len_10" BEL "E2M/EC/tx_read_len_9" BEL
        "E2M/EC/tx_read_len_8" BEL "E2M/EC/tx_read_len_7" BEL
        "E2M/EC/tx_read_len_6" BEL "E2M/EC/tx_read_len_5" BEL
        "E2M/EC/tx_read_len_4" BEL "E2M/EC/tx_read_len_3" BEL
        "E2M/EC/tx_read_len_2" BEL "E2M/EC/tx_read_len_1" BEL
        "E2M/EC/tx_read_len_0" BEL "E2M/EC/tx_max_output_address_12" BEL
        "E2M/EC/tx_max_output_address_11" BEL
        "E2M/EC/tx_max_output_address_10" BEL "E2M/EC/tx_max_output_address_9"
        BEL "E2M/EC/tx_max_output_address_8" BEL
        "E2M/EC/tx_max_output_address_7" BEL "E2M/EC/tx_max_output_address_6"
        BEL "E2M/EC/tx_max_output_address_5" BEL
        "E2M/EC/tx_max_output_address_4" BEL "E2M/EC/tx_max_output_address_3"
        BEL "E2M/EC/tx_max_output_address_2" BEL
        "E2M/EC/tx_max_output_address_1" BEL "E2M/EC/tx_max_output_address_0";
TIMEGRP clk_user_interface = BEL "E2M/EC/tx_max_output_address_12" BEL
        "E2M/EC/tx_max_output_address_11" BEL
        "E2M/EC/tx_max_output_address_10" BEL "E2M/EC/tx_max_output_address_9"
        BEL "E2M/EC/tx_max_output_address_8" BEL
        "E2M/EC/tx_max_output_address_7" BEL "E2M/EC/tx_max_output_address_6"
        BEL "E2M/EC/tx_max_output_address_5" BEL
        "E2M/EC/tx_max_output_address_4" BEL "E2M/EC/tx_max_output_address_3"
        BEL "E2M/EC/tx_max_output_address_2" BEL
        "E2M/EC/tx_max_output_address_1" BEL "E2M/EC/tx_max_output_address_0"
        BEL "E2M/EC/softResetToggleUserSide_1" BEL
        "E2M/EC/softResetToggleUserSide_0" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_1" BEL
        "E2M/EC/userRunRegisterSetToggleUserSide_0" BEL
        "E2M/EC/register32ReadDataValid" BEL
        "E2M/EC/inputMemoryReadDataValidPipeline_1" BEL
        "E2M/EC/inputMemoryReadDataValidPipeline_0" BEL
        "E2M/EC/userRunClearHistory" BEL "E2M/EC/resetUserClockDomain" BEL
        "tm/register32Address_7" BEL "tm/register32Address_6" BEL
        "tm/register32Address_5" BEL "tm/register32Address_4" BEL
        "tm/register32Address_3" BEL "tm/register32Address_2" BEL
        "tm/register32Address_1" BEL "tm/register32Address_0" BEL
        "tm/currState_FSM_FFd1" BEL "tm/currState_FSM_FFd2" BEL
        "tm/currState_FSM_FFd3" BEL "tm/inputMemoryReadAdd_16" BEL
        "tm/inputMemoryReadAdd_15" BEL "tm/inputMemoryReadAdd_14" BEL
        "tm/inputMemoryReadAdd_13" BEL "tm/inputMemoryReadAdd_12" BEL
        "tm/inputMemoryReadAdd_11" BEL "tm/inputMemoryReadAdd_10" BEL
        "tm/inputMemoryReadAdd_9" BEL "tm/inputMemoryReadAdd_8" BEL
        "tm/inputMemoryReadAdd_7" BEL "tm/inputMemoryReadAdd_6" BEL
        "tm/inputMemoryReadAdd_5" BEL "tm/inputMemoryReadAdd_4" BEL
        "tm/inputMemoryReadAdd_3" BEL "tm/inputMemoryReadAdd_2" BEL
        "tm/inputMemoryReadAdd_1" BEL "tm/inputMemoryReadAdd_0" BEL
        "tm/outputMemoryWriteData_7" BEL "tm/outputMemoryWriteData_6" BEL
        "tm/outputMemoryWriteData_5" BEL "tm/outputMemoryWriteData_4" BEL
        "tm/outputMemoryWriteData_3" BEL "tm/outputMemoryWriteData_2" BEL
        "tm/outputMemoryWriteData_1" BEL "tm/outputMemoryWriteData_0" BEL
        "tm/outputMemoryWriteAdd_12" BEL "tm/outputMemoryWriteAdd_11" BEL
        "tm/outputMemoryWriteAdd_10" BEL "tm/outputMemoryWriteAdd_9" BEL
        "tm/outputMemoryWriteAdd_8" BEL "tm/outputMemoryWriteAdd_7" BEL
        "tm/outputMemoryWriteAdd_6" BEL "tm/outputMemoryWriteAdd_5" BEL
        "tm/outputMemoryWriteAdd_4" BEL "tm/outputMemoryWriteAdd_3" BEL
        "tm/outputMemoryWriteAdd_2" BEL "tm/outputMemoryWriteAdd_1" BEL
        "tm/outputMemoryWriteAdd_0" BEL "tm/memCount_5" BEL "tm/memCount_4"
        BEL "tm/memCount_3" BEL "tm/memCount_2" BEL "tm/memCount_1" BEL
        "tm/memCount_0" BEL "tm/length_16" BEL "tm/length_15" BEL
        "tm/length_14" BEL "tm/length_13" BEL "tm/length_12" BEL
        "tm/length_11" BEL "tm/length_10" BEL "tm/length_9" BEL "tm/length_8"
        BEL "tm/length_7" BEL "tm/length_6" BEL "tm/length_5" BEL
        "tm/length_4" BEL "tm/length_3" BEL "tm/length_2" BEL "tm/length_1"
        BEL "tm/length_0" BEL "tm/challengeB_15_127" BEL
        "tm/challengeB_15_126" BEL "tm/challengeB_15_125" BEL
        "tm/challengeB_15_124" BEL "tm/challengeB_15_123" BEL
        "tm/challengeB_15_122" BEL "tm/challengeB_15_121" BEL
        "tm/challengeB_15_120" BEL "tm/challengeB_15_119" BEL
        "tm/challengeB_15_118" BEL "tm/challengeB_15_117" BEL
        "tm/challengeB_15_116" BEL "tm/challengeB_15_115" BEL
        "tm/challengeB_15_114" BEL "tm/challengeB_15_113" BEL
        "tm/challengeB_15_112" BEL "tm/challengeB_15_111" BEL
        "tm/challengeB_15_110" BEL "tm/challengeB_15_109" BEL
        "tm/challengeB_15_108" BEL "tm/challengeB_15_107" BEL
        "tm/challengeB_15_106" BEL "tm/challengeB_15_105" BEL
        "tm/challengeB_15_104" BEL "tm/challengeB_15_103" BEL
        "tm/challengeB_15_102" BEL "tm/challengeB_15_101" BEL
        "tm/challengeB_15_100" BEL "tm/challengeB_15_99" BEL
        "tm/challengeB_15_98" BEL "tm/challengeB_15_97" BEL
        "tm/challengeB_15_96" BEL "tm/challengeB_15_95" BEL
        "tm/challengeB_15_94" BEL "tm/challengeB_15_93" BEL
        "tm/challengeB_15_92" BEL "tm/challengeB_15_91" BEL
        "tm/challengeB_15_90" BEL "tm/challengeB_15_89" BEL
        "tm/challengeB_15_88" BEL "tm/challengeB_15_87" BEL
        "tm/challengeB_15_86" BEL "tm/challengeB_15_85" BEL
        "tm/challengeB_15_84" BEL "tm/challengeB_15_83" BEL
        "tm/challengeB_15_82" BEL "tm/challengeB_15_81" BEL
        "tm/challengeB_15_80" BEL "tm/challengeB_15_79" BEL
        "tm/challengeB_15_78" BEL "tm/challengeB_15_77" BEL
        "tm/challengeB_15_76" BEL "tm/challengeB_15_75" BEL
        "tm/challengeB_15_74" BEL "tm/challengeB_15_73" BEL
        "tm/challengeB_15_72" BEL "tm/challengeB_15_71" BEL
        "tm/challengeB_15_70" BEL "tm/challengeB_15_69" BEL
        "tm/challengeB_15_68" BEL "tm/challengeB_15_67" BEL
        "tm/challengeB_15_66" BEL "tm/challengeB_15_65" BEL
        "tm/challengeB_15_64" BEL "tm/challengeB_15_63" BEL
        "tm/challengeB_15_62" BEL "tm/challengeB_15_61" BEL
        "tm/challengeB_15_60" BEL "tm/challengeB_15_59" BEL
        "tm/challengeB_15_58" BEL "tm/challengeB_15_57" BEL
        "tm/challengeB_15_56" BEL "tm/challengeB_15_55" BEL
        "tm/challengeB_15_54" BEL "tm/challengeB_15_53" BEL
        "tm/challengeB_15_52" BEL "tm/challengeB_15_51" BEL
        "tm/challengeB_15_50" BEL "tm/challengeB_15_49" BEL
        "tm/challengeB_15_48" BEL "tm/challengeB_15_47" BEL
        "tm/challengeB_15_46" BEL "tm/challengeB_15_45" BEL
        "tm/challengeB_15_44" BEL "tm/challengeB_15_43" BEL
        "tm/challengeB_15_42" BEL "tm/challengeB_15_41" BEL
        "tm/challengeB_15_40" BEL "tm/challengeB_15_39" BEL
        "tm/challengeB_15_38" BEL "tm/challengeB_15_37" BEL
        "tm/challengeB_15_36" BEL "tm/challengeB_15_35" BEL
        "tm/challengeB_15_34" BEL "tm/challengeB_15_33" BEL
        "tm/challengeB_15_32" BEL "tm/challengeB_15_31" BEL
        "tm/challengeB_15_30" BEL "tm/challengeB_15_29" BEL
        "tm/challengeB_15_28" BEL "tm/challengeB_15_27" BEL
        "tm/challengeB_15_26" BEL "tm/challengeB_15_25" BEL
        "tm/challengeB_15_24" BEL "tm/challengeB_15_23" BEL
        "tm/challengeB_15_22" BEL "tm/challengeB_15_21" BEL
        "tm/challengeB_15_20" BEL "tm/challengeB_15_19" BEL
        "tm/challengeB_15_18" BEL "tm/challengeB_15_17" BEL
        "tm/challengeB_15_16" BEL "tm/challengeB_15_15" BEL
        "tm/challengeB_15_14" BEL "tm/challengeB_15_13" BEL
        "tm/challengeB_15_12" BEL "tm/challengeB_15_11" BEL
        "tm/challengeB_15_10" BEL "tm/challengeB_15_9" BEL
        "tm/challengeB_15_8" BEL "tm/challengeB_15_7" BEL "tm/challengeB_15_6"
        BEL "tm/challengeB_15_5" BEL "tm/challengeB_15_4" BEL
        "tm/challengeB_15_3" BEL "tm/challengeB_15_2" BEL "tm/challengeB_15_1"
        BEL "tm/challengeB_15_0" BEL "tm/challengeA_15_127" BEL
        "tm/challengeA_15_126" BEL "tm/challengeA_15_125" BEL
        "tm/challengeA_15_124" BEL "tm/challengeA_15_123" BEL
        "tm/challengeA_15_122" BEL "tm/challengeA_15_121" BEL
        "tm/challengeA_15_120" BEL "tm/challengeA_15_119" BEL
        "tm/challengeA_15_118" BEL "tm/challengeA_15_117" BEL
        "tm/challengeA_15_116" BEL "tm/challengeA_15_115" BEL
        "tm/challengeA_15_114" BEL "tm/challengeA_15_113" BEL
        "tm/challengeA_15_112" BEL "tm/challengeA_15_111" BEL
        "tm/challengeA_15_110" BEL "tm/challengeA_15_109" BEL
        "tm/challengeA_15_108" BEL "tm/challengeA_15_107" BEL
        "tm/challengeA_15_106" BEL "tm/challengeA_15_105" BEL
        "tm/challengeA_15_104" BEL "tm/challengeA_15_103" BEL
        "tm/challengeA_15_102" BEL "tm/challengeA_15_101" BEL
        "tm/challengeA_15_100" BEL "tm/challengeA_15_99" BEL
        "tm/challengeA_15_98" BEL "tm/challengeA_15_97" BEL
        "tm/challengeA_15_96" BEL "tm/challengeA_15_95" BEL
        "tm/challengeA_15_94" BEL "tm/challengeA_15_93" BEL
        "tm/challengeA_15_92" BEL "tm/challengeA_15_91" BEL
        "tm/challengeA_15_90" BEL "tm/challengeA_15_89" BEL
        "tm/challengeA_15_88" BEL "tm/challengeA_15_87" BEL
        "tm/challengeA_15_86" BEL "tm/challengeA_15_85" BEL
        "tm/challengeA_15_84" BEL "tm/challengeA_15_83" BEL
        "tm/challengeA_15_82" BEL "tm/challengeA_15_81" BEL
        "tm/challengeA_15_80" BEL "tm/challengeA_15_79" BEL
        "tm/challengeA_15_78" BEL "tm/challengeA_15_77" BEL
        "tm/challengeA_15_76" BEL "tm/challengeA_15_75" BEL
        "tm/challengeA_15_74" BEL "tm/challengeA_15_73" BEL
        "tm/challengeA_15_72" BEL "tm/challengeA_15_71" BEL
        "tm/challengeA_15_70" BEL "tm/challengeA_15_69" BEL
        "tm/challengeA_15_68" BEL "tm/challengeA_15_67" BEL
        "tm/challengeA_15_66" BEL "tm/challengeA_15_65" BEL
        "tm/challengeA_15_64" BEL "tm/challengeA_15_63" BEL
        "tm/challengeA_15_62" BEL "tm/challengeA_15_61" BEL
        "tm/challengeA_15_60" BEL "tm/challengeA_15_59" BEL
        "tm/challengeA_15_58" BEL "tm/challengeA_15_57" BEL
        "tm/challengeA_15_56" BEL "tm/challengeA_15_55" BEL
        "tm/challengeA_15_54" BEL "tm/challengeA_15_53" BEL
        "tm/challengeA_15_52" BEL "tm/challengeA_15_51" BEL
        "tm/challengeA_15_50" BEL "tm/challengeA_15_49" BEL
        "tm/challengeA_15_48" BEL "tm/challengeA_15_47" BEL
        "tm/challengeA_15_46" BEL "tm/challengeA_15_45" BEL
        "tm/challengeA_15_44" BEL "tm/challengeA_15_43" BEL
        "tm/challengeA_15_42" BEL "tm/challengeA_15_41" BEL
        "tm/challengeA_15_40" BEL "tm/challengeA_15_39" BEL
        "tm/challengeA_15_38" BEL "tm/challengeA_15_37" BEL
        "tm/challengeA_15_36" BEL "tm/challengeA_15_35" BEL
        "tm/challengeA_15_34" BEL "tm/challengeA_15_33" BEL
        "tm/challengeA_15_32" BEL "tm/challengeA_15_31" BEL
        "tm/challengeA_15_30" BEL "tm/challengeA_15_29" BEL
        "tm/challengeA_15_28" BEL "tm/challengeA_15_27" BEL
        "tm/challengeA_15_26" BEL "tm/challengeA_15_25" BEL
        "tm/challengeA_15_24" BEL "tm/challengeA_15_23" BEL
        "tm/challengeA_15_22" BEL "tm/challengeA_15_21" BEL
        "tm/challengeA_15_20" BEL "tm/challengeA_15_19" BEL
        "tm/challengeA_15_18" BEL "tm/challengeA_15_17" BEL
        "tm/challengeA_15_16" BEL "tm/challengeA_15_15" BEL
        "tm/challengeA_15_14" BEL "tm/challengeA_15_13" BEL
        "tm/challengeA_15_12" BEL "tm/challengeA_15_11" BEL
        "tm/challengeA_15_10" BEL "tm/challengeA_15_9" BEL
        "tm/challengeA_15_8" BEL "tm/challengeA_15_7" BEL "tm/challengeA_15_6"
        BEL "tm/challengeA_15_5" BEL "tm/challengeA_15_4" BEL
        "tm/challengeA_15_3" BEL "tm/challengeA_15_2" BEL "tm/challengeA_15_1"
        BEL "tm/challengeA_15_0" BEL "tm/multiplier_16" BEL "tm/multiplier_15"
        BEL "tm/multiplier_14" BEL "tm/multiplier_13" BEL "tm/multiplier_12"
        BEL "tm/multiplier_11" BEL "tm/multiplier_10" BEL "tm/multiplier_9"
        BEL "tm/multiplier_8" BEL "tm/multiplier_7" BEL "tm/multiplier_6" BEL
        "tm/multiplier_5" BEL "tm/multiplier_4" BEL "tm/multiplier_3" BEL
        "tm/multiplier_2" BEL "tm/multiplier_1" BEL "tm/multiplier_0" BEL
        "tm/str/clkCount_1" BEL "tm/str/clkCount_0" BEL "tm/str/PH1Reg" BEL
        "tm/str/PH2Reg" BEL "E2M/EC/userRunRegisterUserSide" BEL
        "E2M/EC/userLogicReset" BEL "tm/inputDone" BEL "tm/inputMemoryReadReq"
        BEL "tm/paramCount" BEL "tm/outputMemoryWriteReq" BEL
        "tm/userRunClear" BEL "E2M/EC/userRunClearToggle" BEL "tm/LED_0" BEL
        "tm/register32CmdReq" BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_7"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_6"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_5"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_4"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_3"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_2"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_1"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_i_0"
        BEL
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_B_pins<66>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<67>"
        PIN
        "E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/SDP.CASCADED_PRIM36.ram_T_pins<66>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/TRUE_DP.SIMPLE_PRIM36.ram_pins<64>";
TIMEGRP softResetCS = BEL "E2M/EC/softResetToggleUserSide_0" BEL
        "E2M/EC/softResetToggle";
TIMEGRP userRunSetTogCS = BEL "E2M/EC/userRunRegisterSetToggleUserSide_0" BEL
        "E2M/EC/userRunRegisterSetToggle";
TIMEGRP userRunClearTogUS = BEL "E2M/EC/userRunClearToggleControllerSide_0"
        BEL "E2M/EC/userRunClearToggle";
TIMEGRP userRunSetTogUS = BEL "E2M/EC/userRunRegisterUserSide" BEL
        "E2M/EC/userLogicReset";
TIMEGRP softResetUS = BEL "E2M/EC/userRunRegisterUserSide" BEL
        "E2M/EC/userLogicReset";
TIMEGRP rx_fifo_wr_to_rd = BEL
        "E2M/emac_ll/client_side_FIFO/rx_fifo_i/wr_store_frame_tog";
TIMEGRP userRunClearTogCS = BEL "E2M/EC/userRunRegisterControllerSide";
TIMEGRP sysACE_MPDATA = BEL "sysACE_MPDATA<15>" BEL "sysACE_MPDATA<14>" BEL
        "sysACE_MPDATA<13>" BEL "sysACE_MPDATA<12>" BEL "sysACE_MPDATA<11>"
        BEL "sysACE_MPDATA<10>" BEL "sysACE_MPDATA<9>" BEL "sysACE_MPDATA<8>"
        BEL "sysACE_MPDATA<7>" BEL "sysACE_MPDATA<6>" BEL "sysACE_MPDATA<5>"
        BEL "sysACE_MPDATA<4>" BEL "sysACE_MPDATA<3>" BEL "sysACE_MPDATA<2>"
        BEL "sysACE_MPDATA<1>" BEL "sysACE_MPDATA<0>" BEL
        "E2M/EC/SysACEToEthFifo/FIFO18_inst/FIFO18E1";
TIMEGRP ref_gtx_clk = BEL "GMII_GTX_CLK_0";
TIMEGRP sysACE_MPWE = BEL "sysACE_MPWE";
TIMEGRP sysACE_MPOE = BEL "sysACE_MPOE";
TIMEGRP emac_single_clk_ref_gtx = TIMEGRP "ref_gtx_clk";
TIMEGRP emac_single_clk_phy_rx = TIMEGRP "phy_clk_rx";
TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
TS_CLK_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"
        23.44 ns DATAPATHONLY;
TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"
        23.44 ns DATAPATHONLY;
TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP
        "sysACE_clk_o" 3.16 ns DATAPATHONLY;
TS_emac_single_clk_ref_gtx = PERIOD TIMEGRP "emac_single_clk_ref_gtx" 8 ns
        HIGH 50%;
TS_emac_single_clk_phy_rx = PERIOD TIMEGRP "emac_single_clk_phy_rx" 7.5 ns
        HIGH 50%;
TS_tx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr" TO TIMEGRP
        "emac_single_clk_ref_gtx" 8 ns DATAPATHONLY;
TS_tx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd" TO TIMEGRP
        "emac_single_clk_ref_gtx" 8 ns DATAPATHONLY;
TS_tx_meta_protect = MAXDELAY FROM TIMEGRP "tx_metastable" 5 ns DATAPATHONLY;
TS_tx_fifo_addr = MAXDELAY FROM TIMEGRP "tx_addr_rd" TO TIMEGRP "tx_addr_wr"
        10 ns;
TS_rx_fifo_wr_to_rd = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd" TO TIMEGRP
        "emac_single_clk_ref_gtx" 8 ns DATAPATHONLY;
TS_rx_fifo_rd_to_wr = MAXDELAY FROM TIMEGRP "rx_fifo_rd_to_wr" TO TIMEGRP
        "emac_single_clk_phy_rx" 8 ns DATAPATHONLY;
TS_rx_meta_protect = MAXDELAY FROM TIMEGRP "rx_metastable" 5 ns;
TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP
        "tx_max_output_target" 8 ns DATAPATHONLY;
TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP
        "userRunSetTogUS" 8 ns DATAPATHONLY;
TIMEGRP "FFS" = FFS(*);
TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns
        DATAPATHONLY;
TIMEGRP "RAMS" = RAMS(*);
TS_hard_reset_IG2 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "RAMS" 8 ns
        DATAPATHONLY;
TS_hard_reset_IG3 = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "CPUS" 8 ns
        DATAPATHONLY;
TS_clk_125_eth_i = PERIOD TIMEGRP "clk_125_eth_i" TS_CLK_200 / 0.625 HIGH 50%;
TS_clk_user_interface_i = PERIOD TIMEGRP "clk_user_interface_i" TS_CLK_200 /
        0.833333333 HIGH 50%;
SCHEMATIC END;

