// Seed: 2344415533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wor id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_8 = 1;
  logic id_11;
  assign id_2 = id_8;
  assign module_1.id_0 = 0;
  parameter id_12 = 1 ? -1'b0 : 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wand id_4
);
  logic id_6 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_3 = id_4;
  assign id_1 = id_6;
endmodule
