{"vcs1":{"timestamp_begin":1747294505.052560887, "rt":9.41, "ut":9.47, "st":0.65}}
{"vcselab":{"timestamp_begin":1747294514.538498493, "rt":0.39, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747294514.989869959, "rt":0.45, "ut":0.21, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747294504.449402724}
{"VCS_COMP_START_TIME": 1747294504.449402724}
{"VCS_COMP_END_TIME": 1747294515.595299582}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487004}}
{"vcselab": {"peak_mem": 183884}}
