
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001305                       # Number of seconds simulated
sim_ticks                                  1304789000                       # Number of ticks simulated
final_tick                                 1304789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207839                       # Simulator instruction rate (inst/s)
host_op_rate                                   403616                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               92502744                       # Simulator tick rate (ticks/s)
host_mem_usage                                 690692                       # Number of bytes of host memory used
host_seconds                                    14.11                       # Real time elapsed on the host
sim_insts                                     2931648                       # Number of instructions simulated
sim_ops                                       5693163                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           55680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           33472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               89152                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        55680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          55680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              870                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              523                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1393                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           42673566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           25653190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               68326756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      42673566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          42673566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           98100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 98100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           98100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          42673566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          25653190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              68424856                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   97995                       # Number of BP lookups
system.cpu.branchPred.condPredicted             97995                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1379                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                81934                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     225                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 75                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           81934                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              80676                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1258                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          400                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect        20284                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect        71465                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong           14                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          631                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit            7                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1          151                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2        10075                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3        10039                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4           13                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5            8                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6            7                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8            1                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9            3                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0        10281                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1           16                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2        10000                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3            1                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect            6                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            2                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2564053                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        3175                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           133                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            39                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      324225                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           132                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1304790                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             331870                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2956116                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       97995                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              80901                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        971065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           329                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    324143                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   679                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1304726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.400997                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.666888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   334387     25.63%     25.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   140336     10.76%     36.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   170368     13.06%     49.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      463      0.04%     49.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      389      0.03%     49.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      356      0.03%     49.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      353      0.03%     49.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    10412      0.80%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   647662     49.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1304726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.075104                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.265588                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   330317                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  3988                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    968253                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   757                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1411                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5735538                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1411                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   330908                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    3379                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            284                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    968333                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                   411                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5731021                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                    354                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11125292                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14146307                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         10894515                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4740                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11085627                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    39665                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 32                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                       725                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2565588                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4646                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               102                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              141                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5721466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 170                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5712779                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               216                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           28472                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        39042                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            159                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1304726                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.378528                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.001906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               14313      1.10%      1.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1956      0.15%      1.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              311439     23.87%     25.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              301012     23.07%     48.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               11433      0.88%     49.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               21491      1.65%     50.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              551075     42.24%     92.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10784      0.83%     93.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               81223      6.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1304726                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               710      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3142734     55.01%     55.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    40      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  28      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.01%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  115      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  165      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 304      0.01%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     55.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2564440     44.89%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2939      0.05%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             171      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            544      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5712779                       # Type of FU issued
system.cpu.iq.rate                           4.378313                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           12725604                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           5747134                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5706062                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4896                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2982                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2384                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                5709623                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2446                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1851                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3436                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2381                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1411                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3318                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   171                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5721636                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               116                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2565588                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 4646                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            110                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1789                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1899                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5709703                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2564043                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3076                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2567216                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    93694                       # Number of branches executed
system.cpu.iew.exec_stores                       3173                       # Number of stores executed
system.cpu.iew.exec_rate                     4.375956                       # Inst execution rate
system.cpu.iew.wb_sent                        5709005                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5708446                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5606282                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5780838                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.374992                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.969804                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           28472                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1406                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1299997                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.379366                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.947780                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13294      1.02%      1.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        81633      6.28%      7.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       631525     48.58%     55.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1009      0.08%     55.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        10801      0.83%     56.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        60317      4.64%     61.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          267      0.02%     61.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        10146      0.78%     62.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       491005     37.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1299997                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2931648                       # Number of instructions committed
system.cpu.commit.committedOps                5693163                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2564417                       # Number of memory references committed
system.cpu.commit.loads                       2562152                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      92403                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2232                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   5691422                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          130      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3127412     54.93%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               35      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             110      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             156      0.00%     54.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            301      0.01%     54.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     54.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2562048     45.00%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1826      0.03%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          104      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          439      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5693163                       # Class of committed instruction
system.cpu.commit.bw_lim_events                491005                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6530627                       # The number of ROB reads
system.cpu.rob.rob_writes                    11448162                       # The number of ROB writes
system.cpu.timesIdled                              54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              64                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2931648                       # Number of Instructions Simulated
system.cpu.committedOps                       5693163                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.445070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.445070                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.246835                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.246835                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10859289                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5609475                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4387                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1784                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    466286                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5490127                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2756987                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           495.247653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2564256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4902.975143                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             32000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   495.247653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.483640                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.483640                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          514                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.501953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5129205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5129205                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2561850                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2561850                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         1883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1883                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2563733                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2563733                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2563733                       # number of overall hits
system.cpu.dcache.overall_hits::total         2563733                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           225                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          383                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          383                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            608                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          608                       # number of overall misses
system.cpu.dcache.overall_misses::total           608                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      3439000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3439000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5389998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5389998                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data      8828998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8828998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8828998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8828998                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2562075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2562075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         2266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2266                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2564341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2564341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2564341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2564341                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.169020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.169020                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000237                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15284.444444                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15284.444444                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14073.101828                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14073.101828                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14521.378289                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14521.378289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14521.378289                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14521.378289                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           83                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           85                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          381                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          523                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          523                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          523                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1881000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4607998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4607998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6488998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6488998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6488998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6488998                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.168138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.168138                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000204                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000204                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000204                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13246.478873                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13246.478873                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12094.482940                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12094.482940                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12407.261950                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12407.261950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12407.261950                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12407.261950                       # average overall mshr miss latency
system.cpu.dcache.replacements                      9                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.065139                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              324093                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            372.949367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.065139                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996348                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            649155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           649155                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       323224                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          323224                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       323224                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           323224                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       323224                       # number of overall hits
system.cpu.icache.overall_hits::total          323224                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          919                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           919                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          919                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            919                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          919                       # number of overall misses
system.cpu.icache.overall_misses::total           919                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12469000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12469000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     12469000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12469000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12469000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12469000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       324143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       324143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       324143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       324143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       324143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       324143                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002835                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002835                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002835                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002835                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002835                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002835                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13568.008705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13568.008705                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13568.008705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13568.008705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13568.008705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13568.008705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           49                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           49                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10479000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10479000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10479000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10479000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002684                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002684                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002684                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002684                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002684                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002684                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12044.827586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12044.827586                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12044.827586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12044.827586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12044.827586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12044.827586                       # average overall mshr miss latency
system.cpu.icache.replacements                    613                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests          2015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1304789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1011                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict              620                       # Transaction distribution
system.membus.trans_dist::ReadExReq               381                       # Transaction distribution
system.membus.trans_dist::ReadExResp              381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1012                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         2352                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port         1055                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        55616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port        33600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1393                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1393    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1393                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2023000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4345000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2615000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
