Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri May  2 17:25:20 2025
| Host         : EQI07359 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_synth/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        16.920ns  (logic 3.253ns (19.226%)  route 13.667ns (80.774%))
  Logic Levels:           21  (LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 13.380 - 15.625 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17294, unplaced)     0.584    -1.569    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.091 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][0]/Q
                         net (fo=29, unplaced)        0.810    -0.281    i_ariane/i_cva6/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[0]
                         LUT4 (Prop_lut4_I1_O)        0.295     0.014 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_20/O
                         net (fo=2, unplaced)         0.913     0.927    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___319_i_20_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     1.051 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4/O
                         net (fo=11, unplaced)        0.495     1.546    i_ariane/i_cva6/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     1.670 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[ebreakm]_i_3/O
                         net (fo=72, unplaced)        0.540     2.210    i_ariane/i_cva6/issue_stage_i/i_scoreboard/dcsr_q[ebreakm]_i_3_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     2.334 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___115_i_2/O
                         net (fo=9, unplaced)         1.152     3.486    i_ariane/i_cva6/csr_regfile_i/csr_op_commit_csr[5]
                         LUT6 (Prop_lut6_I1_O)        0.124     3.610 r  i_ariane/i_cva6/csr_regfile_i/i___115/O
                         net (fo=3, unplaced)         0.467     4.077    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stvec_q_reg[5]_1
                         LUT6 (Prop_lut6_I4_O)        0.124     4.201 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_6/O
                         net (fo=39, unplaced)        0.525     4.726    i_ariane/i_cva6/issue_stage_i/i_scoreboard/csr_exception_csr_commit[cause][1]
                         LUT4 (Prop_lut4_I3_O)        0.124     4.850 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11/O
                         net (fo=2, unplaced)         0.460     5.310    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_11_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.434 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4/O
                         net (fo=1, unplaced)         0.449     5.883    i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     6.007 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/i___101_i_1/O
                         net (fo=41, unplaced)        0.979     6.986    i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.124     7.110 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/npc_q[11]_i_6/O
                         net (fo=4, unplaced)         0.473     7.583    i_ariane/i_cva6/issue_stage_i/i_scoreboard/set_debug_pc
                         LUT6 (Prop_lut6_I5_O)        0.124     7.707 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/FSM_sequential_state_q[3]_i_11/O
                         net (fo=4, unplaced)         0.443     8.150    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[1][sbe][result][31]_i_12
                         LUT6 (Prop_lut6_I2_O)        0.124     8.274 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_11/O
                         net (fo=55, unplaced)        0.534     8.808    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/csr_valid_q_reg_1
                         LUT6 (Prop_lut6_I2_O)        0.124     8.932 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_54/O
                         net (fo=2, unplaced)         0.913     9.845    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_54_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.969 f  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_31/O
                         net (fo=2, unplaced)         1.122    11.091    i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.215 r  i_ariane/i_cva6/issue_stage_i/i_issue_read_operands/stall_issue_piped_i_13/O
                         net (fo=1, unplaced)         0.449    11.664    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_reg_2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.788 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6/O
                         net (fo=1, unplaced)         0.449    12.237    i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    12.361 f  i_ariane/i_cva6/issue_stage_i/i_scoreboard/stall_issue_piped_i_1/O
                         net (fo=2, unplaced)         0.460    12.821    i_ariane/i_cva6/id_stage_i/stall_issue
                         LUT6 (Prop_lut6_I1_O)        0.124    12.945 f  i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3/O
                         net (fo=4, unplaced)         0.473    13.418    i_ariane/i_cva6/id_stage_i/issue_q[sbe][use_imm]_i_3_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124    13.542 r  i_ariane/i_cva6/id_stage_i/issue_pointer_q[1]_i_2/O
                         net (fo=16, unplaced)        0.503    14.045    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][pc][31]_0
                         LUT3 (Prop_lut3_I1_O)        0.124    14.169 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1/O
                         net (fo=12, unplaced)        0.497    14.666    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][rd][4]_i_1_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.790 r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1/O
                         net (fo=64, unplaced)        0.561    15.351    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q[0][sbe][result][31]_i_1_n_0
                         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.468    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    12.091 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.850    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    12.941 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17294, unplaced)     0.439    13.380    i_ariane/i_cva6/issue_stage_i/i_scoreboard/clk_out1
                         FDCE                                         r  i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]/C
                         clock pessimism              0.531    13.911    
                         clock uncertainty           -0.076    13.834    
                         FDCE (Setup_fdce_C_CE)      -0.202    13.632    i_ariane/i_cva6/issue_stage_i/i_scoreboard/mem_q_reg[0][sbe][bp][predict_address][0]
  -------------------------------------------------------------------
                         required time                         13.632    
                         arrival time                         -15.351    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (rising edge-triggered cell FDCE clocked by tck'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             tck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (tck fall@7.813ns - tck rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.021ns (36.939%)  route 1.743ns (63.061%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 11.071 - 7.813 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)        0.000     0.000 r  
    H15                                               0.000     0.000 r  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.300    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     2.401 r  tck_IBUF_BUFG_inst/O
                         net (fo=258, unplaced)       0.584     2.985    i_dmi_jtag/i_dmi_jtag_tap/CLK
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     3.463 r  i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[3]/Q
                         net (fo=5, unplaced)         0.769     4.232    i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[3]
                         LUT3 (Prop_lut3_I0_O)        0.295     4.527 r  i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3/O
                         net (fo=39, unplaced)        0.525     5.052    i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[version][3]_i_3_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     5.176 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_i_4/O
                         net (fo=1, unplaced)         0.449     5.625    i_dmi_jtag/i_dmi_jtag_tap/td_o_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     5.749 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, unplaced)         0.000     5.749    i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_0
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tck fall edge)        7.813     7.813 f  
    H15                                               0.000     7.813 f  tck (IN)
                         net (fo=0)                   0.000     7.813    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.430     9.243 f  tck_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    10.002    tck_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    10.093 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, unplaced)       0.439    10.532    tck_IBUF_BUFG
                         LUT1 (Prop_lut1_I0_O)        0.100    10.632 r  td_o_reg_i_2/O
                         net (fo=1, unplaced)         0.439    11.071    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
                         FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                         clock pessimism              0.121    11.192    
                         clock uncertainty           -0.501    10.691    
                         FDCE (Setup_fdce_C_D)        0.077    10.768    i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         10.768    
                         arrival time                          -5.749    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             12.638ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@7.812ns period=15.625ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.625ns  (clk_out1_xlnx_clk_gen rise@15.625ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.773ns (32.589%)  route 1.599ns (67.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.245ns = ( 13.380 - 15.625 ) 
    Source Clock Delay      (SCD):    -1.569ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.059    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.113    -3.054 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.254    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.101    -2.153 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17294, unplaced)     0.584    -1.569    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
                         FDRE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.091 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, unplaced)         0.752    -0.339    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.044 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, unplaced)        0.847     0.803    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
                         FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     15.625    15.625 r  
    K17                                               0.000    15.625 r  clk_sys (IN)
                         net (fo=0)                   0.000    15.625    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    17.029 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    17.468    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    12.091 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    12.850    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
                         BUFG (Prop_bufg_I_O)         0.091    12.941 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=17294, unplaced)     0.439    13.380    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
                         FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.531    13.911    
                         clock uncertainty           -0.076    13.834    
                         FDPE (Recov_fdpe_C_PRE)     -0.394    13.440    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.440    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                 12.638    




