{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582050853242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582050853249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 18 19:34:13 2020 " "Processing started: Tue Feb 18 19:34:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582050853249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050853249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball " "Command: quartus_map --read_settings_files=on --write_settings_files=off pinball -c pinball" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050853249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582050853613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582050853613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/misc/pattern_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/misc/pattern_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pattern_detector-behv " "Found design unit 1: pattern_detector-behv" {  } { { "../../VHDL_code/MISC/pattern_detector.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/MISC/pattern_detector.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863940 ""} { "Info" "ISGN_ENTITY_NAME" "1 pattern_detector " "Found entity 1: pattern_detector" {  } { { "../../VHDL_code/MISC/pattern_detector.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/MISC/pattern_detector.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ram/tdpram/tdpram_sclk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ram/tdpram/tdpram_sclk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdpram_sclk-behv " "Found design unit 1: tdpram_sclk-behv" {  } { { "../../VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863943 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdpram_sclk " "Found entity 1: tdpram_sclk" {  } { { "../../VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/RAM/TDPRAM/tdpram_sclk.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ram/ram_manager/w_ram_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ram/ram_manager/w_ram_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_ram_manager-behv " "Found design unit 1: w_ram_manager-behv" {  } { { "../../VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863945 ""} { "Info" "ISGN_ENTITY_NAME" "1 w_ram_manager " "Found entity 1: w_ram_manager" {  } { { "../../VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/RAM/RAM_MANAGER/w_ram_manager.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_debug/top_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/top_debug/top_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_debug-behv " "Found design unit 1: top_debug-behv" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863948 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_debug " "Found entity 1: top_debug" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_registers_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_registers_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_registers_mngt-arch_ws2812_registers_mngt " "Found design unit 1: ws2812_registers_mngt-arch_ws2812_registers_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863955 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_registers_mngt " "Found entity 1: ws2812_registers_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_registers_mngt.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_leds_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_leds_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_leds_ctrl-arch_ws2812_leds_ctrl " "Found design unit 1: ws2812_leds_ctrl-arch_ws2812_leds_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863961 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_leds_ctrl " "Found entity 1: ws2812_leds_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_ctrl.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_leds_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_leds_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_leds_mngt-arch_ws2812_leds_mngt " "Found design unit 1: ws2812_leds_mngt-arch_ws2812_leds_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_leds_mngt " "Found entity 1: ws2812_leds_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_leds_mngt.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_rst_mng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_rst_mng-arch_ws2812_rst_mng " "Found design unit 1: ws2812_rst_mng-arch_ws2812_rst_mng" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863978 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_rst_mng " "Found entity 1: ws2812_rst_mng" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_rst_mng.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/config_leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 config_leds-arch_config_leds " "Found design unit 1: config_leds-arch_config_leds" {  } { { "../../VHDL_code/WS2812_manage/sources/config_leds.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863986 ""} { "Info" "ISGN_ENTITY_NAME" "1 config_leds " "Found entity 1: config_leds" {  } { { "../../VHDL_code/WS2812_manage/sources/config_leds.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/config_leds.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_mngt-arch_ws2812_mngt " "Found design unit 1: ws2812_mngt-arch_ws2812_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_mngt " "Found entity 1: ws2812_mngt" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_mngt.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ws2812_ctrl-arch_ws2812_ctrl " "Found design unit 1: ws2812_ctrl-arch_ws2812_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ws2812_ctrl " "Found entity 1: ws2812_ctrl" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812_ctrl.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/ws2812.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WS2812-arch_WS2812 " "Found design unit 1: WS2812-arch_WS2812" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863999 ""} { "Info" "ISGN_ENTITY_NAME" "1 WS2812 " "Found entity 1: WS2812" {  } { { "../../VHDL_code/WS2812_manage/sources/ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/ws2812.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050863999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050863999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/vhdl_code/ws2812_manage/sources/pkg_ws2812.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_ws2812 " "Found design unit 1: pkg_ws2812" {  } { { "../../VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd" "" { Text "B:/Documents/GitHub/VHDL_code/WS2812_manage/sources/pkg_ws2812.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/top_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_pinball-arch_top_pinball " "Found design unit 1: top_pinball-arch_top_pinball" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864009 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_pinball " "Found entity 1: top_pinball" {  } { { "../Design_FPGA/top_pinball/top_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/top_pinball.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/top_pinball/pkg_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_pinball " "Found design unit 1: pkg_pinball" {  } { { "../Design_FPGA/top_pinball/pkg_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_pinball/pkg_pinball.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_mngt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_mngt-arch_uart_mngt " "Found design unit 1: uart_mngt-arch_uart_mngt" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864060 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_mngt " "Found entity 1: uart_mngt" {  } { { "../Design_FPGA/uart_pinball/sources/uart_mngt.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_mngt.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/uart_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_ctrl-arch_uart_ctrl " "Found design unit 1: uart_ctrl-arch_uart_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864072 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_ctrl " "Found entity 1: uart_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/uart_ctrl.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/tx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_uart-arch " "Found design unit 1: tx_uart-arch" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864075 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_uart " "Found entity 1: tx_uart" {  } { { "../Design_FPGA/uart_pinball/sources/tx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/tx_uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/rx_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_uart-arch " "Found design unit 1: rx_uart-arch" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864078 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_uart " "Found entity 1: rx_uart" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/reg_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ctrl-arch_reg_ctrl " "Found design unit 1: reg_ctrl-arch_reg_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864092 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ctrl " "Found entity 1: reg_ctrl" {  } { { "../Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/reg_ctrl.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart_pinball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart_pinball " "Found design unit 1: pkg_uart_pinball" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart_pinball.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /documents/github/pinball_project/design_fpga/uart_pinball/sources/pkg_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_uart " "Found design unit 1: pkg_uart" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864108 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_uart-body " "Found design unit 2: pkg_uart-body" {  } { { "../Design_FPGA/uart_pinball/sources/pkg_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/pkg_uart.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582050864108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050864108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_debug " "Elaborating entity \"top_debug\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582050864236 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_parity_rcvd top_debug.vhd(99) " "Verilog HDL or VHDL warning at top_debug.vhd(99): object \"s_parity_rcvd\" assigned a value but never read" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582050864274 "|top_debug"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_start_tx top_debug.vhd(104) " "VHDL Signal Declaration warning at top_debug.vhd(104): used implicit default value for signal \"s_start_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050864274 "|top_debug"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tx_data top_debug.vhd(105) " "VHDL Signal Declaration warning at top_debug.vhd(105): used implicit default value for signal \"s_tx_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050864274 "|top_debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_tx_done top_debug.vhd(107) " "Verilog HDL or VHDL warning at top_debug.vhd(107): object \"s_tx_done\" assigned a value but never read" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582050864274 "|top_debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rdata_a_rx_ram top_debug.vhd(113) " "Verilog HDL or VHDL warning at top_debug.vhd(113): object \"s_rdata_a_rx_ram\" assigned a value but never read" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582050864274 "|top_debug"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_addr_b_rx_ram top_debug.vhd(115) " "VHDL Signal Declaration warning at top_debug.vhd(115): used implicit default value for signal \"s_addr_b_rx_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 115 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050864274 "|top_debug"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_data_b_rx_ram top_debug.vhd(116) " "VHDL Signal Declaration warning at top_debug.vhd(116): used implicit default value for signal \"s_data_b_rx_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050864275 "|top_debug"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_me_b_rx_ram top_debug.vhd(117) " "VHDL Signal Declaration warning at top_debug.vhd(117): used implicit default value for signal \"s_me_b_rx_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050864275 "|top_debug"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_we_b_rx_ram top_debug.vhd(118) " "VHDL Signal Declaration warning at top_debug.vhd(118): used implicit default value for signal \"s_we_b_rx_ram\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050864275 "|top_debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rdata_b_rx_ram top_debug.vhd(119) " "Verilog HDL or VHDL warning at top_debug.vhd(119): object \"s_rdata_b_rx_ram\" assigned a value but never read" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582050864275 "|top_debug"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pattern_detected top_debug.vhd(121) " "Verilog HDL or VHDL warning at top_debug.vhd(121): object \"s_pattern_detected\" assigned a value but never read" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582050864275 "|top_debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_uart rx_uart:i_rx_uart_inst_0 " "Elaborating entity \"rx_uart\" for hierarchy \"rx_uart:i_rx_uart_inst_0\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "i_rx_uart_inst_0" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582050864372 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cnt rx_uart.vhd(60) " "Verilog HDL or VHDL warning at rx_uart.vhd(60): object \"start_cnt\" assigned a value but never read" {  } { { "../Design_FPGA/uart_pinball/sources/rx_uart.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/uart_pinball/sources/rx_uart.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582050864387 "|top_debug|rx_uart:i_rx_uart_inst_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_ram_manager w_ram_manager:i_w_ram_manager_rx_uart_0 " "Elaborating entity \"w_ram_manager\" for hierarchy \"w_ram_manager:i_w_ram_manager_rx_uart_0\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "i_w_ram_manager_rx_uart_0" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582050864393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdpram_sclk tdpram_sclk:i_tdpram_sclk_0 " "Elaborating entity \"tdpram_sclk\" for hierarchy \"tdpram_sclk:i_tdpram_sclk_0\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "i_tdpram_sclk_0" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582050864422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_detector pattern_detector:i_pattern_detector_0 " "Elaborating entity \"pattern_detector\" for hierarchy \"pattern_detector:i_pattern_detector_0\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "i_pattern_detector_0" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582050864429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_uart tx_uart:i_tx_uart_0 " "Elaborating entity \"tx_uart\" for hierarchy \"tx_uart:i_tx_uart_0\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "i_tx_uart_0" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582050864449 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_tx_uart VCC " "Pin \"o_tx_uart\" is stuck at VCC" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582050865488 "|top_debug|o_tx_uart"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582050865488 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582050865611 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582050866089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582050866089 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rx_uart " "No output dependent on input pin \"i_rx_uart\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582050866576 "|top_debug|i_rx_uart"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582050866576 "|top_debug|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../Design_FPGA/top_debug/top_debug.vhd" "" { Text "B:/Documents/GitHub/Pinball_Project/Design_FPGA/top_debug/top_debug.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582050866576 "|top_debug|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582050866576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582050866577 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582050866577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582050866577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582050866604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 18 19:34:26 2020 " "Processing ended: Tue Feb 18 19:34:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582050866604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582050866604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582050866604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582050866604 ""}
