/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x18)
#define image_0_initialization_task        (0x18)
#define image_0_start_task_g9991_tx_task_1st_wakeup_request        (0x9d8)
#define image_0_g9991_tx_task_1st_wakeup_request        (0x9d8)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x17c)
#define image_0_flush_task_1st_wakeup_request        (0x17c)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x284)
#define image_0_budget_allocator_1st_wakeup_request        (0x284)
#define image_0_start_task_g9991_flow_control_wakeup_request        (0xc1c)
#define image_0_g9991_flow_control_wakeup_request        (0xc1c)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_g9991_system_port_wakeup_request        (0x11d0)
#define image_0_g9991_system_port_wakeup_request        (0x11d0)
#define image_0_start_task_ds_tx_task_wakeup_request        (0xcf0)
#define image_0_ds_tx_task_wakeup_request        (0xcf0)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x740)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x740)
#define image_0_debug_routine_handler        (0xc)
#define image_0_basic_rate_limiter_complex_scheduler        (0x598)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x5d0)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x604)
#define image_0_basic_rate_limiter_queue_with_bs        (0x658)
#define image_0_basic_scheduler_update_dwrr        (0x730)
#define image_0_ds_tx_scheduling_update_status        (0xfa0)
#define image_0_ds_tx_scheduling_action_not_valid        (0x10a4)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_g9991_reassembly_wakeup_request        (0x13c)
#define image_1_g9991_reassembly_wakeup_request        (0x13c)
#define image_1_start_task_debug_routine        (0x58)
#define image_1_debug_routine        (0x58)
#define image_1_debug_routine_handler        (0xc)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x13c)
#define image_2_ghost_reporting_1st_wakeup_request        (0x13c)
#define image_2_start_task_cpu_rx_wakeup_request        (0xbd4)
#define image_2_cpu_rx_wakeup_request        (0xbd4)
#define image_2_start_task_cpu_tx_wakeup_request        (0x550)
#define image_2_cpu_tx_wakeup_request        (0x550)
#define image_2_cpu_tx_read_ring_indices        (0x550)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x1884)
#define image_2_cpu_recycle_wakeup_request        (0x1884)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x19d8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x19d8)
#define image_2_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x1b84)
#define image_2_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x1b84)
#define image_2_start_task_cpu_rx_copy_wakeup_request        (0x12cc)
#define image_2_cpu_rx_copy_wakeup_request        (0x12cc)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1a9c)
#define image_2_timer_common_task_wakeup_request        (0x1a9c)
#define image_2_c_cpu_rx_task        (0xec4)
#define image_2_start_task_c_cpu_rx_wakeup_request        (0xec4)
#define image_2_c_cpu_rx_wakeup_request        (0xec4)
#define image_2_debug_routine_handler        (0xc)

#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#define image_3_start_task_initialization_task        (0x18)
#define image_3_initialization_task        (0x18)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x19d0)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x19d0)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x17c)
#define image_3_us_tx_task_1st_wakeup_request        (0x17c)
#define image_3_us_tx_task_wakeup_request        (0x17c)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x1c60)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x1c60)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x87c)
#define image_3_epon_tx_task_wakeup_request        (0x87c)
#define image_3_start_task_flush_task_1st_wakeup_request        (0xbbc)
#define image_3_flush_task_1st_wakeup_request        (0xbbc)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0xca4)
#define image_3_budget_allocator_1st_wakeup_request        (0xca4)
#define image_3_start_task_debug_routine        (0x98)
#define image_3_debug_routine        (0x98)
#define image_3_start_task_gpon_control_wakeup_request        (0x13b8)
#define image_3_gpon_control_wakeup_request        (0x13b8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1008)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1008)
#define image_3_debug_routine_handler        (0xc)
#define image_3_scheduling_update_status        (0x680)
#define image_3_scheduling_action_not_valid        (0x77c)
#define image_3_basic_scheduler_update_dwrr        (0xa18)
#define image_3_complex_scheduler_update_dwrr_basic_schedulers        (0xb78)
#define image_3_complex_scheduler_update_dwrr_complex_schedulers        (0xb88)
#define image_3_complex_scheduler_update_dwrr_queues        (0xb98)
#define image_3_basic_rate_limiter_complex_scheduler        (0x10c8)
#define image_3_basic_rate_limiter_basic_scheduler_no_cs        (0x1100)
#define image_3_basic_rate_limiter_queue_with_cs_bs        (0x1134)
#define image_3_basic_rate_limiter_queue_with_bs        (0x1188)
#define image_3_ovl_rate_limiter        (0x11c4)
#define image_3_complex_rate_limiter_queue_sir        (0x11d8)
#define image_3_complex_rate_limiter_queue_pir        (0x1214)
#define image_3_complex_rate_limiter_basic_scheduler_sir        (0x1250)
#define image_3_complex_rate_limiter_basic_scheduler_pir        (0x128c)

#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#define image_4_start_task_initialization_task        (0x18)
#define image_4_initialization_task        (0x18)
#define image_4_start_task_processing_wakeup_request        (0x89c)
#define image_4_processing_wakeup_request        (0x89c)
#define image_4_start_task_debug_routine        (0x6c)
#define image_4_debug_routine        (0x6c)
#define image_4_debug_routine_handler        (0xc)
#define image_4_action_exception        (0x190)
#define image_4_processing_header_update_length_calc        (0x2518)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x25f0)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x25f8)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2600)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2614)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2624)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2634)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2654)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2660)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2684)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2690)
#define image_4_tcam_cmd_ic_submit        (0x3708)
#define image_4_tcam_cmd_outer_tpid        (0x374c)
#define image_4_tcam_cmd_inner_tpid        (0x3764)
#define image_4_tcam_cmd_ethertype        (0x377c)
#define image_4_tcam_cmd_outer_vid        (0x3794)
#define image_4_tcam_cmd_inner_vid        (0x37ac)
#define image_4_tcam_cmd_outer_pbit        (0x37c4)
#define image_4_tcam_cmd_inner_pbit        (0x37dc)
#define image_4_tcam_cmd_vlan_num        (0x37f4)
#define image_4_tcam_cmd_ip_protocol        (0x380c)
#define image_4_tcam_cmd_l3_protocol        (0x3824)
#define image_4_tcam_cmd_tos        (0x383c)
#define image_4_tcam_cmd_network_layer        (0x3854)
#define image_4_tcam_cmd_ingress_port        (0x3874)
#define image_4_tcam_cmd_gem_flow        (0x388c)
#define image_4_tcam_cmd_ipv6_label        (0x38a4)
#define image_4_tcam_cmd_src_ip        (0x38d0)
#define image_4_tcam_cmd_src_ipv6_masked        (0x3924)
#define image_4_tcam_cmd_dst_ip        (0x3958)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x39ac)
#define image_4_tcam_cmd_src_port        (0x39e0)
#define image_4_tcam_cmd_dst_port        (0x39f8)
#define image_4_tcam_cmd_src_mac        (0x3a10)
#define image_4_tcam_cmd_dst_mac        (0x3a3c)
#define image_4_tcam_cmd_generic_l2        (0x3a68)
#define image_4_tcam_cmd_generic_l3        (0x3a9c)
#define image_4_tcam_cmd_generic_l4        (0x3ad0)
#define image_4_gpe_cmd_replace_16        (0x409c)
#define image_4_gpe_cmd_replace_32        (0x40a4)
#define image_4_gpe_cmd_replace_bits_16        (0x40bc)
#define image_4_gpe_cmd_copy_bits_16        (0x40dc)
#define image_4_gpe_cmd_skip_if        (0x410c)
#define image_4_gpe_vlan_action_cmd_drop        (0x412c)
#define image_4_gpe_vlan_action_cmd_dscp        (0x4130)
#define image_4_gpe_vlan_action_cmd_mac_hdr_copy        (0x4180)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3958}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x39ac}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a3c}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x39f8}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x377c}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x388c}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a68}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a9c}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3ad0}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3708}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3874}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x37dc}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3764}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x37ac}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x380c}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x38a4}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3824}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3854}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x37c4}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x374c}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3794}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x38d0}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3924}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a10}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x39e0}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x383c}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x37f4}

#endif

