safari technic report june simultan multi layer access high bandwidth low cost stack memori interfac donghyuk lee gennadi pekhimenko gpekhim samira khan saugata ghose onur mutlu samirakhan ghose onur carnegi mellon univers safari technic report june abstract limit memori bandwidth critic bottleneck modern system stack dram enabl higher band width leverag wider silicon tsv channel system fulli exploit limit intern bandwidth dram dram read row simultan cell array row buffer transfer fraction data row buffer peripher circuit limit expens set wire refer global bitlin presenc wider memori channel major bottl neck limit data transfer capac global bitlin goal work enabl higher bandwidth stack dram increas cost global bitlin exploit idl resourc global bitlin exist multipl dram layer access layer simultan architectur simultan multi layer access smla higher bandwidth aggreg intern bandwidth multipl layer transfer data higher frequenc implement smla simultan data transfer multipl layer tsvs requir coor dinat layer avoid channel conflict studi coordin static partit call dedic assign group tsvs layer provid simpl sophist mechan call cascad enabl simultan access layer time multiplex duce design effort oper frequenc proport number layer smla higher bandwidth layer stack dram evalu smla perform improv energi reduct averag multi program workload baselin stack dram low area overhead introduct main memori built dram critic perform bottleneck modern system limit bandwidth increas core count memori intens applic memori bandwidth expect greater constraint futur decad dram vendor provid higher bandwidth higher frequenc increas bandwidth pin improv decad increas frequenc challeng higher energi consumpt logic complex develop integr silicon via tsvs altern provid higher bandwidth tsvs enabl wider interfac vertic stack layer stack dram architectur tsv technolog enabl higher data transfer capac exist stack dram fulli advantag potenti wide interfac exampl wide offer extrem high bus width bit time wider convent dram chip oper lower frequenc convent dram high result effect bandwidth increas safari technic report june order magnitud lower bus width increas base analysi dram hierarchi explain stack dram fulli exploit wider interfac limit intern bandwidth dram read row simultan cell array row buffer transfer fraction data row buffer limit set wire global bitlin sens amplifi number global bitlin domin dram intern data transfer capac naiv enabl higher bandwidth add global bitlin sens amplifi area energi constraint intuit simpl solut extrem expens goal work enabl higher bandwidth stack dram effect increas cost extra global sens amplifi order design system observ larg number global bitlin interfac exist multipl layer stack dram fraction enabl point time exploit idl interfac access multipl dram layer simultan increas data deliveri bandwidth tsv base interfac bandwidth serv addit data call architectur simultan multi layer access smla smla multipl global bitlin interfac multipl layer provid data enabl interfac vertic connect stack layer data warrant transfer higher frequenc convent stack dram implement idea smla simultan data transfer multipl layer requir ordin layer avoid channel content simpl enabl smla architectur restrict share channel assign dedic layer refer simpl solut dedic fraction tsvs form group dedic singl layer figur layer access smaller number transfer amount data oper higher frequenc layer transfer data simultan higher frequenc dedic enabl bandwidth proport number layer layer stack dram baselin system figur architectur enabl higher bandwidth disadvantag layer requir dedic connect specif channel design layer uniform higher manufactur cost second clock frequenc scale linear number layer greater dynam energi consumpt dram micro bump access layer data flow baselin dedic cascad figur singl layer baselin multi layer access solv problem propos cascad exploit architectur organ tsv base interfac upper layer transfer data lower layer cascad figur enabl simultan access layer time multiplex design layer send data send data transfer upper layer oper frequenc proport number layer cascad higher bandwidth layer stack dram cascad oper higher frequenc observ bottom layer theoret oper highest frequenc layer transfer data upper layer propos reduc frequenc layer optim estim global sens amplifi correspond control logic consum total area chip consid stack dram global sens amplifi sens amplifi cost sens amplifi consum larg amount energi typic implement differenti amplifi perform depend standbi current design hynix propos exclus interfac layer stack dram enabl higher bandwidth increas intern bandwidth extra global bitlin dedic contrari enabl higher bandwidth low cost leverag exist global bitlin interfac oper higher frequenc describ safari technic report june frequenc individu layer base bandwidth requir result cascad enabl higher bandwidth lower energi consumpt homogen dram design layer cascad oper frequenc expect cascad requir valid effort exist dram exist dram guarante correct oper slower time frequenc specif work contribut propos stack dram organ simultan multi layer access smla enabl higher bandwidth low cost leverag idl interfac multipl layer stack memori introduc mechan transfer data multipl layer conflict share interfac stack dram simpli assign layer dedic avoid channel content increas manufactur cost energi consumpt propos eleg simpl mechan call cascad time multiplex share layer stack dram tran fer data layer upper layer mechan three major benefit bandwidth proport number layer stack dram low cost second avoid uniform design time multiplex interfac reduc manufactur cost third enabl higher bandwidth lower energi consumpt optim frequenc base bandwidth requir extens evalu stack dram applic spec tpc stream applic suit propos mechan improv perform reduc energi consumpt averag core multi program workload convent stack dram support smla stack dram bandwidth constraint understand intern bandwidth bottleneck stack dram describ uniqu design interfac stack dram walk dram architectur compon datapath read write request analyz bandwidth compon datapath studi trade bandwidth area tsvs increas bandwidth explain detail organ stack dram integr wider bus convent dram figur stack dram consist layer connect micro bump tsv interfac tsv interfac vertic connect layer bottom stack layer direct top processor chip connect processor chip metal wire figur detail organ tsv micro bump connect metal line connect layer interfac top metal connect micro bump upper layer bottom metal connect tsv bottom chip tsv expos connect micro bump connect top metal lower layer metal line eventu connect peripher circuit layer stack top layer layer layer layer peri peri micro bump tsv metal detail figur tsv interfac stack dram safari technic report june tsvs provid major benefit increas memori bandwidth energi effici small fea ture size modern tsv technolog pitch tsvs pitch convent pad stack dram integr hundr tsvs connect layer second small capacit tsv reduc energi consumpt compar convent dram chip connect long bond wire metal connect packag tsv connect layer short lead lower capacit energi consumpt data transfer result stack dram offer promis dram architectur enabl higher bandwidth energi effici dram bandwidth analysi dram kind access read write transfer data path cell chip figur read datapath dram cell activ row data row transfer row buffer row local sens amplifi bitlin issu read command column address small fraction data row buffer correspond issu column address read global sens amplifi peripher logic transfer data chip write data command data issu peripher logic transfer data global sens amplifi write data row buffer write data cell correspond request address row buffer global sens amplifi row bitlin global bus peripher organ row buffer global peri bus command clock data data data data offchip pre sens amp row activ global bitlin delay clock sync delay peri bus data time figur overview dram organ step individu structur datapath data transfer rate bandwidth read access explor bandwidth step detail activ row data row transfer row buffer take base trcd time constraint bandwidth activ step giga byte second migrat data row buffer global sens amplifi read bit data row buffer global bitlin bandwidth global biltin data read global sens amplifi transfer interfac oper frequenc high consid chip bus width rang bit chip bandwidth rang base analysi convent dram small chip bus width bit dram bandwidth bottleneck bandwidth chip interfac wide width chip interfac bit tsv interfac stack dram global sens amplifi turn domin bottleneck dram bandwidth increas bandwidth global bitlin interfac requir larg area overhead addit global sens amplifi global biltin will discuss increas bandwidth global bitlin interfac requir amount addit energi differenti amplifi popular primit implement global sens amplifi consum level standbi current limit global sens amplifi bandwidth higher frequenc tsv interfac stack dram current unnecessari relationship oper frequenc bus width interfac draw time diagram data bus read access figur divid dram hierarchi domain analog domain compon consist sens structur data repositori row buffer global high latenc global bitlin dram oper lower frequenc frequenc ratio frequenc dram frequenc ratio global bitlin width width refer prefetch size dram safari technic report june sens amplifi figur digit domain compon peripher bus chip figur transfer data normal peripher transistor full swing data analog domain data repositori direct map sens structur fix metal wire access repositori row buffer global sens amplifi take fix latenc global bitlin latenc bit data transfer global bitlin bandwidth global bitlin interfac tight coupl number global bitlin global sens amplifi bit exampl consid global sens amplifi direct connect row buffer singl wire detect intermedi voltag vdd row buffer difficult divid global bitlin interfac multipl stage benefit pipelin hand peripher interfac global sens amplifi chip interfac chip divid multipl stage implement pipelin manner figur bit data global sens amplifi transfer narrow bus higher frequenc bit bus wide bus lower frequenc wide bit bus channel ideal case assum global biltin interfac data peripher interfac wide bus chip transfer data higher frequenc enabl higher bandwidth base analysi observ stack dram enabl greater bandwidth limit bandwidth global bitlin interfac limit bandwidth bandwidth global sens amplifi figur relationship bandwidth dram base memori system chip convent dram layer stack dram number global sens amplifi dram chip conser vativ plot minimum number global sens amplifi achiev propos bandwidth design bank group wide wide channel wide channel approach layer hbm channel layer hbm channel layer global sens amplifi figur bandwidth global sens amplifi select dram bin dram frequenc figur bandwidth dram linear function number global sens amplifi generat earli dram number global sens amplifi structur small chip domin sourc dram area dram vendor scale number global sens amplifi frequenc increas bandwidth propos stack dram drastic increas number global sens amplifi exampl hbm offer highest bandwidth requir larg number global sens amplifi drastic increas introduc tsv technolog enabl wider area effici bus presenc wider bus domin bottleneck achiev higher bandwidth shift effici implement global sens amplifi stack dram consist multipl channel oper independ channel wide channel wide hbm exampl dram bus time global bitlin bus assum global sens amplifi global bitlin design multipl set global bitlin interfac depend process technolog product design safari technic report june estim area global sens amplifi correspond control logic total chip area dram account larg area global sens amplifi increas number sens amplifi stack dram expect global sens amplifi will extrem expens explain paper enabl higher bandwidth low cost exist structur stack dram approach ideal case top left corner figur opportun increas bandwidth stack dram integr wider bus tsvs limit intern band width dram chip constrain total bandwidth extract wider analyz solut expand number global bitlin sens amplifi cost prospect investig orthogon approach overcom global bitlin bottleneck exploit exist structur effici memori control rank rank dram modul die memori control die layer layer port upper layer port lower layeri interfac data data stakc figur dram modul dram memori control layer layer dedic memori control layer layer cascad figur propos bandwidth examin architectur similar differ stack dram convent dram modul comparison identifi challeng opportun uniqu stack dram design will observ drive low cost approach aid comparison provid side side logic view architectur figur focus three major observ layer stack dram act rank oper independ share interfac rank organ convent dram modul figur dram modul rank consist dram chip dram chip rank share control logic oper lockstep rank share interfac request rank serv serial figur organ stack dram base system stack layer multi rank dram modul layer stack dram oper independ share interfac tsv connect tsv interfac transfer data layer serial stack chip form rank stack dram compar multipl chip convent dram modul figur convent dram chip form rank divid bit bus smaller bit buse smaller bus connect chip contrast stack dram layer singl chip entir tsv bus connect layer stack dram port easili decoupl peripher logic convent dram singl port figur stack layer stack dram connect neighbor upper stack layer topmost metal layer stack layer connect lower stack layer middl metal layer topmost metal layer metal layer connect dram stack layer fix peripher logic metal layer form independ port connect control peripher logic general organ stack dram metal wire form dram input port simpli connect structur mean connect easili decoupl support independ data transfer port safari technic report june describ major bandwidth bottleneck stack dram base memori system global bitlin interfac dram approach solv problem inspir organ convent dram modul multipl dram chip oper simultan increas bandwidth memori system figur observ conclud stack layer individu convent dram architectur perspect abil decoupl input port allow treat multipl layer treat multipl chip dram simultan multi layer access propos simultan multi layer access smla mechan enabl concurr multipl stack layer chip stack dram smla exploit exist dram structur chip alter logic includ multiplex support concurr oper allow bandwidth gain smla complementari gain scale dram structur global bitlin sens amplifi will describ implement coordin multiplex dedic divid tsv bus group group dedic singl stack layer second cascad explor idea time multiplex bus partit exploit observ decoupl input port vertic segment tsvs will discuss cascad implement allow circuit design stack layer ident reduc design effort offer energi effici approach implement smla dedic dedic implement divid wide tsv bus narrow group dedic singl stack layer dram chip figur case layer stack dram layer connect width half total width bit figur layer work simultan global bitlin sens amplifi transmit bit memori control time transmit bit increas clock origin frequenc frequenc layer exampl figur increas frequenc bandwidth baselin stack dram figur layer send set bit data frequenc implement detail figur compar detail organ exist stack dram figur layer share tsvs stack dram dedic figur clear explain access scenario case simplifi organ stack dram consist layer focus bit subset layer tsvs data transfer layer bitlin deliv bit clock period baselin exampl dedic base stack dram dedic left tsv lower stack layer tsv upper layer bit data bit data bit data bit data baselin data data dedic figur simultan multi layer access dedic magnitud limit frequenc exceed total attain frequenc peripher interfac interfac safari technic report june case baselin stack dram select layer upper layer exampl transfer data singl clock period upper layer transfer bit tsv bit total hand dedic base stack dram layer transfer data dedic tsv layer note increas frequenc stack dram convent dram higher frequenc dedic base stack dram transfer bit data layer baselin clock period doubl frequenc result dedic enabl bandwidth convent stack dram simultan access layer doubl data tsv transfer data doubl frequenc implement overhead dedic enabl higher bandwidth drawback implement real memori system layer stack dram physic connect man ufactur cost dedic base stack dram higher convent stack dram second increas number layer clock frequenc scale linear higher dynam energi consumpt cascad cascad reorgan interfac order address design shortcom dedic time slice multiplex figur interfac layer multiplex transfer bit data bit data upper layer perform transfer frequenc layer send data baselin clock period partit data layer transmit data clock cycl mechan stack dram independ port connect peripher circuit discuss implement detail figur vertic structur cascad layer stack dram turn simplifi exampl illustr oper sequenc time focus bit subset layer bit connect tsv setup clock frequenc respect baselin dram clock frequenc will data interfac layer multiplex select path connect upper stack layer transmit bit data data wire global sens amplifi connect cell dataclk data mux gsa gsa gsa gsa clk counter layer layer layer layer vertic structur clk clk clk clk data bandwidth ident clock frequenc clk clk clk clk data frequenc optim clock frequenc figur simultan multi layer access cascad cascad base memori system layer will fetch data cell multiplex will drive data data transfer will data layer send layer three cycl layer will send data receiv layer essenc will pipelin data layer cycl figur layer exampl will drive data cycl send layer second cycl layer will receiv layer data will send layer second cycl layer will receiv data layer send layer cycl three layer send layer data layer safari technic report june side pipelin approach layer data send lower level cycl exampl layer send fourth cycl layer layer data cycl figur layer layer tsv bandwidth util grow layer layer bandwidth upper layer unus wast clock frequenc exploit tier util lower energi util higher layer simpli run layer lower frequenc detail effect energi reduct phase lock loop plls convent generat clock arbitrari frequenc consum larg amount energi make infeas option heterogen clock frequenc domain cascad adopt simpl bit clock counter enabl generat half frequenc clock figur organ clock path clock signal typic origin memori control clock signal connect bottom layer stack dram propag top layer path clock propag cascad insert clock counter layer activ half clock frequenc clock counter perform simpl divid clock path generat frequenc valu split power ideal frequenc layer generat continu frequenc clock layer driven layer driven frequenc general lower half layer will frequenc quarter will frequenc eighth frequenc uppermost layer will frequenc figur illustr time data transfer work reduc clock mechan implement overhead implement cascad base interfac dram chip includ three compon clock counter data multiplex tsv iii control logic switch multiplex data sourc connect upper layer drive content cell base clock counter multiplex simpl design requir small number transistor neglig area overhead exampl layer figur multiplex control consist bit counter connect driver lower tsvs counter valu control will switch multiplex connect input upper layer lower tsv counter overhead complex control logic neglig power consumpt overhead frequenc data bandwidth layer bottom layer cascad will consum greater power power network driven bottom power deliveri will strongest lower layer stack dram weaker upper layer upper layer cascad solut reduc power consumpt byproduct allow layer cascad align well power network strength layer bottom layer oper frequenc upper layer reduc clock frequenc match lower bandwidth requir topmost layer clock frequenc physic design layer remain homogen minim increas power introduc heterogen layer oper frequenc approach lower power consumpt layer frequenc dedic strong power deliveri bottom layer deliv pin bandwidth high perform dram maximum pin note group pin pin group dedic power sourc vddq vssq reason estim power capac base clock frequenc pin bandwidth chip bandwidth consid bottom layer oper high pin power issu higher highest frequenc pin assum evalu discuss detail power analysi avoid issu clock skew data multiplex layer respons synchron data multiplex switch receiv data upper layer simpli connect bypass path upper layer lower layer remain cycl allow upper layer direct send data bottommost layer figur depict time cut mechan skew exampl layer data switch layer bit layer bit middl layer clock cycl multiplex layer direct connect layer layer synchron safari technic report june rank organ multipl layer dram rank collect dram chip oper lockstep rank base organ allow piec row split chip logic appear singl structur exist stack dram treat layer singl rank layer access time smla open possibl rank organ multipl dram layer access simultan explor organ multi layer rank mlr singl layer rank slr repres key trade data transfer latenc rank level parallel figur timelin serv request mlr slr layer stack dram dedic cascad data flow dedic bus divid group group group connect stack layer dedic compar cascad dedic group timelin cascad cascad divid bus group mlr merg layer singl rank slr rank case exampl rank consist bank avoid rearchitect chip case mlr will result bank capac illustr timelin serv three request requir data transfer group data transfer entir group group bank conflict smla multi layer rank rank bank rank group group dedic singl layer rank rank bank rank group group hole upper layer request cascad singl layer rank rank bank rank rxbi request rank bank request figur request servic timelin rank design smla multi layer rank mlr current rank organ stack dram multipl layer share common command interfac exampl mlr base memori system dedic cascad data transfer group requir clock cycl serv request request figur note dedic cascad timelin observ group data serv resid physic locat dedic data group layer bottom layer group data top layer cascad piec data group bottom layer second piec top layer third request sequenc access bank rank request will delay serv third request bank conflict smla singl layer rank dedic base memori system slr figur layer rank group request rank will transfer data assign group requir clock cycl serv request hand cascad partit data transfer cycl round robin fashion layer assign time slot cycl figur rank correspond bottom layer rank top layer assign lower layer time slot odd data burst correspond rank request data burst correspond rank request third data burst repres complet request rank third request servic cascad slot assign fix will hole data burst rank will serv trade mlr slr layer memori system mlr fulli servic individu request cycl group contrast slr take cycl servic request deliv request time overlap latenc access rank mlr better support latenc bound applic issu larg number memori request slr hand safari technic report june better tune memori level parallel expos greater number rank figur third request experi fewer delay slr larger number rank reduc probabl conflict consid extrem rank organ layer rank layer rank pick design point middl rank layer memori layer rank leav evalu organ futur work energi consumpt analysi order deliv greater memori bandwidth smla increas memori channel frequenc chang energi consumpt analyz energi effici mechan observ trend dram energi consumpt oper frequenc determin compon energi consump tion coupl clock frequenc iii estim energi consumpt propos mechan figur plot current specif frequenc base manufactur specif current repres specif properti dram period perform oper current stay state data channel frequenc ghz figur current trend channel frequenc power mode dram exploit current reduct techniqu intern clock variat frequenc standbi current frequenc larg variat energi reduct cut frequenc half dram consum fraction energi maintain clock propag network access dram cell absolut amount current reduct halv frequenc reduct standbi mode high energi consumpt access cell activ precharg read write amount reduc energi small compar reduct standbi mode draw observ increas clock frequenc lead greater current flow larger energi consumpt relationship energi consumpt clock frequenc linear second slope current frequenc trend normal mode frequenc observ dram energi estim tool extract current sourc current coupl clock current decoupl clock estim current consumpt frequenc tabl present energi consumpt three oper condit power standbi access oper frequenc estim mea sure energi consumpt stack dram larg fraction dram energi consumpt standbi mode coupl oper clock frequenc clock frequenc mhz power current precharg standbi current activ standbi current activ precharg standbi read standybi write wirhout standybi tabl energi consumpt estim safari technic report june methodolog cycl accur hous simul model stack memori front base pin exist stack dram wideio baselin stack dram propos hmc hbm enabl bandwidth expens area power consumpt discuss key advantag mechan dedic cascad abil deliv competit bandwidth high bandwidth propos lower global sens amplifi cost note simpli perform bandwidth scale hmc hbm will eventu constrain area power overhead extra global sens amplifi mechan overcom challeng larg reduct sens amplifi count top propos dram architectur increas chip bandwidth evalu mechan stack dram layer correspond increas frequenc time convent stack dram evalu rank organ singl layer rank multi layer rank tabl summar paramet baselin stack memori system propos memori system consist stack layer oper baselin frequenc interfac baselin dedic cascad rank organ slr mlr slr mlr slr number rank clock freq mhz bandwidth gbps data tran time sim multi layer acc global param layer bank rank chan byte req avg data transfer time layer bottom top tabl stack dram configur evalu tabl evalu system configur channel memori system singl core evalu channel system multi core evalu ident configur wide compon paramet processor core wide issu mshrs entri instruct window level cach cach associ privat cach slice core memori entri read write queue control control fcfs schedul memori system layer stack dram channel tabl configur simul system applic spec tpc stream applic suit singl core studi report averag applic multi core evalu generat multi program workload case core stack layer random select workload pool execut applic instruct prior work studi memori system multi core evalu ensur slowest core execut instruct core continu exert pressur memori subsystem measur perform instruct throughput ipc singl core system weight speedup multi core system safari technic report june evalu experi singl core multi core system compar three stack dram sign baselin convent stack dram dedic iii cascad smla base design term perform energi effici singl core figur compar smla base design dedic cascad baselin convent stack dram three stack dram design stack layer tabl access layer simultan smla base mechan provid time bandwidth compar baselin mechan evalu rank organ singl layer rank slr rank channel fig ure multi layer rank mlr rank channel figur applic figur metric perform improv smla base mechan compar baselin power reduct smla base mechan relat baselin draw three conclus figur multi layer rank rank channel singl layer rank rank channel figur perform energi effici evalu singl core system perform rank organ smla base mechan perform provement averag rank organ individu applic perform benefit base rank organ slr figur applic mechan improv perform compar baselin averag dedic cascad improv perform compar baselin intuit perform benefit higher applic higher memori intens mpki left applic averag mpki applic mlr figur smla base mechan improv perform applic compar baselin averag mechan case perform degrad note dedic cascad enabl higher bandwidth lower latenc mechan mlr rank channel reduc number opportun rank level parallel result applic hmmer zeusmp gemsfdtd omnetpp will benefit rank level parallel baselin higher bandwidth lower latenc mlr applic mpki level cach miss kilo instruct larger benchmark mpki perform chang provid averag geometr perform energi includ workload safari technic report june applic smla base mechan slr provid better perform improv compar correspond benefit mlr notic except libquantum applic dedic cascad better perform improv mlr plicat latenc sensit benefit low latenc mlr rank level parallel slr perform smla design second cascad better perform improv dedic slr cascad lower averag latenc dedic slr mlr mechan latenc tabl upper layer cascad oper lower frequenc lead reduct command address bandwidth upper layer result mlr dedic better perform cascad energi consumpt third cascad better energi effici compar dedic reduct frequenc third fourth layer increas frequenc averag lower layer dedic cascad consum energi compar baselin slr mlr multi core figur system perform improv mechan multi program workload singl core slr dedic cascad provid perform improv system configur averag dedic obtain weight speedup core system cascad perform bump reduct rank level parallel perform benefit mechan mlr lower slr perform improv energi reduct figur multi core evalu core layer mechan increas power consumpt energi time increas frequenc enabl bandwidth mechan avoid memori system energi increas reduc execut time applic singl core case mechan slr deliv energi reduct number core memori content increas case higher bandwidth demand smla allevi content shorter execut time figur save slr averag core slr mlr gear latenc parallel unabl eas content pressur well increas energi consumpt sensit number stack layer maximum bandwidth improv mechan depend number stack layer global bitlin interfac oper simultan exampl layer stack memori system mechan enabl bandwidth convent stack dram time bandwidth layer stack dram figur system perform improv energi reduct mechan layer stack dram core multi program workload evalu memori system channel safari technic report june perform improv energi reduct figur sensit layer count core layer observ order expect mechan slr provid better perform energi effici grow number stack layer dram time observ perform benefit layer stack dram mlr reduct number rank rank mlr base system rank baselin system second stack dram layer layer stack dram better perform dedic cascad reduct frequenc higher layer cascad turn lead reduct command bandwidth upper layer energi consumpt vari memori intens figur energi consumpt smla base mechan compar baselin vari mem ori intens mpki micro benchmark way observ absolut energi consumpt normal baselin mpki figur expect energi consumpt three mechan grow increas memori intens energi consum mpki mpki second analyz relat energi increas execut applic figur observ amount energi increas relat baselin reduc higher mpkis dram consum energi serv memori request amount energi consum oper depend frequenc absolut addit consum energi fair constant oper condit small compar amount energi serv memori request mpki baselin dio cio normal energi consumpt mpki dio cio energi increas figur memori intens energi consumpt case cascad better energi effici dedic lower energi head lower frequenc layer base analysi conclud smla base deign increas energi consumpt overhead small dram energi run memori intens applic small compar system energi applic memori intens cascad better energi effici dedic safari technic report june work knowledg work enabl higher bandwidth low cost leverag exist global bitlin interfac multipl layer stack dram higher bandwidth low energi consumpt optim frequenc individu layer discuss prior work aim improv memori system bandwidth bank group categor bank multipl group bank group group own set global sens amplifi increas dram intern bandwidth simultan ousli access bank group design higher bandwidth stack dram aggreg dram intern bandwidth multipl layer approach orthogon appli increas bandwidth stack dram high bandwidth memori hbm enabl high bandwidth stack dram creas dram intern bandwidth extra global bitlin chip compar wide allow simultan access bank group set global sens amplifi iii aggreg bandwidth layer assign exclus channel layer hand provid higher bandwidth extra bitlin interfac aggreg data layer transfer higher frequenc hbm achiev perform energi effici dedic lower cascad integr global sens amplifi mechan stack dram studi prior work stack dram focus util higher capac cach main memori prior studi focus architectur trade off rank channel organ work focus solv limit intern bandwidth dram presenc wider reconfigur dimm organ mini rank enabl independ access divid rank mechan mechan enabl bandwidth mitig intern bandwidth bottleneck stack dram mini rank integr buffer dimm decoupl dimm enabl higher frequenc memori channel decoupl memori channel dram chip mecha nism mechan implement small chang stack dram decoupl dimm requir expens high perform buffer multi layer rank organ loh introuduc stack dram form rank multipl layer work assum upper layer dram cell bottom layer special logic control upper layer exist stack dram mechan enabl mlr exist stack dram architectur layer control logic communic enabl simultan multi layer access minim uniform addit control logic conclus work introduc simultan multi layer access smla organ stack dram enabl greater chip memori bandwidth low cost identifi major bandwidth bottleneck exist stack dram global bitlin interfac offer cheaper altern global bitlin exploit idl intern bandwidth multipl layer drive faster interfac studi implement smla includ cascad time multiplex bus dram layer exploit dataflow reduc energi impact faster clock memori evalu smla wide array applic propos mechan improv perform reduc energi consumpt averag core multi program workload convent stack dram conclud smla high perform energi effici interfac build modern futur stack memori system low cost acknowledg safari group member feedback stimul environ provid uksong kang jung bae lee joo sun choi samsung help comment acknowledg safari technic report june support industri partner facebook googl ibm intel microsoft qualcomm vmware samsung partial support nsf grant semiconductor corpor intel scienc technolog center cloud comput donghyuk lee support scholarship samsung john clair bertucci graduat fellowship gennadi pekhimenko support microsoft fellowship refer black annavaram brekelbaum deval jiang loh mccaul morrow nelson pantuso reed rupley shankar shen webb die stack microarchitectur micro burger goodman memori bandwidth limit futur microprocessor sigarch comput archit news chandrasekar wei akesson wehn goossen system circuit level power model energi effici stack wide dram chou fah abraham microarchitectur optim exploit memori level parallel isca dean barroso tail scale commun acm harvard baker scalabl architectur wide dram mwscas huyghebaert van olmen chukwudi coenen jourdain van cauwenbergh agarwahl phommahaxay stucchi soussan enabl pitch hybrid stack silicon via ectc hybrid memori cube consortium hybrid memori cube jedec wide singl data rate wide sdr dec jedec sdram sept jedec low power doubl data rate aug jedec high bandwidth memori hbm dram oct jedec wide kang chung heo ahn lee cha ahn kwon kim lee joo kim kim lee kim jang kim choi lee jung yoo kim dram silicon technolog isscc keeth baker johnson lin dram circuit design fundament high speed topic wiley ieee press kim lee lee hwang hwang moon kim park ryu park kang kim kim bang cho jang han lee kyung choi jun mobil wide dram tsv base stack isscc kim seshadri lee liu mutlu case exploit subarray level parallel salp dram isca lee kim kim kim kim park kim kim park shin cho kwon kim lee park chung hong channel high bandwidth memori hbm stack dram effect microbump test method process tsv isscc loh extend effect stack dram cach adapt multi queue polici micro loh stack memori architectur multi core processor isca luk cohn muth patil klauser lowney wallac reddi hazelwood pin build custom program analysi tool dynam instrument pldi micron sdram micron sdram system power calcul mutlu moscibroda stall time fair memori access schedul chip multiprocessor micro novof austin kelkar strayer wyatt fulli integr cmos phase lock loop mhz lock rang jitter jssc patil cohn charney kapoor sun karunanidhi pinpoint repres portion larg intel itanium program dynam instrument micro rambus dram power model razavi design analog cmos integr circuit mcgraw hill rixner dalli kapasi mattson owen memori access schedul isca roger krishna bell jiang solihin scale bandwidth wall challeng avenu cmp scale isca safari technic report june shevgoor kim chatterje balasubramonian davi udipi quantifi relationship power deliveri network architectur polici stack memori devic micro smith wang fujino glass trend track isscc ieee solid state circuit magazin snave tullsen symbiot jobschedul simultan multithread processor asplo stream benchmark stuech kaseridi dali hunter john virtual write queue coordin dram level cach polici isca transact process perform council vogelsang understand energi consumpt dynam random access memori micro west choi vartuli practic implic middl tsv induc stress cmos technolog wide logic memori interconnect vlsit woo seong lewi lee optim stack memori architectur exploit excess high densiti tsv bandwidth hpca zheng lin zhang gorbatov david zhu mini rank adapt dram architectur improv memori power effici micro zheng lin zhang zhu decoupl dimm build high bandwidth memori system low speed dram devic isca 