--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_level_lab7.twx top_level_lab7.ncd -o
top_level_lab7.twr top_level_lab7.pcf -ucf top_level.ucf

Design file:              top_level_lab7.ncd
Physical constraint file: top_level_lab7.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
adr_sel     |    1.385(R)|      FAST  |    0.833(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    2.259(R)|      SLOW  |    0.827(R)|      SLOW  |clk_BUFGP         |   0.000|
s_sel       |    3.864(R)|      SLOW  |    0.299(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
C           |        15.116(R)|      SLOW  |         5.088(R)|      FAST  |clk_BUFGP         |   0.000|
N           |        15.229(R)|      SLOW  |         5.443(R)|      FAST  |clk_BUFGP         |   0.000|
Z           |        16.805(R)|      SLOW  |         5.674(R)|      FAST  |clk_BUFGP         |   0.000|
a           |        17.594(R)|      SLOW  |         6.473(R)|      FAST  |clk_BUFGP         |   0.000|
b           |        17.242(R)|      SLOW  |         6.236(R)|      FAST  |clk_BUFGP         |   0.000|
c           |        16.681(R)|      SLOW  |         5.884(R)|      FAST  |clk_BUFGP         |   0.000|
d           |        16.807(R)|      SLOW  |         6.076(R)|      FAST  |clk_BUFGP         |   0.000|
e           |        16.959(R)|      SLOW  |         6.021(R)|      FAST  |clk_BUFGP         |   0.000|
f           |        17.066(R)|      SLOW  |         6.191(R)|      FAST  |clk_BUFGP         |   0.000|
g           |        16.809(R)|      SLOW  |         5.927(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.688|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
adr_sel        |a              |   11.480|
adr_sel        |b              |   10.852|
adr_sel        |c              |   10.456|
adr_sel        |d              |   10.706|
adr_sel        |e              |   10.347|
adr_sel        |f              |   10.853|
adr_sel        |g              |   10.197|
s_sel          |C              |   12.208|
s_sel          |N              |   12.083|
s_sel          |Z              |   13.630|
s_sel          |a              |   14.599|
s_sel          |b              |   14.126|
s_sel          |c              |   13.575|
s_sel          |d              |   13.825|
s_sel          |e              |   13.843|
s_sel          |f              |   13.972|
s_sel          |g              |   13.693|
---------------+---------------+---------+


Analysis completed Mon Nov 27 12:08:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 669 MB



