
Coba_Gyro_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ea4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08003034  08003034  00013034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080030a8  080030a8  000130a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080030b0  080030b0  000130b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080030b4  080030b4  000130b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000080  20000000  080030b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
  8 .bss          000000f4  20000080  20000080  00020080  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000174  20000174  00020080  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000dd0e  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001fe8  00000000  00000000  0002ddbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002ea0  00000000  00000000  0002fda6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000618  00000000  00000000  00032c48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000850  00000000  00000000  00033260  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00003882  00000000  00000000  00033ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000028b7  00000000  00000000  00037332  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00039be9  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00001518  00000000  00000000  00039c68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800301c 	.word	0x0800301c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800301c 	.word	0x0800301c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__gedf2>:
 8000a04:	f04f 3cff 	mov.w	ip, #4294967295
 8000a08:	e006      	b.n	8000a18 <__cmpdf2+0x4>
 8000a0a:	bf00      	nop

08000a0c <__ledf2>:
 8000a0c:	f04f 0c01 	mov.w	ip, #1
 8000a10:	e002      	b.n	8000a18 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__cmpdf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a2e:	d01b      	beq.n	8000a68 <__cmpdf2+0x54>
 8000a30:	b001      	add	sp, #4
 8000a32:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a36:	bf0c      	ite	eq
 8000a38:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a3c:	ea91 0f03 	teqne	r1, r3
 8000a40:	bf02      	ittt	eq
 8000a42:	ea90 0f02 	teqeq	r0, r2
 8000a46:	2000      	moveq	r0, #0
 8000a48:	4770      	bxeq	lr
 8000a4a:	f110 0f00 	cmn.w	r0, #0
 8000a4e:	ea91 0f03 	teq	r1, r3
 8000a52:	bf58      	it	pl
 8000a54:	4299      	cmppl	r1, r3
 8000a56:	bf08      	it	eq
 8000a58:	4290      	cmpeq	r0, r2
 8000a5a:	bf2c      	ite	cs
 8000a5c:	17d8      	asrcs	r0, r3, #31
 8000a5e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a62:	f040 0001 	orr.w	r0, r0, #1
 8000a66:	4770      	bx	lr
 8000a68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a70:	d102      	bne.n	8000a78 <__cmpdf2+0x64>
 8000a72:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a76:	d107      	bne.n	8000a88 <__cmpdf2+0x74>
 8000a78:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d1d6      	bne.n	8000a30 <__cmpdf2+0x1c>
 8000a82:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a86:	d0d3      	beq.n	8000a30 <__cmpdf2+0x1c>
 8000a88:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a8c:	4770      	bx	lr
 8000a8e:	bf00      	nop

08000a90 <__aeabi_cdrcmple>:
 8000a90:	4684      	mov	ip, r0
 8000a92:	4610      	mov	r0, r2
 8000a94:	4662      	mov	r2, ip
 8000a96:	468c      	mov	ip, r1
 8000a98:	4619      	mov	r1, r3
 8000a9a:	4663      	mov	r3, ip
 8000a9c:	e000      	b.n	8000aa0 <__aeabi_cdcmpeq>
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdcmpeq>:
 8000aa0:	b501      	push	{r0, lr}
 8000aa2:	f7ff ffb7 	bl	8000a14 <__cmpdf2>
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	bf48      	it	mi
 8000aaa:	f110 0f00 	cmnmi.w	r0, #0
 8000aae:	bd01      	pop	{r0, pc}

08000ab0 <__aeabi_dcmpeq>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff fff4 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ab8:	bf0c      	ite	eq
 8000aba:	2001      	moveq	r0, #1
 8000abc:	2000      	movne	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmplt>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffea 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000acc:	bf34      	ite	cc
 8000ace:	2001      	movcc	r0, #1
 8000ad0:	2000      	movcs	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmple>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffe0 	bl	8000aa0 <__aeabi_cdcmpeq>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpge>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffce 	bl	8000a90 <__aeabi_cdrcmple>
 8000af4:	bf94      	ite	ls
 8000af6:	2001      	movls	r0, #1
 8000af8:	2000      	movhi	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpgt>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffc4 	bl	8000a90 <__aeabi_cdrcmple>
 8000b08:	bf34      	ite	cc
 8000b0a:	2001      	movcc	r0, #1
 8000b0c:	2000      	movcs	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b97a 	b.w	8000f00 <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	468c      	mov	ip, r1
 8000c2a:	460d      	mov	r5, r1
 8000c2c:	4604      	mov	r4, r0
 8000c2e:	9e08      	ldr	r6, [sp, #32]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d151      	bne.n	8000cd8 <__udivmoddi4+0xb4>
 8000c34:	428a      	cmp	r2, r1
 8000c36:	4617      	mov	r7, r2
 8000c38:	d96d      	bls.n	8000d16 <__udivmoddi4+0xf2>
 8000c3a:	fab2 fe82 	clz	lr, r2
 8000c3e:	f1be 0f00 	cmp.w	lr, #0
 8000c42:	d00b      	beq.n	8000c5c <__udivmoddi4+0x38>
 8000c44:	f1ce 0c20 	rsb	ip, lr, #32
 8000c48:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c4c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c50:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c54:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c58:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c5c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c60:	0c25      	lsrs	r5, r4, #16
 8000c62:	fbbc f8fa 	udiv	r8, ip, sl
 8000c66:	fa1f f987 	uxth.w	r9, r7
 8000c6a:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c6e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c72:	fb08 f309 	mul.w	r3, r8, r9
 8000c76:	42ab      	cmp	r3, r5
 8000c78:	d90a      	bls.n	8000c90 <__udivmoddi4+0x6c>
 8000c7a:	19ed      	adds	r5, r5, r7
 8000c7c:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c80:	f080 8123 	bcs.w	8000eca <__udivmoddi4+0x2a6>
 8000c84:	42ab      	cmp	r3, r5
 8000c86:	f240 8120 	bls.w	8000eca <__udivmoddi4+0x2a6>
 8000c8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000c8e:	443d      	add	r5, r7
 8000c90:	1aed      	subs	r5, r5, r3
 8000c92:	b2a4      	uxth	r4, r4
 8000c94:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c98:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ca0:	fb00 f909 	mul.w	r9, r0, r9
 8000ca4:	45a1      	cmp	r9, r4
 8000ca6:	d909      	bls.n	8000cbc <__udivmoddi4+0x98>
 8000ca8:	19e4      	adds	r4, r4, r7
 8000caa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cae:	f080 810a 	bcs.w	8000ec6 <__udivmoddi4+0x2a2>
 8000cb2:	45a1      	cmp	r9, r4
 8000cb4:	f240 8107 	bls.w	8000ec6 <__udivmoddi4+0x2a2>
 8000cb8:	3802      	subs	r0, #2
 8000cba:	443c      	add	r4, r7
 8000cbc:	eba4 0409 	sub.w	r4, r4, r9
 8000cc0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	2e00      	cmp	r6, #0
 8000cc8:	d061      	beq.n	8000d8e <__udivmoddi4+0x16a>
 8000cca:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cce:	2300      	movs	r3, #0
 8000cd0:	6034      	str	r4, [r6, #0]
 8000cd2:	6073      	str	r3, [r6, #4]
 8000cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd8:	428b      	cmp	r3, r1
 8000cda:	d907      	bls.n	8000cec <__udivmoddi4+0xc8>
 8000cdc:	2e00      	cmp	r6, #0
 8000cde:	d054      	beq.n	8000d8a <__udivmoddi4+0x166>
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	e886 0021 	stmia.w	r6, {r0, r5}
 8000ce6:	4608      	mov	r0, r1
 8000ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cec:	fab3 f183 	clz	r1, r3
 8000cf0:	2900      	cmp	r1, #0
 8000cf2:	f040 808e 	bne.w	8000e12 <__udivmoddi4+0x1ee>
 8000cf6:	42ab      	cmp	r3, r5
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0xdc>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 80fa 	bhi.w	8000ef4 <__udivmoddi4+0x2d0>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb65 0503 	sbc.w	r5, r5, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	46ac      	mov	ip, r5
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d03f      	beq.n	8000d8e <__udivmoddi4+0x16a>
 8000d0e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	b912      	cbnz	r2, 8000d1e <__udivmoddi4+0xfa>
 8000d18:	2701      	movs	r7, #1
 8000d1a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d1e:	fab7 fe87 	clz	lr, r7
 8000d22:	f1be 0f00 	cmp.w	lr, #0
 8000d26:	d134      	bne.n	8000d92 <__udivmoddi4+0x16e>
 8000d28:	1beb      	subs	r3, r5, r7
 8000d2a:	0c3a      	lsrs	r2, r7, #16
 8000d2c:	fa1f fc87 	uxth.w	ip, r7
 8000d30:	2101      	movs	r1, #1
 8000d32:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d36:	0c25      	lsrs	r5, r4, #16
 8000d38:	fb02 3318 	mls	r3, r2, r8, r3
 8000d3c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d40:	fb0c f308 	mul.w	r3, ip, r8
 8000d44:	42ab      	cmp	r3, r5
 8000d46:	d907      	bls.n	8000d58 <__udivmoddi4+0x134>
 8000d48:	19ed      	adds	r5, r5, r7
 8000d4a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d4e:	d202      	bcs.n	8000d56 <__udivmoddi4+0x132>
 8000d50:	42ab      	cmp	r3, r5
 8000d52:	f200 80d1 	bhi.w	8000ef8 <__udivmoddi4+0x2d4>
 8000d56:	4680      	mov	r8, r0
 8000d58:	1aed      	subs	r5, r5, r3
 8000d5a:	b2a3      	uxth	r3, r4
 8000d5c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d60:	fb02 5510 	mls	r5, r2, r0, r5
 8000d64:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d68:	fb0c fc00 	mul.w	ip, ip, r0
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d907      	bls.n	8000d80 <__udivmoddi4+0x15c>
 8000d70:	19e4      	adds	r4, r4, r7
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x15a>
 8000d78:	45a4      	cmp	ip, r4
 8000d7a:	f200 80b8 	bhi.w	8000eee <__udivmoddi4+0x2ca>
 8000d7e:	4618      	mov	r0, r3
 8000d80:	eba4 040c 	sub.w	r4, r4, ip
 8000d84:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d88:	e79d      	b.n	8000cc6 <__udivmoddi4+0xa2>
 8000d8a:	4631      	mov	r1, r6
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	f1ce 0420 	rsb	r4, lr, #32
 8000d96:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d9a:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d9e:	fa20 f804 	lsr.w	r8, r0, r4
 8000da2:	0c3a      	lsrs	r2, r7, #16
 8000da4:	fa25 f404 	lsr.w	r4, r5, r4
 8000da8:	ea48 0803 	orr.w	r8, r8, r3
 8000dac:	fbb4 f1f2 	udiv	r1, r4, r2
 8000db0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000db4:	fb02 4411 	mls	r4, r2, r1, r4
 8000db8:	fa1f fc87 	uxth.w	ip, r7
 8000dbc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dc0:	fb01 f30c 	mul.w	r3, r1, ip
 8000dc4:	42ab      	cmp	r3, r5
 8000dc6:	fa00 f40e 	lsl.w	r4, r0, lr
 8000dca:	d909      	bls.n	8000de0 <__udivmoddi4+0x1bc>
 8000dcc:	19ed      	adds	r5, r5, r7
 8000dce:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dd2:	f080 808a 	bcs.w	8000eea <__udivmoddi4+0x2c6>
 8000dd6:	42ab      	cmp	r3, r5
 8000dd8:	f240 8087 	bls.w	8000eea <__udivmoddi4+0x2c6>
 8000ddc:	3902      	subs	r1, #2
 8000dde:	443d      	add	r5, r7
 8000de0:	1aeb      	subs	r3, r5, r3
 8000de2:	fa1f f588 	uxth.w	r5, r8
 8000de6:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dea:	fb02 3310 	mls	r3, r2, r0, r3
 8000dee:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000df2:	fb00 f30c 	mul.w	r3, r0, ip
 8000df6:	42ab      	cmp	r3, r5
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1e6>
 8000dfa:	19ed      	adds	r5, r5, r7
 8000dfc:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e00:	d26f      	bcs.n	8000ee2 <__udivmoddi4+0x2be>
 8000e02:	42ab      	cmp	r3, r5
 8000e04:	d96d      	bls.n	8000ee2 <__udivmoddi4+0x2be>
 8000e06:	3802      	subs	r0, #2
 8000e08:	443d      	add	r5, r7
 8000e0a:	1aeb      	subs	r3, r5, r3
 8000e0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e10:	e78f      	b.n	8000d32 <__udivmoddi4+0x10e>
 8000e12:	f1c1 0720 	rsb	r7, r1, #32
 8000e16:	fa22 f807 	lsr.w	r8, r2, r7
 8000e1a:	408b      	lsls	r3, r1
 8000e1c:	fa05 f401 	lsl.w	r4, r5, r1
 8000e20:	ea48 0303 	orr.w	r3, r8, r3
 8000e24:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e28:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e2c:	40fd      	lsrs	r5, r7
 8000e2e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e32:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e36:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e3a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e3e:	fa1f f883 	uxth.w	r8, r3
 8000e42:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e46:	fb09 f408 	mul.w	r4, r9, r8
 8000e4a:	42ac      	cmp	r4, r5
 8000e4c:	fa02 f201 	lsl.w	r2, r2, r1
 8000e50:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x244>
 8000e56:	18ed      	adds	r5, r5, r3
 8000e58:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e5c:	d243      	bcs.n	8000ee6 <__udivmoddi4+0x2c2>
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	d941      	bls.n	8000ee6 <__udivmoddi4+0x2c2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	441d      	add	r5, r3
 8000e68:	1b2d      	subs	r5, r5, r4
 8000e6a:	fa1f fe8e 	uxth.w	lr, lr
 8000e6e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e72:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e76:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e7a:	fb00 f808 	mul.w	r8, r0, r8
 8000e7e:	45a0      	cmp	r8, r4
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x26e>
 8000e82:	18e4      	adds	r4, r4, r3
 8000e84:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e88:	d229      	bcs.n	8000ede <__udivmoddi4+0x2ba>
 8000e8a:	45a0      	cmp	r8, r4
 8000e8c:	d927      	bls.n	8000ede <__udivmoddi4+0x2ba>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	441c      	add	r4, r3
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	eba4 0408 	sub.w	r4, r4, r8
 8000e9a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c6      	mov	lr, r8
 8000ea2:	464d      	mov	r5, r9
 8000ea4:	d315      	bcc.n	8000ed2 <__udivmoddi4+0x2ae>
 8000ea6:	d012      	beq.n	8000ece <__udivmoddi4+0x2aa>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x29c>
 8000eaa:	ebba 030e 	subs.w	r3, sl, lr
 8000eae:	eb64 0405 	sbc.w	r4, r4, r5
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40cb      	lsrs	r3, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	40cc      	lsrs	r4, r1
 8000ebc:	6037      	str	r7, [r6, #0]
 8000ebe:	6074      	str	r4, [r6, #4]
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	e6f8      	b.n	8000cbc <__udivmoddi4+0x98>
 8000eca:	4690      	mov	r8, r2
 8000ecc:	e6e0      	b.n	8000c90 <__udivmoddi4+0x6c>
 8000ece:	45c2      	cmp	sl, r8
 8000ed0:	d2ea      	bcs.n	8000ea8 <__udivmoddi4+0x284>
 8000ed2:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ed6:	eb69 0503 	sbc.w	r5, r9, r3
 8000eda:	3801      	subs	r0, #1
 8000edc:	e7e4      	b.n	8000ea8 <__udivmoddi4+0x284>
 8000ede:	4628      	mov	r0, r5
 8000ee0:	e7d7      	b.n	8000e92 <__udivmoddi4+0x26e>
 8000ee2:	4640      	mov	r0, r8
 8000ee4:	e791      	b.n	8000e0a <__udivmoddi4+0x1e6>
 8000ee6:	4681      	mov	r9, r0
 8000ee8:	e7be      	b.n	8000e68 <__udivmoddi4+0x244>
 8000eea:	4601      	mov	r1, r0
 8000eec:	e778      	b.n	8000de0 <__udivmoddi4+0x1bc>
 8000eee:	3802      	subs	r0, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	e745      	b.n	8000d80 <__udivmoddi4+0x15c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e708      	b.n	8000d0a <__udivmoddi4+0xe6>
 8000ef8:	f1a8 0802 	sub.w	r8, r8, #2
 8000efc:	443d      	add	r5, r7
 8000efe:	e72b      	b.n	8000d58 <__udivmoddi4+0x134>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <HAL_InitTick+0x24>)
{
 8000f08:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000f0a:	6818      	ldr	r0, [r3, #0]
 8000f0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f10:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f14:	f000 f894 	bl	8001040 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	4621      	mov	r1, r4
 8000f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f20:	f000 f84e 	bl	8000fc0 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000f24:	2000      	movs	r0, #0
 8000f26:	bd10      	pop	{r4, pc}
 8000f28:	20000018 	.word	0x20000018

08000f2c <HAL_Init>:
{
 8000f2c:	b508      	push	{r3, lr}
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <HAL_Init+0x30>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000f36:	601a      	str	r2, [r3, #0]
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000f3e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f46:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f48:	2003      	movs	r0, #3
 8000f4a:	f000 f827 	bl	8000f9c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f4e:	2000      	movs	r0, #0
 8000f50:	f7ff ffd8 	bl	8000f04 <HAL_InitTick>
  HAL_MspInit();
 8000f54:	f001 fb2f 	bl	80025b6 <HAL_MspInit>
}
 8000f58:	2000      	movs	r0, #0
 8000f5a:	bd08      	pop	{r3, pc}
 8000f5c:	40023c00 	.word	0x40023c00

08000f60 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f60:	4a02      	ldr	r2, [pc, #8]	; (8000f6c <HAL_IncTick+0xc>)
 8000f62:	6813      	ldr	r3, [r2, #0]
 8000f64:	3301      	adds	r3, #1
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	200000cc 	.word	0x200000cc

08000f70 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f70:	4b01      	ldr	r3, [pc, #4]	; (8000f78 <HAL_GetTick+0x8>)
 8000f72:	6818      	ldr	r0, [r3, #0]
}
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	200000cc 	.word	0x200000cc

08000f7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000f7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000f7e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f80:	f7ff fff6 	bl	8000f70 <HAL_GetTick>
  uint32_t wait = Delay;
 8000f84:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f86:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000f88:	4605      	mov	r5, r0
  {
     wait++;
 8000f8a:	bf18      	it	ne
 8000f8c:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000f8e:	f7ff ffef 	bl	8000f70 <HAL_GetTick>
 8000f92:	1b40      	subs	r0, r0, r5
 8000f94:	42a0      	cmp	r0, r4
 8000f96:	d3fa      	bcc.n	8000f8e <HAL_Delay+0x12>
  {
  }
}
 8000f98:	b003      	add	sp, #12
 8000f9a:	bd30      	pop	{r4, r5, pc}

08000f9c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f9c:	4a07      	ldr	r2, [pc, #28]	; (8000fbc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000f9e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fa0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fa4:	041b      	lsls	r3, r3, #16
 8000fa6:	0c1b      	lsrs	r3, r3, #16
 8000fa8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000fac:	0200      	lsls	r0, r0, #8
 8000fae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000fb6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fb8:	60d3      	str	r3, [r2, #12]
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc0:	4b17      	ldr	r3, [pc, #92]	; (8001020 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fc2:	b530      	push	{r4, r5, lr}
 8000fc4:	68dc      	ldr	r4, [r3, #12]
 8000fc6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fca:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fce:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fd0:	2b04      	cmp	r3, #4
 8000fd2:	bf28      	it	cs
 8000fd4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd8:	f04f 0501 	mov.w	r5, #1
 8000fdc:	fa05 f303 	lsl.w	r3, r5, r3
 8000fe0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe4:	bf8c      	ite	hi
 8000fe6:	3c03      	subhi	r4, #3
 8000fe8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fea:	4019      	ands	r1, r3
 8000fec:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fee:	fa05 f404 	lsl.w	r4, r5, r4
 8000ff2:	3c01      	subs	r4, #1
 8000ff4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000ff6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff8:	ea42 0201 	orr.w	r2, r2, r1
 8000ffc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001000:	bfaf      	iteee	ge
 8001002:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001006:	f000 000f 	andlt.w	r0, r0, #15
 800100a:	4b06      	ldrlt	r3, [pc, #24]	; (8001024 <HAL_NVIC_SetPriority+0x64>)
 800100c:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800100e:	bfa5      	ittet	ge
 8001010:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8001014:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001016:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001018:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800101c:	bd30      	pop	{r4, r5, pc}
 800101e:	bf00      	nop
 8001020:	e000ed00 	.word	0xe000ed00
 8001024:	e000ed14 	.word	0xe000ed14

08001028 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001028:	0942      	lsrs	r2, r0, #5
 800102a:	2301      	movs	r3, #1
 800102c:	f000 001f 	and.w	r0, r0, #31
 8001030:	fa03 f000 	lsl.w	r0, r3, r0
 8001034:	4b01      	ldr	r3, [pc, #4]	; (800103c <HAL_NVIC_EnableIRQ+0x14>)
 8001036:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800103a:	4770      	bx	lr
 800103c:	e000e100 	.word	0xe000e100

08001040 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001040:	3801      	subs	r0, #1
 8001042:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001046:	d20a      	bcs.n	800105e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104a:	4a07      	ldr	r2, [pc, #28]	; (8001068 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800104e:	21f0      	movs	r1, #240	; 0xf0
 8001050:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001054:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001056:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001058:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e000e010 	.word	0xe000e010
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800106c:	4b04      	ldr	r3, [pc, #16]	; (8001080 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800106e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001070:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001072:	bf0c      	ite	eq
 8001074:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001078:	f022 0204 	bicne.w	r2, r2, #4
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	4770      	bx	lr
 8001080:	e000e010 	.word	0xe000e010

08001084 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001084:	4770      	bx	lr

08001086 <HAL_SYSTICK_IRQHandler>:
{
 8001086:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001088:	f7ff fffc 	bl	8001084 <HAL_SYSTICK_Callback>
 800108c:	bd08      	pop	{r3, pc}
	...

08001090 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001090:	6803      	ldr	r3, [r0, #0]
 8001092:	b2da      	uxtb	r2, r3
 8001094:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001098:	f023 0303 	bic.w	r3, r3, #3
 800109c:	2118      	movs	r1, #24
 800109e:	3a10      	subs	r2, #16
 80010a0:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80010a4:	4904      	ldr	r1, [pc, #16]	; (80010b8 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80010a6:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80010a8:	bf88      	it	hi
 80010aa:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80010ac:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80010ae:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80010b0:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80010b2:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80010b4:	4770      	bx	lr
 80010b6:	bf00      	nop
 80010b8:	08003034 	.word	0x08003034

080010bc <HAL_DMA_Init>:
{
 80010bc:	b570      	push	{r4, r5, r6, lr}
 80010be:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff ff56 	bl	8000f70 <HAL_GetTick>
 80010c4:	4605      	mov	r5, r0
  if(hdma == NULL)
 80010c6:	2c00      	cmp	r4, #0
 80010c8:	d071      	beq.n	80011ae <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 80010ca:	2300      	movs	r3, #0
 80010cc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80010d0:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80010d2:	2302      	movs	r3, #2
 80010d4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80010d8:	6813      	ldr	r3, [r2, #0]
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80010e0:	6821      	ldr	r1, [r4, #0]
 80010e2:	680b      	ldr	r3, [r1, #0]
 80010e4:	07d8      	lsls	r0, r3, #31
 80010e6:	d43c      	bmi.n	8001162 <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 80010e8:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010ea:	4d32      	ldr	r5, [pc, #200]	; (80011b4 <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010ec:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80010ee:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80010f0:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80010f2:	68a3      	ldr	r3, [r4, #8]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	68e2      	ldr	r2, [r4, #12]
 80010f8:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80010fa:	6922      	ldr	r2, [r4, #16]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	6962      	ldr	r2, [r4, #20]
 8001100:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001102:	69e2      	ldr	r2, [r4, #28]
 8001104:	4303      	orrs	r3, r0
 8001106:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001108:	6a22      	ldr	r2, [r4, #32]
 800110a:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800110c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800110e:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001110:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001114:	bf01      	itttt	eq
 8001116:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001118:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 800111a:	4335      	orreq	r5, r6
 800111c:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 800111e:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001120:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001122:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001124:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001128:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800112c:	d10b      	bne.n	8001146 <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 800112e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001130:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 8001132:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001134:	b13d      	cbz	r5, 8001146 <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001136:	b9f8      	cbnz	r0, 8001178 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001138:	2a01      	cmp	r2, #1
 800113a:	d02d      	beq.n	8001198 <HAL_DMA_Init+0xdc>
 800113c:	d301      	bcc.n	8001142 <HAL_DMA_Init+0x86>
 800113e:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001140:	d101      	bne.n	8001146 <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001142:	01ea      	lsls	r2, r5, #7
 8001144:	d42b      	bmi.n	800119e <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 8001146:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001148:	4620      	mov	r0, r4
 800114a:	f7ff ffa1 	bl	8001090 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800114e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001150:	233f      	movs	r3, #63	; 0x3f
 8001152:	4093      	lsls	r3, r2
 8001154:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001156:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001158:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800115a:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800115c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001160:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001162:	f7ff ff05 	bl	8000f70 <HAL_GetTick>
 8001166:	1b40      	subs	r0, r0, r5
 8001168:	2805      	cmp	r0, #5
 800116a:	d9b9      	bls.n	80010e0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800116c:	2320      	movs	r3, #32
 800116e:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001170:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 8001172:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001176:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001178:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800117c:	d113      	bne.n	80011a6 <HAL_DMA_Init+0xea>
    switch (tmp)
 800117e:	2a03      	cmp	r2, #3
 8001180:	d8e1      	bhi.n	8001146 <HAL_DMA_Init+0x8a>
 8001182:	a001      	add	r0, pc, #4	; (adr r0, 8001188 <HAL_DMA_Init+0xcc>)
 8001184:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8001188:	0800119f 	.word	0x0800119f
 800118c:	08001143 	.word	0x08001143
 8001190:	0800119f 	.word	0x0800119f
 8001194:	08001199 	.word	0x08001199
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001198:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800119c:	d1d3      	bne.n	8001146 <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800119e:	2340      	movs	r3, #64	; 0x40
 80011a0:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80011a2:	2001      	movs	r0, #1
 80011a4:	e7e5      	b.n	8001172 <HAL_DMA_Init+0xb6>
    switch (tmp)
 80011a6:	2a02      	cmp	r2, #2
 80011a8:	d9f9      	bls.n	800119e <HAL_DMA_Init+0xe2>
 80011aa:	2a03      	cmp	r2, #3
 80011ac:	e7c8      	b.n	8001140 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80011ae:	2001      	movs	r0, #1
 80011b0:	bd70      	pop	{r4, r5, r6, pc}
 80011b2:	bf00      	nop
 80011b4:	f010803f 	.word	0xf010803f

080011b8 <HAL_DMA_Start_IT>:
{
 80011b8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 80011ba:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 80011be:	2c01      	cmp	r4, #1
 80011c0:	d036      	beq.n	8001230 <HAL_DMA_Start_IT+0x78>
 80011c2:	2401      	movs	r4, #1
 80011c4:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80011c8:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80011cc:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 80011ce:	2c01      	cmp	r4, #1
 80011d0:	f04f 0500 	mov.w	r5, #0
 80011d4:	f04f 0402 	mov.w	r4, #2
 80011d8:	d128      	bne.n	800122c <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 80011da:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80011de:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80011e0:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80011e2:	6825      	ldr	r5, [r4, #0]
 80011e4:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 80011e8:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 80011ea:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80011ec:	6883      	ldr	r3, [r0, #8]
 80011ee:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 80011f0:	bf0e      	itee	eq
 80011f2:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 80011f4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 80011f6:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011f8:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 80011fa:	bf08      	it	eq
 80011fc:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011fe:	233f      	movs	r3, #63	; 0x3f
 8001200:	4093      	lsls	r3, r2
 8001202:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001204:	6823      	ldr	r3, [r4, #0]
 8001206:	f043 0316 	orr.w	r3, r3, #22
 800120a:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800120c:	6963      	ldr	r3, [r4, #20]
 800120e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001212:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8001214:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001216:	b11b      	cbz	r3, 8001220 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001218:	6823      	ldr	r3, [r4, #0]
 800121a:	f043 0308 	orr.w	r3, r3, #8
 800121e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001220:	6823      	ldr	r3, [r4, #0]
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001228:	2000      	movs	r0, #0
 800122a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 800122c:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001230:	2002      	movs	r0, #2
}
 8001232:	bd70      	pop	{r4, r5, r6, pc}

08001234 <HAL_DMA_IRQHandler>:
{
 8001234:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8001236:	2300      	movs	r3, #0
 8001238:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800123a:	4b5a      	ldr	r3, [pc, #360]	; (80013a4 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800123c:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 800123e:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001240:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001242:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001244:	2208      	movs	r2, #8
 8001246:	409a      	lsls	r2, r3
 8001248:	4216      	tst	r6, r2
{
 800124a:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800124c:	d00c      	beq.n	8001268 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800124e:	6801      	ldr	r1, [r0, #0]
 8001250:	6808      	ldr	r0, [r1, #0]
 8001252:	0740      	lsls	r0, r0, #29
 8001254:	d508      	bpl.n	8001268 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001256:	6808      	ldr	r0, [r1, #0]
 8001258:	f020 0004 	bic.w	r0, r0, #4
 800125c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800125e:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001260:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001262:	f042 0201 	orr.w	r2, r2, #1
 8001266:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001268:	2201      	movs	r2, #1
 800126a:	409a      	lsls	r2, r3
 800126c:	4216      	tst	r6, r2
 800126e:	d008      	beq.n	8001282 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001270:	6821      	ldr	r1, [r4, #0]
 8001272:	6949      	ldr	r1, [r1, #20]
 8001274:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001276:	bf41      	itttt	mi
 8001278:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800127a:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800127c:	f042 0202 	orrmi.w	r2, r2, #2
 8001280:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001282:	2204      	movs	r2, #4
 8001284:	409a      	lsls	r2, r3
 8001286:	4216      	tst	r6, r2
 8001288:	d008      	beq.n	800129c <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800128a:	6821      	ldr	r1, [r4, #0]
 800128c:	6809      	ldr	r1, [r1, #0]
 800128e:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001290:	bf41      	itttt	mi
 8001292:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001294:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001296:	f042 0204 	orrmi.w	r2, r2, #4
 800129a:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800129c:	2210      	movs	r2, #16
 800129e:	409a      	lsls	r2, r3
 80012a0:	4216      	tst	r6, r2
 80012a2:	d010      	beq.n	80012c6 <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80012a4:	6823      	ldr	r3, [r4, #0]
 80012a6:	6819      	ldr	r1, [r3, #0]
 80012a8:	0709      	lsls	r1, r1, #28
 80012aa:	d50c      	bpl.n	80012c6 <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80012ac:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	0350      	lsls	r0, r2, #13
 80012b2:	d535      	bpl.n	8001320 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	0319      	lsls	r1, r3, #12
 80012b8:	d401      	bmi.n	80012be <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80012ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012bc:	e000      	b.n	80012c0 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80012be:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80012c0:	b10b      	cbz	r3, 80012c6 <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80012c2:	4620      	mov	r0, r4
 80012c4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80012c6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80012c8:	2220      	movs	r2, #32
 80012ca:	408a      	lsls	r2, r1
 80012cc:	4216      	tst	r6, r2
 80012ce:	d038      	beq.n	8001342 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80012d0:	6823      	ldr	r3, [r4, #0]
 80012d2:	6818      	ldr	r0, [r3, #0]
 80012d4:	06c6      	lsls	r6, r0, #27
 80012d6:	d534      	bpl.n	8001342 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80012d8:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80012da:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80012de:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012e0:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80012e2:	d125      	bne.n	8001330 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80012e4:	f022 0216 	bic.w	r2, r2, #22
 80012e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80012ea:	695a      	ldr	r2, [r3, #20]
 80012ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80012f0:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80012f2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80012f4:	b90a      	cbnz	r2, 80012fa <HAL_DMA_IRQHandler+0xc6>
 80012f6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80012f8:	b11a      	cbz	r2, 8001302 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	f022 0208 	bic.w	r2, r2, #8
 8001300:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001302:	233f      	movs	r3, #63	; 0x3f
 8001304:	408b      	lsls	r3, r1
 8001306:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 8001308:	2300      	movs	r3, #0
 800130a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 800130e:	2301      	movs	r3, #1
 8001310:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001314:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001316:	b10b      	cbz	r3, 800131c <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001318:	4620      	mov	r0, r4
 800131a:	4798      	blx	r3
}
 800131c:	b003      	add	sp, #12
 800131e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001324:	bf5e      	ittt	pl
 8001326:	681a      	ldrpl	r2, [r3, #0]
 8001328:	f022 0208 	bicpl.w	r2, r2, #8
 800132c:	601a      	strpl	r2, [r3, #0]
 800132e:	e7c4      	b.n	80012ba <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001330:	0350      	lsls	r0, r2, #13
 8001332:	d528      	bpl.n	8001386 <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	0319      	lsls	r1, r3, #12
 8001338:	d432      	bmi.n	80013a0 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 800133a:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 800133c:	b10b      	cbz	r3, 8001342 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 800133e:	4620      	mov	r0, r4
 8001340:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001342:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001344:	2b00      	cmp	r3, #0
 8001346:	d0e9      	beq.n	800131c <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001348:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800134a:	07da      	lsls	r2, r3, #31
 800134c:	d519      	bpl.n	8001382 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 800134e:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001350:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001352:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001356:	6813      	ldr	r3, [r2, #0]
 8001358:	f023 0301 	bic.w	r3, r3, #1
 800135c:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800135e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001362:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001366:	9b01      	ldr	r3, [sp, #4]
 8001368:	3301      	adds	r3, #1
 800136a:	429f      	cmp	r7, r3
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	d302      	bcc.n	8001376 <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001370:	6813      	ldr	r3, [r2, #0]
 8001372:	07db      	lsls	r3, r3, #31
 8001374:	d4f7      	bmi.n	8001366 <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001376:	2300      	movs	r3, #0
 8001378:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800137c:	2301      	movs	r3, #1
 800137e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001382:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001384:	e7c7      	b.n	8001316 <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 800138c:	d108      	bne.n	80013a0 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800138e:	6819      	ldr	r1, [r3, #0]
 8001390:	f021 0110 	bic.w	r1, r1, #16
 8001394:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001396:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001398:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800139c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 80013a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013a2:	e7cb      	b.n	800133c <HAL_DMA_IRQHandler+0x108>
 80013a4:	20000018 	.word	0x20000018

080013a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80013ac:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ae:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001560 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013b4:	4a68      	ldr	r2, [pc, #416]	; (8001558 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013b6:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001564 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013ba:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013bc:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80013be:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013c2:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 80013c4:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013c8:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80013cc:	45b6      	cmp	lr, r6
 80013ce:	f040 80ae 	bne.w	800152e <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013d2:	684c      	ldr	r4, [r1, #4]
 80013d4:	f024 0710 	bic.w	r7, r4, #16
 80013d8:	2f02      	cmp	r7, #2
 80013da:	d116      	bne.n	800140a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80013dc:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80013e0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013e4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80013e8:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013ec:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80013f0:	f04f 0c0f 	mov.w	ip, #15
 80013f4:	fa0c fc0b 	lsl.w	ip, ip, fp
 80013f8:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013fc:	690d      	ldr	r5, [r1, #16]
 80013fe:	fa05 f50b 	lsl.w	r5, r5, fp
 8001402:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001406:	f8ca 5020 	str.w	r5, [sl, #32]
 800140a:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800140e:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001410:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001414:	fa05 f50a 	lsl.w	r5, r5, sl
 8001418:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800141a:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800141e:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001422:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001426:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001428:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800142c:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 800142e:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001432:	d811      	bhi.n	8001458 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001434:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001436:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800143a:	68cf      	ldr	r7, [r1, #12]
 800143c:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001440:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001444:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001446:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001448:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800144c:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001450:	409f      	lsls	r7, r3
 8001452:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001456:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001458:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800145a:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800145c:	688f      	ldr	r7, [r1, #8]
 800145e:	fa07 f70a 	lsl.w	r7, r7, sl
 8001462:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001464:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001466:	00e5      	lsls	r5, r4, #3
 8001468:	d561      	bpl.n	800152e <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146a:	f04f 0b00 	mov.w	fp, #0
 800146e:	f8cd b00c 	str.w	fp, [sp, #12]
 8001472:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001476:	4d39      	ldr	r5, [pc, #228]	; (800155c <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001478:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 800147c:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001480:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001484:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001488:	9703      	str	r7, [sp, #12]
 800148a:	9f03      	ldr	r7, [sp, #12]
 800148c:	f023 0703 	bic.w	r7, r3, #3
 8001490:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001494:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001498:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800149c:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014a0:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80014a4:	f04f 0e0f 	mov.w	lr, #15
 80014a8:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014ac:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014ae:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b2:	d043      	beq.n	800153c <HAL_GPIO_Init+0x194>
 80014b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014b8:	42a8      	cmp	r0, r5
 80014ba:	d041      	beq.n	8001540 <HAL_GPIO_Init+0x198>
 80014bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014c0:	42a8      	cmp	r0, r5
 80014c2:	d03f      	beq.n	8001544 <HAL_GPIO_Init+0x19c>
 80014c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014c8:	42a8      	cmp	r0, r5
 80014ca:	d03d      	beq.n	8001548 <HAL_GPIO_Init+0x1a0>
 80014cc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014d0:	42a8      	cmp	r0, r5
 80014d2:	d03b      	beq.n	800154c <HAL_GPIO_Init+0x1a4>
 80014d4:	4548      	cmp	r0, r9
 80014d6:	d03b      	beq.n	8001550 <HAL_GPIO_Init+0x1a8>
 80014d8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80014dc:	42a8      	cmp	r0, r5
 80014de:	d039      	beq.n	8001554 <HAL_GPIO_Init+0x1ac>
 80014e0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014e4:	42a8      	cmp	r0, r5
 80014e6:	bf14      	ite	ne
 80014e8:	2508      	movne	r5, #8
 80014ea:	2507      	moveq	r5, #7
 80014ec:	fa05 f50c 	lsl.w	r5, r5, ip
 80014f0:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014f4:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80014f6:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80014f8:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014fa:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80014fe:	bf0c      	ite	eq
 8001500:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001502:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001504:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001506:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001508:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800150c:	bf0c      	ite	eq
 800150e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001510:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001512:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001514:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001516:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800151a:	bf0c      	ite	eq
 800151c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800151e:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001520:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001522:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001524:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001526:	bf54      	ite	pl
 8001528:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800152a:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800152c:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800152e:	3301      	adds	r3, #1
 8001530:	2b10      	cmp	r3, #16
 8001532:	f47f af44 	bne.w	80013be <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001536:	b005      	add	sp, #20
 8001538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800153c:	465d      	mov	r5, fp
 800153e:	e7d5      	b.n	80014ec <HAL_GPIO_Init+0x144>
 8001540:	2501      	movs	r5, #1
 8001542:	e7d3      	b.n	80014ec <HAL_GPIO_Init+0x144>
 8001544:	2502      	movs	r5, #2
 8001546:	e7d1      	b.n	80014ec <HAL_GPIO_Init+0x144>
 8001548:	2503      	movs	r5, #3
 800154a:	e7cf      	b.n	80014ec <HAL_GPIO_Init+0x144>
 800154c:	2504      	movs	r5, #4
 800154e:	e7cd      	b.n	80014ec <HAL_GPIO_Init+0x144>
 8001550:	2505      	movs	r5, #5
 8001552:	e7cb      	b.n	80014ec <HAL_GPIO_Init+0x144>
 8001554:	2506      	movs	r5, #6
 8001556:	e7c9      	b.n	80014ec <HAL_GPIO_Init+0x144>
 8001558:	40013c00 	.word	0x40013c00
 800155c:	40020000 	.word	0x40020000
 8001560:	40023800 	.word	0x40023800
 8001564:	40021400 	.word	0x40021400

08001568 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001568:	b10a      	cbz	r2, 800156e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800156a:	6181      	str	r1, [r0, #24]
 800156c:	4770      	bx	lr
 800156e:	0409      	lsls	r1, r1, #16
 8001570:	e7fb      	b.n	800156a <HAL_GPIO_WritePin+0x2>
	...

08001574 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001574:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001576:	4604      	mov	r4, r0
 8001578:	b910      	cbnz	r0, 8001580 <HAL_RCC_OscConfig+0xc>
  {
    return HAL_ERROR;
 800157a:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 800157c:	b003      	add	sp, #12
 800157e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001580:	6803      	ldr	r3, [r0, #0]
 8001582:	07d8      	lsls	r0, r3, #31
 8001584:	d43b      	bmi.n	80015fe <HAL_RCC_OscConfig+0x8a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001586:	6823      	ldr	r3, [r4, #0]
 8001588:	0799      	lsls	r1, r3, #30
 800158a:	f100 8084 	bmi.w	8001696 <HAL_RCC_OscConfig+0x122>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158e:	6823      	ldr	r3, [r4, #0]
 8001590:	071e      	lsls	r6, r3, #28
 8001592:	f100 80c6 	bmi.w	8001722 <HAL_RCC_OscConfig+0x1ae>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001596:	6823      	ldr	r3, [r4, #0]
 8001598:	075d      	lsls	r5, r3, #29
 800159a:	d52a      	bpl.n	80015f2 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 800159c:	2300      	movs	r3, #0
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	4baa      	ldr	r3, [pc, #680]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
    PWR->CR |= PWR_CR_DBP;
 80015a2:	4dab      	ldr	r5, [pc, #684]	; (8001850 <HAL_RCC_OscConfig+0x2dc>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80015a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015a6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80015aa:	641a      	str	r2, [r3, #64]	; 0x40
 80015ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 80015b6:	682b      	ldr	r3, [r5, #0]
 80015b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015bc:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80015be:	f7ff fcd7 	bl	8000f70 <HAL_GetTick>
 80015c2:	4606      	mov	r6, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80015c4:	682b      	ldr	r3, [r5, #0]
 80015c6:	05da      	lsls	r2, r3, #23
 80015c8:	f140 80cd 	bpl.w	8001766 <HAL_RCC_OscConfig+0x1f2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015cc:	68a3      	ldr	r3, [r4, #8]
 80015ce:	4d9f      	ldr	r5, [pc, #636]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	f040 80cf 	bne.w	8001774 <HAL_RCC_OscConfig+0x200>
 80015d6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80015de:	f7ff fcc7 	bl	8000f70 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015e2:	4d9a      	ldr	r5, [pc, #616]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 80015e4:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e6:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ea:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80015ec:	079b      	lsls	r3, r3, #30
 80015ee:	f140 80e2 	bpl.w	80017b6 <HAL_RCC_OscConfig+0x242>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015f2:	69a2      	ldr	r2, [r4, #24]
 80015f4:	2a00      	cmp	r2, #0
 80015f6:	f040 80e5 	bne.w	80017c4 <HAL_RCC_OscConfig+0x250>
  return HAL_OK;
 80015fa:	2000      	movs	r0, #0
 80015fc:	e7be      	b.n	800157c <HAL_RCC_OscConfig+0x8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015fe:	4b93      	ldr	r3, [pc, #588]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 8001600:	689a      	ldr	r2, [r3, #8]
 8001602:	f002 020c 	and.w	r2, r2, #12
 8001606:	2a04      	cmp	r2, #4
 8001608:	d007      	beq.n	800161a <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001610:	2a08      	cmp	r2, #8
 8001612:	d10a      	bne.n	800162a <HAL_RCC_OscConfig+0xb6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	025a      	lsls	r2, r3, #9
 8001618:	d507      	bpl.n	800162a <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800161a:	4b8c      	ldr	r3, [pc, #560]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	039b      	lsls	r3, r3, #14
 8001620:	d5b1      	bpl.n	8001586 <HAL_RCC_OscConfig+0x12>
 8001622:	6863      	ldr	r3, [r4, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d1ae      	bne.n	8001586 <HAL_RCC_OscConfig+0x12>
 8001628:	e7a7      	b.n	800157a <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800162a:	6863      	ldr	r3, [r4, #4]
 800162c:	4d87      	ldr	r5, [pc, #540]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 800162e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001632:	d111      	bne.n	8001658 <HAL_RCC_OscConfig+0xe4>
 8001634:	682b      	ldr	r3, [r5, #0]
 8001636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800163a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800163c:	f7ff fc98 	bl	8000f70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001640:	4d82      	ldr	r5, [pc, #520]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 8001642:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001644:	682b      	ldr	r3, [r5, #0]
 8001646:	039f      	lsls	r7, r3, #14
 8001648:	d49d      	bmi.n	8001586 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800164a:	f7ff fc91 	bl	8000f70 <HAL_GetTick>
 800164e:	1b80      	subs	r0, r0, r6
 8001650:	2864      	cmp	r0, #100	; 0x64
 8001652:	d9f7      	bls.n	8001644 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8001654:	2003      	movs	r0, #3
 8001656:	e791      	b.n	800157c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800165c:	d104      	bne.n	8001668 <HAL_RCC_OscConfig+0xf4>
 800165e:	682b      	ldr	r3, [r5, #0]
 8001660:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001664:	602b      	str	r3, [r5, #0]
 8001666:	e7e5      	b.n	8001634 <HAL_RCC_OscConfig+0xc0>
 8001668:	682a      	ldr	r2, [r5, #0]
 800166a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800166e:	602a      	str	r2, [r5, #0]
 8001670:	682a      	ldr	r2, [r5, #0]
 8001672:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001676:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1df      	bne.n	800163c <HAL_RCC_OscConfig+0xc8>
        tickstart = HAL_GetTick();
 800167c:	f7ff fc78 	bl	8000f70 <HAL_GetTick>
 8001680:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001682:	682b      	ldr	r3, [r5, #0]
 8001684:	0398      	lsls	r0, r3, #14
 8001686:	f57f af7e 	bpl.w	8001586 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800168a:	f7ff fc71 	bl	8000f70 <HAL_GetTick>
 800168e:	1b80      	subs	r0, r0, r6
 8001690:	2864      	cmp	r0, #100	; 0x64
 8001692:	d9f6      	bls.n	8001682 <HAL_RCC_OscConfig+0x10e>
 8001694:	e7de      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001696:	4b6d      	ldr	r3, [pc, #436]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	f012 0f0c 	tst.w	r2, #12
 800169e:	d007      	beq.n	80016b0 <HAL_RCC_OscConfig+0x13c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016a0:	689a      	ldr	r2, [r3, #8]
 80016a2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016a6:	2a08      	cmp	r2, #8
 80016a8:	d112      	bne.n	80016d0 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	0259      	lsls	r1, r3, #9
 80016ae:	d40f      	bmi.n	80016d0 <HAL_RCC_OscConfig+0x15c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016b0:	4b66      	ldr	r3, [pc, #408]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	0792      	lsls	r2, r2, #30
 80016b6:	d503      	bpl.n	80016c0 <HAL_RCC_OscConfig+0x14c>
 80016b8:	68e2      	ldr	r2, [r4, #12]
 80016ba:	2a01      	cmp	r2, #1
 80016bc:	f47f af5d 	bne.w	800157a <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	6921      	ldr	r1, [r4, #16]
 80016c4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80016c8:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80016cc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ce:	e75e      	b.n	800158e <HAL_RCC_OscConfig+0x1a>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016d0:	68e2      	ldr	r2, [r4, #12]
 80016d2:	4b60      	ldr	r3, [pc, #384]	; (8001854 <HAL_RCC_OscConfig+0x2e0>)
 80016d4:	b1b2      	cbz	r2, 8001704 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_ENABLE();
 80016d6:	2201      	movs	r2, #1
 80016d8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016da:	f7ff fc49 	bl	8000f70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016de:	4d5b      	ldr	r5, [pc, #364]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 80016e0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e2:	682b      	ldr	r3, [r5, #0]
 80016e4:	079b      	lsls	r3, r3, #30
 80016e6:	d507      	bpl.n	80016f8 <HAL_RCC_OscConfig+0x184>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	682b      	ldr	r3, [r5, #0]
 80016ea:	6922      	ldr	r2, [r4, #16]
 80016ec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80016f0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80016f4:	602b      	str	r3, [r5, #0]
 80016f6:	e74a      	b.n	800158e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016f8:	f7ff fc3a 	bl	8000f70 <HAL_GetTick>
 80016fc:	1b80      	subs	r0, r0, r6
 80016fe:	2802      	cmp	r0, #2
 8001700:	d9ef      	bls.n	80016e2 <HAL_RCC_OscConfig+0x16e>
 8001702:	e7a7      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 8001704:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001706:	f7ff fc33 	bl	8000f70 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170a:	4d50      	ldr	r5, [pc, #320]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
        tickstart = HAL_GetTick();
 800170c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800170e:	682b      	ldr	r3, [r5, #0]
 8001710:	079f      	lsls	r7, r3, #30
 8001712:	f57f af3c 	bpl.w	800158e <HAL_RCC_OscConfig+0x1a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001716:	f7ff fc2b 	bl	8000f70 <HAL_GetTick>
 800171a:	1b80      	subs	r0, r0, r6
 800171c:	2802      	cmp	r0, #2
 800171e:	d9f6      	bls.n	800170e <HAL_RCC_OscConfig+0x19a>
 8001720:	e798      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001722:	6962      	ldr	r2, [r4, #20]
 8001724:	4b4c      	ldr	r3, [pc, #304]	; (8001858 <HAL_RCC_OscConfig+0x2e4>)
 8001726:	b17a      	cbz	r2, 8001748 <HAL_RCC_OscConfig+0x1d4>
      __HAL_RCC_LSI_ENABLE();
 8001728:	2201      	movs	r2, #1
 800172a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800172c:	f7ff fc20 	bl	8000f70 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001730:	4d46      	ldr	r5, [pc, #280]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001732:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001734:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001736:	0798      	lsls	r0, r3, #30
 8001738:	f53f af2d 	bmi.w	8001596 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800173c:	f7ff fc18 	bl	8000f70 <HAL_GetTick>
 8001740:	1b80      	subs	r0, r0, r6
 8001742:	2802      	cmp	r0, #2
 8001744:	d9f6      	bls.n	8001734 <HAL_RCC_OscConfig+0x1c0>
 8001746:	e785      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_LSI_DISABLE();
 8001748:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800174a:	f7ff fc11 	bl	8000f70 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800174e:	4d3f      	ldr	r5, [pc, #252]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
      tickstart = HAL_GetTick();
 8001750:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001752:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001754:	0799      	lsls	r1, r3, #30
 8001756:	f57f af1e 	bpl.w	8001596 <HAL_RCC_OscConfig+0x22>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800175a:	f7ff fc09 	bl	8000f70 <HAL_GetTick>
 800175e:	1b80      	subs	r0, r0, r6
 8001760:	2802      	cmp	r0, #2
 8001762:	d9f6      	bls.n	8001752 <HAL_RCC_OscConfig+0x1de>
 8001764:	e776      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001766:	f7ff fc03 	bl	8000f70 <HAL_GetTick>
 800176a:	1b80      	subs	r0, r0, r6
 800176c:	2802      	cmp	r0, #2
 800176e:	f67f af29 	bls.w	80015c4 <HAL_RCC_OscConfig+0x50>
 8001772:	e76f      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001774:	2b05      	cmp	r3, #5
 8001776:	d104      	bne.n	8001782 <HAL_RCC_OscConfig+0x20e>
 8001778:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800177a:	f043 0304 	orr.w	r3, r3, #4
 800177e:	672b      	str	r3, [r5, #112]	; 0x70
 8001780:	e729      	b.n	80015d6 <HAL_RCC_OscConfig+0x62>
 8001782:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001784:	f022 0201 	bic.w	r2, r2, #1
 8001788:	672a      	str	r2, [r5, #112]	; 0x70
 800178a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800178c:	f022 0204 	bic.w	r2, r2, #4
 8001790:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001792:	2b00      	cmp	r3, #0
 8001794:	f47f af23 	bne.w	80015de <HAL_RCC_OscConfig+0x6a>
      tickstart = HAL_GetTick();
 8001798:	f7ff fbea 	bl	8000f70 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80017a0:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017a2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80017a4:	0798      	lsls	r0, r3, #30
 80017a6:	f57f af24 	bpl.w	80015f2 <HAL_RCC_OscConfig+0x7e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017aa:	f7ff fbe1 	bl	8000f70 <HAL_GetTick>
 80017ae:	1b80      	subs	r0, r0, r6
 80017b0:	42b8      	cmp	r0, r7
 80017b2:	d9f6      	bls.n	80017a2 <HAL_RCC_OscConfig+0x22e>
 80017b4:	e74e      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017b6:	f7ff fbdb 	bl	8000f70 <HAL_GetTick>
 80017ba:	1b80      	subs	r0, r0, r6
 80017bc:	42b8      	cmp	r0, r7
 80017be:	f67f af14 	bls.w	80015ea <HAL_RCC_OscConfig+0x76>
 80017c2:	e747      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80017c4:	4d21      	ldr	r5, [pc, #132]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
 80017c6:	68ab      	ldr	r3, [r5, #8]
 80017c8:	f003 030c 	and.w	r3, r3, #12
 80017cc:	2b08      	cmp	r3, #8
 80017ce:	f43f aed4 	beq.w	800157a <HAL_RCC_OscConfig+0x6>
 80017d2:	4e22      	ldr	r6, [pc, #136]	; (800185c <HAL_RCC_OscConfig+0x2e8>)
 80017d4:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80017d8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017da:	d12a      	bne.n	8001832 <HAL_RCC_OscConfig+0x2be>
        tickstart = HAL_GetTick();
 80017dc:	f7ff fbc8 	bl	8000f70 <HAL_GetTick>
 80017e0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017e2:	682b      	ldr	r3, [r5, #0]
 80017e4:	0199      	lsls	r1, r3, #6
 80017e6:	d41e      	bmi.n	8001826 <HAL_RCC_OscConfig+0x2b2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017e8:	6a22      	ldr	r2, [r4, #32]
 80017ea:	69e3      	ldr	r3, [r4, #28]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80017f0:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80017f4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80017f6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80017fa:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017fc:	4c13      	ldr	r4, [pc, #76]	; (800184c <HAL_RCC_OscConfig+0x2d8>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80017fe:	0852      	lsrs	r2, r2, #1
 8001800:	3a01      	subs	r2, #1
 8001802:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001806:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001808:	2301      	movs	r3, #1
 800180a:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800180c:	f7ff fbb0 	bl	8000f70 <HAL_GetTick>
 8001810:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001812:	6823      	ldr	r3, [r4, #0]
 8001814:	019a      	lsls	r2, r3, #6
 8001816:	f53f aef0 	bmi.w	80015fa <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800181a:	f7ff fba9 	bl	8000f70 <HAL_GetTick>
 800181e:	1b40      	subs	r0, r0, r5
 8001820:	2802      	cmp	r0, #2
 8001822:	d9f6      	bls.n	8001812 <HAL_RCC_OscConfig+0x29e>
 8001824:	e716      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001826:	f7ff fba3 	bl	8000f70 <HAL_GetTick>
 800182a:	1bc0      	subs	r0, r0, r7
 800182c:	2802      	cmp	r0, #2
 800182e:	d9d8      	bls.n	80017e2 <HAL_RCC_OscConfig+0x26e>
 8001830:	e710      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8001832:	f7ff fb9d 	bl	8000f70 <HAL_GetTick>
 8001836:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001838:	682b      	ldr	r3, [r5, #0]
 800183a:	019b      	lsls	r3, r3, #6
 800183c:	f57f aedd 	bpl.w	80015fa <HAL_RCC_OscConfig+0x86>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001840:	f7ff fb96 	bl	8000f70 <HAL_GetTick>
 8001844:	1b00      	subs	r0, r0, r4
 8001846:	2802      	cmp	r0, #2
 8001848:	d9f6      	bls.n	8001838 <HAL_RCC_OscConfig+0x2c4>
 800184a:	e703      	b.n	8001654 <HAL_RCC_OscConfig+0xe0>
 800184c:	40023800 	.word	0x40023800
 8001850:	40007000 	.word	0x40007000
 8001854:	42470000 	.word	0x42470000
 8001858:	42470e80 	.word	0x42470e80
 800185c:	42470060 	.word	0x42470060

08001860 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001860:	4913      	ldr	r1, [pc, #76]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001862:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001864:	688b      	ldr	r3, [r1, #8]
 8001866:	f003 030c 	and.w	r3, r3, #12
 800186a:	2b04      	cmp	r3, #4
 800186c:	d003      	beq.n	8001876 <HAL_RCC_GetSysClockFreq+0x16>
 800186e:	2b08      	cmp	r3, #8
 8001870:	d003      	beq.n	800187a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001872:	4810      	ldr	r0, [pc, #64]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001874:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001876:	4810      	ldr	r0, [pc, #64]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x58>)
 8001878:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800187a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800187c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800187e:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001880:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001884:	bf14      	ite	ne
 8001886:	480c      	ldrne	r0, [pc, #48]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001888:	480a      	ldreq	r0, [pc, #40]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800188a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800188e:	bf18      	it	ne
 8001890:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001892:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001896:	fba1 0100 	umull	r0, r1, r1, r0
 800189a:	f7ff f9ab 	bl	8000bf4 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800189e:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x50>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80018a6:	3301      	adds	r3, #1
 80018a8:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 80018aa:	fbb0 f0f3 	udiv	r0, r0, r3
 80018ae:	bd08      	pop	{r3, pc}
 80018b0:	40023800 	.word	0x40023800
 80018b4:	00f42400 	.word	0x00f42400
 80018b8:	017d7840 	.word	0x017d7840

080018bc <HAL_RCC_ClockConfig>:
{
 80018bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018c0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80018c2:	4604      	mov	r4, r0
 80018c4:	b910      	cbnz	r0, 80018cc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80018c6:	2001      	movs	r0, #1
 80018c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018cc:	4b44      	ldr	r3, [pc, #272]	; (80019e0 <HAL_RCC_ClockConfig+0x124>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	f002 020f 	and.w	r2, r2, #15
 80018d4:	428a      	cmp	r2, r1
 80018d6:	d328      	bcc.n	800192a <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d8:	6821      	ldr	r1, [r4, #0]
 80018da:	078f      	lsls	r7, r1, #30
 80018dc:	d42d      	bmi.n	800193a <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018de:	07c8      	lsls	r0, r1, #31
 80018e0:	d440      	bmi.n	8001964 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018e2:	4b3f      	ldr	r3, [pc, #252]	; (80019e0 <HAL_RCC_ClockConfig+0x124>)
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	f002 020f 	and.w	r2, r2, #15
 80018ea:	4295      	cmp	r5, r2
 80018ec:	d366      	bcc.n	80019bc <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ee:	6822      	ldr	r2, [r4, #0]
 80018f0:	0751      	lsls	r1, r2, #29
 80018f2:	d46c      	bmi.n	80019ce <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f4:	0713      	lsls	r3, r2, #28
 80018f6:	d507      	bpl.n	8001908 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018f8:	4a3a      	ldr	r2, [pc, #232]	; (80019e4 <HAL_RCC_ClockConfig+0x128>)
 80018fa:	6921      	ldr	r1, [r4, #16]
 80018fc:	6893      	ldr	r3, [r2, #8]
 80018fe:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001902:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001906:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001908:	f7ff ffaa 	bl	8001860 <HAL_RCC_GetSysClockFreq>
 800190c:	4b35      	ldr	r3, [pc, #212]	; (80019e4 <HAL_RCC_ClockConfig+0x128>)
 800190e:	4a36      	ldr	r2, [pc, #216]	; (80019e8 <HAL_RCC_ClockConfig+0x12c>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001916:	5cd3      	ldrb	r3, [r2, r3]
 8001918:	40d8      	lsrs	r0, r3
 800191a:	4b34      	ldr	r3, [pc, #208]	; (80019ec <HAL_RCC_ClockConfig+0x130>)
 800191c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800191e:	2000      	movs	r0, #0
 8001920:	f7ff faf0 	bl	8000f04 <HAL_InitTick>
  return HAL_OK;
 8001924:	2000      	movs	r0, #0
 8001926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800192a:	b2ca      	uxtb	r2, r1
 800192c:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 030f 	and.w	r3, r3, #15
 8001934:	4299      	cmp	r1, r3
 8001936:	d1c6      	bne.n	80018c6 <HAL_RCC_ClockConfig+0xa>
 8001938:	e7ce      	b.n	80018d8 <HAL_RCC_ClockConfig+0x1c>
 800193a:	4b2a      	ldr	r3, [pc, #168]	; (80019e4 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193c:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001940:	bf1e      	ittt	ne
 8001942:	689a      	ldrne	r2, [r3, #8]
 8001944:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001948:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800194a:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800194c:	bf42      	ittt	mi
 800194e:	689a      	ldrmi	r2, [r3, #8]
 8001950:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001954:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001956:	689a      	ldr	r2, [r3, #8]
 8001958:	68a0      	ldr	r0, [r4, #8]
 800195a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800195e:	4302      	orrs	r2, r0
 8001960:	609a      	str	r2, [r3, #8]
 8001962:	e7bc      	b.n	80018de <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001964:	6862      	ldr	r2, [r4, #4]
 8001966:	4b1f      	ldr	r3, [pc, #124]	; (80019e4 <HAL_RCC_ClockConfig+0x128>)
 8001968:	2a01      	cmp	r2, #1
 800196a:	d11d      	bne.n	80019a8 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001972:	d0a8      	beq.n	80018c6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001974:	4e1b      	ldr	r6, [pc, #108]	; (80019e4 <HAL_RCC_ClockConfig+0x128>)
 8001976:	68b3      	ldr	r3, [r6, #8]
 8001978:	f023 0303 	bic.w	r3, r3, #3
 800197c:	4313      	orrs	r3, r2
 800197e:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001980:	f7ff faf6 	bl	8000f70 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001984:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001988:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198a:	68b3      	ldr	r3, [r6, #8]
 800198c:	6862      	ldr	r2, [r4, #4]
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001996:	d0a4      	beq.n	80018e2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001998:	f7ff faea 	bl	8000f70 <HAL_GetTick>
 800199c:	1bc0      	subs	r0, r0, r7
 800199e:	4540      	cmp	r0, r8
 80019a0:	d9f3      	bls.n	800198a <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 80019a2:	2003      	movs	r0, #3
}
 80019a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019a8:	1e91      	subs	r1, r2, #2
 80019aa:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ac:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019ae:	d802      	bhi.n	80019b6 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80019b4:	e7dd      	b.n	8001972 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019b6:	f013 0f02 	tst.w	r3, #2
 80019ba:	e7da      	b.n	8001972 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019bc:	b2ea      	uxtb	r2, r5
 80019be:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	429d      	cmp	r5, r3
 80019c8:	f47f af7d 	bne.w	80018c6 <HAL_RCC_ClockConfig+0xa>
 80019cc:	e78f      	b.n	80018ee <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019ce:	4905      	ldr	r1, [pc, #20]	; (80019e4 <HAL_RCC_ClockConfig+0x128>)
 80019d0:	68e0      	ldr	r0, [r4, #12]
 80019d2:	688b      	ldr	r3, [r1, #8]
 80019d4:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80019d8:	4303      	orrs	r3, r0
 80019da:	608b      	str	r3, [r1, #8]
 80019dc:	e78a      	b.n	80018f4 <HAL_RCC_ClockConfig+0x38>
 80019de:	bf00      	nop
 80019e0:	40023c00 	.word	0x40023c00
 80019e4:	40023800 	.word	0x40023800
 80019e8:	0800305a 	.word	0x0800305a
 80019ec:	20000018 	.word	0x20000018

080019f0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80019f0:	4b01      	ldr	r3, [pc, #4]	; (80019f8 <HAL_RCC_GetHCLKFreq+0x8>)
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	20000018 	.word	0x20000018

080019fc <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019fc:	4b04      	ldr	r3, [pc, #16]	; (8001a10 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019fe:	4a05      	ldr	r2, [pc, #20]	; (8001a14 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001a06:	5cd3      	ldrb	r3, [r2, r3]
 8001a08:	4a03      	ldr	r2, [pc, #12]	; (8001a18 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a0a:	6810      	ldr	r0, [r2, #0]
}
 8001a0c:	40d8      	lsrs	r0, r3
 8001a0e:	4770      	bx	lr
 8001a10:	40023800 	.word	0x40023800
 8001a14:	0800306a 	.word	0x0800306a
 8001a18:	20000018 	.word	0x20000018

08001a1c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a1e:	4a05      	ldr	r2, [pc, #20]	; (8001a34 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001a26:	5cd3      	ldrb	r3, [r2, r3]
 8001a28:	4a03      	ldr	r2, [pc, #12]	; (8001a38 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a2a:	6810      	ldr	r0, [r2, #0]
}
 8001a2c:	40d8      	lsrs	r0, r3
 8001a2e:	4770      	bx	lr
 8001a30:	40023800 	.word	0x40023800
 8001a34:	0800306a 	.word	0x0800306a
 8001a38:	20000018 	.word	0x20000018

08001a3c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a3c:	230f      	movs	r3, #15
 8001a3e:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a40:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <HAL_RCC_GetClockConfig+0x34>)
 8001a42:	689a      	ldr	r2, [r3, #8]
 8001a44:	f002 0203 	and.w	r2, r2, #3
 8001a48:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a4a:	689a      	ldr	r2, [r3, #8]
 8001a4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001a50:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a52:	689a      	ldr	r2, [r3, #8]
 8001a54:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001a58:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	08db      	lsrs	r3, r3, #3
 8001a5e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001a62:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a64:	4b03      	ldr	r3, [pc, #12]	; (8001a74 <HAL_RCC_GetClockConfig+0x38>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 030f 	and.w	r3, r3, #15
 8001a6c:	600b      	str	r3, [r1, #0]
 8001a6e:	4770      	bx	lr
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40023c00 	.word	0x40023c00

08001a78 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001a78:	6803      	ldr	r3, [r0, #0]
 8001a7a:	68da      	ldr	r2, [r3, #12]
 8001a7c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001a80:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001a82:	695a      	ldr	r2, [r3, #20]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8001a90:	4770      	bx	lr
	...

08001a94 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001a98:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001a9a:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001a9c:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001a9e:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001aa0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001aa4:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001aa6:	6133      	str	r3, [r6, #16]
{
 8001aa8:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001aaa:	6883      	ldr	r3, [r0, #8]
 8001aac:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8001aae:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ab0:	4303      	orrs	r3, r0
 8001ab2:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001ab4:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ab8:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001aba:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001abe:	430b      	orrs	r3, r1
 8001ac0:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001ac2:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001ac4:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001ac6:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001ac8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001acc:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ace:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001ad2:	6173      	str	r3, [r6, #20]
 8001ad4:	4b7a      	ldr	r3, [pc, #488]	; (8001cc0 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001ad6:	d17c      	bne.n	8001bd2 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ad8:	429e      	cmp	r6, r3
 8001ada:	d003      	beq.n	8001ae4 <UART_SetConfig+0x50>
 8001adc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001ae0:	429e      	cmp	r6, r3
 8001ae2:	d144      	bne.n	8001b6e <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001ae4:	f7ff ff9a 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001ae8:	2519      	movs	r5, #25
 8001aea:	fb05 f300 	mul.w	r3, r5, r0
 8001aee:	6860      	ldr	r0, [r4, #4]
 8001af0:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001af4:	0040      	lsls	r0, r0, #1
 8001af6:	fbb3 f3f0 	udiv	r3, r3, r0
 8001afa:	fbb3 f3f9 	udiv	r3, r3, r9
 8001afe:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001b02:	f7ff ff8b 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001b06:	6863      	ldr	r3, [r4, #4]
 8001b08:	4368      	muls	r0, r5
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	fbb0 f7f3 	udiv	r7, r0, r3
 8001b10:	f7ff ff84 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001b14:	6863      	ldr	r3, [r4, #4]
 8001b16:	4368      	muls	r0, r5
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b1e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b22:	fb09 7313 	mls	r3, r9, r3, r7
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	3332      	adds	r3, #50	; 0x32
 8001b2a:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001b34:	f7ff ff72 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001b38:	6862      	ldr	r2, [r4, #4]
 8001b3a:	4368      	muls	r0, r5
 8001b3c:	0052      	lsls	r2, r2, #1
 8001b3e:	fbb0 faf2 	udiv	sl, r0, r2
 8001b42:	f7ff ff6b 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001b46:	6863      	ldr	r3, [r4, #4]
 8001b48:	4368      	muls	r0, r5
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b50:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b54:	fb09 a313 	mls	r3, r9, r3, sl
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	3332      	adds	r3, #50	; 0x32
 8001b5c:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b60:	f003 0307 	and.w	r3, r3, #7
 8001b64:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001b66:	443b      	add	r3, r7
 8001b68:	60b3      	str	r3, [r6, #8]
 8001b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001b6e:	f7ff ff45 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001b72:	2519      	movs	r5, #25
 8001b74:	fb05 f300 	mul.w	r3, r5, r0
 8001b78:	6860      	ldr	r0, [r4, #4]
 8001b7a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001b7e:	0040      	lsls	r0, r0, #1
 8001b80:	fbb3 f3f0 	udiv	r3, r3, r0
 8001b84:	fbb3 f3f9 	udiv	r3, r3, r9
 8001b88:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001b8c:	f7ff ff36 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001b90:	6863      	ldr	r3, [r4, #4]
 8001b92:	4368      	muls	r0, r5
 8001b94:	005b      	lsls	r3, r3, #1
 8001b96:	fbb0 f7f3 	udiv	r7, r0, r3
 8001b9a:	f7ff ff2f 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001b9e:	6863      	ldr	r3, [r4, #4]
 8001ba0:	4368      	muls	r0, r5
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ba8:	fbb3 f3f9 	udiv	r3, r3, r9
 8001bac:	fb09 7313 	mls	r3, r9, r3, r7
 8001bb0:	00db      	lsls	r3, r3, #3
 8001bb2:	3332      	adds	r3, #50	; 0x32
 8001bb4:	fbb3 f3f9 	udiv	r3, r3, r9
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8001bbe:	f7ff ff1d 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001bc2:	6862      	ldr	r2, [r4, #4]
 8001bc4:	4368      	muls	r0, r5
 8001bc6:	0052      	lsls	r2, r2, #1
 8001bc8:	fbb0 faf2 	udiv	sl, r0, r2
 8001bcc:	f7ff ff16 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001bd0:	e7b9      	b.n	8001b46 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001bd2:	429e      	cmp	r6, r3
 8001bd4:	d002      	beq.n	8001bdc <UART_SetConfig+0x148>
 8001bd6:	4b3b      	ldr	r3, [pc, #236]	; (8001cc4 <UART_SetConfig+0x230>)
 8001bd8:	429e      	cmp	r6, r3
 8001bda:	d140      	bne.n	8001c5e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001bdc:	f7ff ff1e 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001be0:	6867      	ldr	r7, [r4, #4]
 8001be2:	2519      	movs	r5, #25
 8001be4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001be8:	fb05 f300 	mul.w	r3, r5, r0
 8001bec:	00bf      	lsls	r7, r7, #2
 8001bee:	fbb3 f3f7 	udiv	r3, r3, r7
 8001bf2:	fbb3 f3f9 	udiv	r3, r3, r9
 8001bf6:	011f      	lsls	r7, r3, #4
 8001bf8:	f7ff ff10 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001bfc:	6863      	ldr	r3, [r4, #4]
 8001bfe:	4368      	muls	r0, r5
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	fbb0 f8f3 	udiv	r8, r0, r3
 8001c06:	f7ff ff09 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001c0a:	6863      	ldr	r3, [r4, #4]
 8001c0c:	4368      	muls	r0, r5
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c14:	fbb3 f3f9 	udiv	r3, r3, r9
 8001c18:	fb09 8313 	mls	r3, r9, r3, r8
 8001c1c:	011b      	lsls	r3, r3, #4
 8001c1e:	3332      	adds	r3, #50	; 0x32
 8001c20:	fbb3 f3f9 	udiv	r3, r3, r9
 8001c24:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001c28:	f7ff fef8 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
 8001c2c:	6862      	ldr	r2, [r4, #4]
 8001c2e:	4368      	muls	r0, r5
 8001c30:	0092      	lsls	r2, r2, #2
 8001c32:	fbb0 faf2 	udiv	sl, r0, r2
 8001c36:	f7ff fef1 	bl	8001a1c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001c3a:	6863      	ldr	r3, [r4, #4]
 8001c3c:	4368      	muls	r0, r5
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c44:	fbb3 f3f9 	udiv	r3, r3, r9
 8001c48:	fb09 a313 	mls	r3, r9, r3, sl
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	3332      	adds	r3, #50	; 0x32
 8001c50:	fbb3 f3f9 	udiv	r3, r3, r9
 8001c54:	f003 030f 	and.w	r3, r3, #15
 8001c58:	ea43 0308 	orr.w	r3, r3, r8
 8001c5c:	e783      	b.n	8001b66 <UART_SetConfig+0xd2>
 8001c5e:	f7ff fecd 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001c62:	6867      	ldr	r7, [r4, #4]
 8001c64:	2519      	movs	r5, #25
 8001c66:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001c6a:	fb05 f300 	mul.w	r3, r5, r0
 8001c6e:	00bf      	lsls	r7, r7, #2
 8001c70:	fbb3 f3f7 	udiv	r3, r3, r7
 8001c74:	fbb3 f3f9 	udiv	r3, r3, r9
 8001c78:	011f      	lsls	r7, r3, #4
 8001c7a:	f7ff febf 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001c7e:	6863      	ldr	r3, [r4, #4]
 8001c80:	4368      	muls	r0, r5
 8001c82:	009b      	lsls	r3, r3, #2
 8001c84:	fbb0 f8f3 	udiv	r8, r0, r3
 8001c88:	f7ff feb8 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001c8c:	6863      	ldr	r3, [r4, #4]
 8001c8e:	4368      	muls	r0, r5
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	fbb0 f3f3 	udiv	r3, r0, r3
 8001c96:	fbb3 f3f9 	udiv	r3, r3, r9
 8001c9a:	fb09 8313 	mls	r3, r9, r3, r8
 8001c9e:	011b      	lsls	r3, r3, #4
 8001ca0:	3332      	adds	r3, #50	; 0x32
 8001ca2:	fbb3 f3f9 	udiv	r3, r3, r9
 8001ca6:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001caa:	f7ff fea7 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001cae:	6862      	ldr	r2, [r4, #4]
 8001cb0:	4368      	muls	r0, r5
 8001cb2:	0092      	lsls	r2, r2, #2
 8001cb4:	fbb0 faf2 	udiv	sl, r0, r2
 8001cb8:	f7ff fea0 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001cbc:	e7bd      	b.n	8001c3a <UART_SetConfig+0x1a6>
 8001cbe:	bf00      	nop
 8001cc0:	40011000 	.word	0x40011000
 8001cc4:	40011400 	.word	0x40011400

08001cc8 <HAL_UART_Init>:
{
 8001cc8:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001cca:	4604      	mov	r4, r0
 8001ccc:	b340      	cbz	r0, 8001d20 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8001cce:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001cd2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cd6:	b91b      	cbnz	r3, 8001ce0 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001cd8:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001cdc:	f000 fc9c 	bl	8002618 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8001ce0:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8001ce2:	2324      	movs	r3, #36	; 0x24
 8001ce4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001ce8:	68d3      	ldr	r3, [r2, #12]
 8001cea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001cee:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001cf0:	4620      	mov	r0, r4
 8001cf2:	f7ff fecf 	bl	8001a94 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cf6:	6823      	ldr	r3, [r4, #0]
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001cfe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d00:	695a      	ldr	r2, [r3, #20]
 8001d02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d06:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d0e:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d10:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 8001d12:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d14:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001d16:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001d1a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001d1e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001d20:	2001      	movs	r0, #1
}
 8001d22:	bd10      	pop	{r4, pc}

08001d24 <HAL_UART_Receive_DMA>:
{  
 8001d24:	4613      	mov	r3, r2
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001d26:	f890 203a 	ldrb.w	r2, [r0, #58]	; 0x3a
 8001d2a:	2a20      	cmp	r2, #32
{  
 8001d2c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001d2e:	4605      	mov	r5, r0
  if(huart->RxState == HAL_UART_STATE_READY) 
 8001d30:	d138      	bne.n	8001da4 <HAL_UART_Receive_DMA+0x80>
    if((pData == NULL ) || (Size == 0)) 
 8001d32:	2900      	cmp	r1, #0
 8001d34:	d034      	beq.n	8001da0 <HAL_UART_Receive_DMA+0x7c>
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d032      	beq.n	8001da0 <HAL_UART_Receive_DMA+0x7c>
    __HAL_LOCK(huart);
 8001d3a:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 8001d3e:	2a01      	cmp	r2, #1
 8001d40:	d030      	beq.n	8001da4 <HAL_UART_Receive_DMA+0x80>
 8001d42:	2201      	movs	r2, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d44:	2400      	movs	r4, #0
    __HAL_LOCK(huart);
 8001d46:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d4a:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d4c:	63c4      	str	r4, [r0, #60]	; 0x3c
    huart->pRxBuffPtr = pData;
 8001d4e:	6281      	str	r1, [r0, #40]	; 0x28
    huart->RxXferSize = Size;
 8001d50:	8583      	strh	r3, [r0, #44]	; 0x2c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d52:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001d56:	6b40      	ldr	r0, [r0, #52]	; 0x34
 8001d58:	4a13      	ldr	r2, [pc, #76]	; (8001da8 <HAL_UART_Receive_DMA+0x84>)
 8001d5a:	63c2      	str	r2, [r0, #60]	; 0x3c
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001d5c:	682e      	ldr	r6, [r5, #0]
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001d5e:	4a13      	ldr	r2, [pc, #76]	; (8001dac <HAL_UART_Receive_DMA+0x88>)
 8001d60:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001d62:	4a13      	ldr	r2, [pc, #76]	; (8001db0 <HAL_UART_Receive_DMA+0x8c>)
 8001d64:	64c2      	str	r2, [r0, #76]	; 0x4c
    huart->hdmarx->XferAbortCallback = NULL;
 8001d66:	6504      	str	r4, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t*)tmp, Size);
 8001d68:	460a      	mov	r2, r1
 8001d6a:	1d31      	adds	r1, r6, #4
 8001d6c:	f7ff fa24 	bl	80011b8 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001d70:	682b      	ldr	r3, [r5, #0]
 8001d72:	9401      	str	r4, [sp, #4]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	9201      	str	r2, [sp, #4]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	9201      	str	r2, [sp, #4]
 8001d7c:	9a01      	ldr	r2, [sp, #4]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d7e:	68da      	ldr	r2, [r3, #12]
    __HAL_UNLOCK(huart);
 8001d80:	f885 4038 	strb.w	r4, [r5, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d88:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d8a:	695a      	ldr	r2, [r3, #20]
 8001d8c:	f042 0201 	orr.w	r2, r2, #1
 8001d90:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001d92:	695a      	ldr	r2, [r3, #20]
 8001d94:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d98:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8001d9a:	4620      	mov	r0, r4
}
 8001d9c:	b002      	add	sp, #8
 8001d9e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001da0:	2001      	movs	r0, #1
 8001da2:	e7fb      	b.n	8001d9c <HAL_UART_Receive_DMA+0x78>
    return HAL_BUSY; 
 8001da4:	2002      	movs	r0, #2
 8001da6:	e7f9      	b.n	8001d9c <HAL_UART_Receive_DMA+0x78>
 8001da8:	08001db7 	.word	0x08001db7
 8001dac:	08001df1 	.word	0x08001df1
 8001db0:	08001dfd 	.word	0x08001dfd

08001db4 <HAL_UART_RxCpltCallback>:
 8001db4:	4770      	bx	lr

08001db6 <UART_DMAReceiveCplt>:
{
 8001db6:	b508      	push	{r3, lr}
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001db8:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dba:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001dc2:	d110      	bne.n	8001de6 <UART_DMAReceiveCplt+0x30>
    huart->RxXferCount = 0U;
 8001dc4:	85d3      	strh	r3, [r2, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001dc6:	6813      	ldr	r3, [r2, #0]
 8001dc8:	68d9      	ldr	r1, [r3, #12]
 8001dca:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001dce:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001dd0:	6959      	ldr	r1, [r3, #20]
 8001dd2:	f021 0101 	bic.w	r1, r1, #1
 8001dd6:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001dd8:	6959      	ldr	r1, [r3, #20]
 8001dda:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8001dde:	6159      	str	r1, [r3, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001de0:	2320      	movs	r3, #32
 8001de2:	f882 303a 	strb.w	r3, [r2, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8001de6:	4610      	mov	r0, r2
 8001de8:	f7ff ffe4 	bl	8001db4 <HAL_UART_RxCpltCallback>
 8001dec:	bd08      	pop	{r3, pc}

08001dee <HAL_UART_RxHalfCpltCallback>:
 8001dee:	4770      	bx	lr

08001df0 <UART_DMARxHalfCplt>:
{
 8001df0:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart); 
 8001df2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001df4:	f7ff fffb 	bl	8001dee <HAL_UART_RxHalfCpltCallback>
 8001df8:	bd08      	pop	{r3, pc}

08001dfa <HAL_UART_ErrorCallback>:
 8001dfa:	4770      	bx	lr

08001dfc <UART_DMAError>:
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001dfc:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 8001dfe:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001e00:	680b      	ldr	r3, [r1, #0]
 8001e02:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001e04:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8001e08:	2821      	cmp	r0, #33	; 0x21
 8001e0a:	d10a      	bne.n	8001e22 <UART_DMAError+0x26>
 8001e0c:	0612      	lsls	r2, r2, #24
 8001e0e:	d508      	bpl.n	8001e22 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8001e10:	2200      	movs	r2, #0
 8001e12:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001e14:	68da      	ldr	r2, [r3, #12]
 8001e16:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001e1a:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 8001e22:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001e24:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8001e28:	2a22      	cmp	r2, #34	; 0x22
 8001e2a:	d106      	bne.n	8001e3a <UART_DMAError+0x3e>
 8001e2c:	065b      	lsls	r3, r3, #25
 8001e2e:	d504      	bpl.n	8001e3a <UART_DMAError+0x3e>
    huart->RxXferCount = 0U;
 8001e30:	2300      	movs	r3, #0
 8001e32:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8001e34:	4608      	mov	r0, r1
 8001e36:	f7ff fe1f 	bl	8001a78 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001e3a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001e3c:	f043 0310 	orr.w	r3, r3, #16
 8001e40:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001e42:	4608      	mov	r0, r1
 8001e44:	f7ff ffd9 	bl	8001dfa <HAL_UART_ErrorCallback>
 8001e48:	bd08      	pop	{r3, pc}
	...

08001e4c <LCD1602_TIM_MicorSecDelay>:
	TIM3->EGR = 1; 					//Update generate auto
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
}
static void LCD1602_TIM_MicorSecDelay(uint32_t uSecDelay)
{
	TIM3->ARR = uSecDelay-1;
 8001e4c:	4b07      	ldr	r3, [pc, #28]	; (8001e6c <LCD1602_TIM_MicorSecDelay+0x20>)
 8001e4e:	3801      	subs	r0, #1
 8001e50:	62d8      	str	r0, [r3, #44]	; 0x2c
	TIM3->SR &= ~(0x0001);  // Clear UEV flag
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	f022 0201 	bic.w	r2, r2, #1
 8001e58:	611a      	str	r2, [r3, #16]
	TIM3->CR1 |= 1UL;
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	f042 0201 	orr.w	r2, r2, #1
 8001e60:	601a      	str	r2, [r3, #0]
	while((TIM3->SR&0x0001) != 1);
 8001e62:	691a      	ldr	r2, [r3, #16]
 8001e64:	07d2      	lsls	r2, r2, #31
 8001e66:	d5fc      	bpl.n	8001e62 <LCD1602_TIM_MicorSecDelay+0x16>
}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	40000400 	.word	0x40000400

08001e70 <LCD1602_TIM_Config>:
{
 8001e70:	b510      	push	{r4, lr}
 8001e72:	b086      	sub	sp, #24
	HAL_RCC_GetClockConfig(&myCLKtypeDef, &flashLatencyVar);
 8001e74:	4669      	mov	r1, sp
 8001e76:	a801      	add	r0, sp, #4
 8001e78:	f7ff fde0 	bl	8001a3c <HAL_RCC_GetClockConfig>
	if(myCLKtypeDef.APB1CLKDivider == RCC_HCLK_DIV1)
 8001e7c:	9b04      	ldr	r3, [sp, #16]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d12c      	bne.n	8001edc <LCD1602_TIM_Config+0x6c>
		clockSpeed = HAL_RCC_GetPCLK1Freq();
 8001e82:	f7ff fdbb 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
	clockSpeed *= 0.000001;
 8001e86:	f7fe fb35 	bl	80004f4 <__aeabi_ui2d>
 8001e8a:	a319      	add	r3, pc, #100	; (adr r3, 8001ef0 <LCD1602_TIM_Config+0x80>)
 8001e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e90:	f7fe fba6 	bl	80005e0 <__aeabi_dmul>
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001e94:	4a14      	ldr	r2, [pc, #80]	; (8001ee8 <LCD1602_TIM_Config+0x78>)
	TIM3->CR1 &= ~(0x0010);
 8001e96:	4c15      	ldr	r4, [pc, #84]	; (8001eec <LCD1602_TIM_Config+0x7c>)
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;  // 0x1
 8001e98:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001e9a:	f043 0302 	orr.w	r3, r3, #2
 8001e9e:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->CR1 &= ~(0x0010);
 8001ea0:	6823      	ldr	r3, [r4, #0]
 8001ea2:	f023 0310 	bic.w	r3, r3, #16
 8001ea6:	6023      	str	r3, [r4, #0]
	TIM3->CR1 &= ~(0x0001);
 8001ea8:	6823      	ldr	r3, [r4, #0]
 8001eaa:	f023 0301 	bic.w	r3, r3, #1
 8001eae:	6023      	str	r3, [r4, #0]
	TIM3->CR1 &= ~(1UL << 2);
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	f023 0304 	bic.w	r3, r3, #4
 8001eb6:	6023      	str	r3, [r4, #0]
	TIM3->CR1 |= (1UL << 3);				  
 8001eb8:	6823      	ldr	r3, [r4, #0]
 8001eba:	f043 0308 	orr.w	r3, r3, #8
 8001ebe:	6023      	str	r3, [r4, #0]
	clockSpeed *= 0.000001;
 8001ec0:	f7fe fe28 	bl	8000b14 <__aeabi_d2uiz>
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001ec4:	2309      	movs	r3, #9
	TIM3->PSC = clockSpeed-1;
 8001ec6:	3801      	subs	r0, #1
 8001ec8:	62a0      	str	r0, [r4, #40]	; 0x28
	TIM3->ARR = 10-1; 								// The Flag sets when overflows
 8001eca:	62e3      	str	r3, [r4, #44]	; 0x2c
	TIM3->EGR = 1; 					//Update generate auto
 8001ecc:	2301      	movs	r3, #1
 8001ece:	6163      	str	r3, [r4, #20]
	TIM3->SR &= ~(0x0001);	//Clear Update interrupt flag
 8001ed0:	6923      	ldr	r3, [r4, #16]
 8001ed2:	f023 0301 	bic.w	r3, r3, #1
 8001ed6:	6123      	str	r3, [r4, #16]
}
 8001ed8:	b006      	add	sp, #24
 8001eda:	bd10      	pop	{r4, pc}
		clockSpeed = HAL_RCC_GetPCLK1Freq()*2;
 8001edc:	f7ff fd8e 	bl	80019fc <HAL_RCC_GetPCLK1Freq>
 8001ee0:	0040      	lsls	r0, r0, #1
 8001ee2:	e7d0      	b.n	8001e86 <LCD1602_TIM_Config+0x16>
 8001ee4:	f3af 8000 	nop.w
 8001ee8:	40023800 	.word	0x40023800
 8001eec:	40000400 	.word	0x40000400
 8001ef0:	a0b5ed8d 	.word	0xa0b5ed8d
 8001ef4:	3eb0c6f7 	.word	0x3eb0c6f7

08001ef8 <LCD1602_EnablePulse>:
{
 8001ef8:	b538      	push	{r3, r4, r5, lr}
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_SET);
 8001efa:	4d0a      	ldr	r5, [pc, #40]	; (8001f24 <LCD1602_EnablePulse+0x2c>)
 8001efc:	4c0a      	ldr	r4, [pc, #40]	; (8001f28 <LCD1602_EnablePulse+0x30>)
 8001efe:	8829      	ldrh	r1, [r5, #0]
 8001f00:	6820      	ldr	r0, [r4, #0]
 8001f02:	2201      	movs	r2, #1
 8001f04:	f7ff fb30 	bl	8001568 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(writeTimeConstant);
 8001f08:	200a      	movs	r0, #10
 8001f0a:	f7ff ff9f 	bl	8001e4c <LCD1602_TIM_MicorSecDelay>
	HAL_GPIO_WritePin(PORT_RS_and_E, PIN_E, GPIO_PIN_RESET);
 8001f0e:	6820      	ldr	r0, [r4, #0]
 8001f10:	8829      	ldrh	r1, [r5, #0]
 8001f12:	2200      	movs	r2, #0
 8001f14:	f7ff fb28 	bl	8001568 <HAL_GPIO_WritePin>
	LCD1602_TIM_MicorSecDelay(60);
 8001f18:	203c      	movs	r0, #60	; 0x3c
}
 8001f1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD1602_TIM_MicorSecDelay(60);
 8001f1e:	f7ff bf95 	b.w	8001e4c <LCD1602_TIM_MicorSecDelay>
 8001f22:	bf00      	nop
 8001f24:	200000ac 	.word	0x200000ac
 8001f28:	200000b8 	.word	0x200000b8

08001f2c <LCD1602_write>:
{
 8001f2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(mode_8_4_I2C == 1)		//8bits mode
 8001f30:	4b43      	ldr	r3, [pc, #268]	; (8002040 <LCD1602_write+0x114>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b01      	cmp	r3, #1
{
 8001f36:	4604      	mov	r4, r0
	uint8_t LSB_nibble = byte&0xF, MSB_nibble = (byte>>4)&0xF;
 8001f38:	ea4f 1610 	mov.w	r6, r0, lsr #4
	if(mode_8_4_I2C == 1)		//8bits mode
 8001f3c:	d13d      	bne.n	8001fba <LCD1602_write+0x8e>
		HAL_GPIO_WritePin(PORT_LSB, D0_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8001f3e:	4d41      	ldr	r5, [pc, #260]	; (8002044 <LCD1602_write+0x118>)
 8001f40:	4b41      	ldr	r3, [pc, #260]	; (8002048 <LCD1602_write+0x11c>)
 8001f42:	f000 0201 	and.w	r2, r0, #1
 8001f46:	8819      	ldrh	r1, [r3, #0]
 8001f48:	6828      	ldr	r0, [r5, #0]
 8001f4a:	f7ff fb0d 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D1_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8001f4e:	4b3f      	ldr	r3, [pc, #252]	; (800204c <LCD1602_write+0x120>)
 8001f50:	6828      	ldr	r0, [r5, #0]
 8001f52:	8819      	ldrh	r1, [r3, #0]
 8001f54:	f004 0202 	and.w	r2, r4, #2
 8001f58:	f7ff fb06 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D2_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8001f5c:	4b3c      	ldr	r3, [pc, #240]	; (8002050 <LCD1602_write+0x124>)
 8001f5e:	6828      	ldr	r0, [r5, #0]
 8001f60:	8819      	ldrh	r1, [r3, #0]
 8001f62:	f004 0204 	and.w	r2, r4, #4
 8001f66:	f7ff faff 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_LSB, D3_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001f6a:	4b3a      	ldr	r3, [pc, #232]	; (8002054 <LCD1602_write+0x128>)
 8001f6c:	6828      	ldr	r0, [r5, #0]
 8001f6e:	8819      	ldrh	r1, [r3, #0]
 8001f70:	f004 0208 	and.w	r2, r4, #8
 8001f74:	f7ff faf8 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001f78:	4c37      	ldr	r4, [pc, #220]	; (8002058 <LCD1602_write+0x12c>)
 8001f7a:	4b38      	ldr	r3, [pc, #224]	; (800205c <LCD1602_write+0x130>)
 8001f7c:	6820      	ldr	r0, [r4, #0]
 8001f7e:	8819      	ldrh	r1, [r3, #0]
 8001f80:	f006 0201 	and.w	r2, r6, #1
 8001f84:	f7ff faf0 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001f88:	4b35      	ldr	r3, [pc, #212]	; (8002060 <LCD1602_write+0x134>)
 8001f8a:	6820      	ldr	r0, [r4, #0]
 8001f8c:	8819      	ldrh	r1, [r3, #0]
 8001f8e:	f006 0202 	and.w	r2, r6, #2
 8001f92:	f7ff fae9 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001f96:	4b33      	ldr	r3, [pc, #204]	; (8002064 <LCD1602_write+0x138>)
 8001f98:	6820      	ldr	r0, [r4, #0]
 8001f9a:	8819      	ldrh	r1, [r3, #0]
 8001f9c:	f006 0204 	and.w	r2, r6, #4
 8001fa0:	f7ff fae2 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001fa4:	4b30      	ldr	r3, [pc, #192]	; (8002068 <LCD1602_write+0x13c>)
 8001fa6:	6820      	ldr	r0, [r4, #0]
 8001fa8:	8819      	ldrh	r1, [r3, #0]
 8001faa:	f006 0208 	and.w	r2, r6, #8
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8001fae:	f7ff fadb 	bl	8001568 <HAL_GPIO_WritePin>
}
 8001fb2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		LCD1602_EnablePulse();
 8001fb6:	f7ff bf9f 	b.w	8001ef8 <LCD1602_EnablePulse>
	else if(mode_8_4_I2C == 2)	//4 bits mode
 8001fba:	2b02      	cmp	r3, #2
 8001fbc:	d13e      	bne.n	800203c <LCD1602_write+0x110>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001fbe:	4d26      	ldr	r5, [pc, #152]	; (8002058 <LCD1602_write+0x12c>)
 8001fc0:	f8df a098 	ldr.w	sl, [pc, #152]	; 800205c <LCD1602_write+0x130>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001fc4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002060 <LCD1602_write+0x134>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001fc8:	f8ba 1000 	ldrh.w	r1, [sl]
 8001fcc:	6828      	ldr	r0, [r5, #0]
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001fce:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8002064 <LCD1602_write+0x138>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001fd2:	4f25      	ldr	r7, [pc, #148]	; (8002068 <LCD1602_write+0x13c>)
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(MSB_nibble&0x1));
 8001fd4:	f006 0201 	and.w	r2, r6, #1
 8001fd8:	f7ff fac6 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(MSB_nibble&0x2));
 8001fdc:	f006 0202 	and.w	r2, r6, #2
 8001fe0:	f8b9 1000 	ldrh.w	r1, [r9]
 8001fe4:	6828      	ldr	r0, [r5, #0]
 8001fe6:	f7ff fabf 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(MSB_nibble&0x4));
 8001fea:	f006 0204 	and.w	r2, r6, #4
 8001fee:	f8b8 1000 	ldrh.w	r1, [r8]
 8001ff2:	6828      	ldr	r0, [r5, #0]
 8001ff4:	f7ff fab8 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(MSB_nibble&0x8));
 8001ff8:	f006 0208 	and.w	r2, r6, #8
 8001ffc:	8839      	ldrh	r1, [r7, #0]
 8001ffe:	6828      	ldr	r0, [r5, #0]
 8002000:	f7ff fab2 	bl	8001568 <HAL_GPIO_WritePin>
		LCD1602_EnablePulse();
 8002004:	f7ff ff78 	bl	8001ef8 <LCD1602_EnablePulse>
		HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8002008:	f004 0201 	and.w	r2, r4, #1
 800200c:	f8ba 1000 	ldrh.w	r1, [sl]
 8002010:	6828      	ldr	r0, [r5, #0]
 8002012:	f7ff faa9 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 8002016:	f004 0202 	and.w	r2, r4, #2
 800201a:	f8b9 1000 	ldrh.w	r1, [r9]
 800201e:	6828      	ldr	r0, [r5, #0]
 8002020:	f7ff faa2 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 8002024:	f004 0204 	and.w	r2, r4, #4
 8002028:	f8b8 1000 	ldrh.w	r1, [r8]
 800202c:	6828      	ldr	r0, [r5, #0]
 800202e:	f7ff fa9b 	bl	8001568 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 8002032:	f004 0208 	and.w	r2, r4, #8
 8002036:	8839      	ldrh	r1, [r7, #0]
 8002038:	6828      	ldr	r0, [r5, #0]
 800203a:	e7b8      	b.n	8001fae <LCD1602_write+0x82>
 800203c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002040:	20000002 	.word	0x20000002
 8002044:	200000b0 	.word	0x200000b0
 8002048:	2000009c 	.word	0x2000009c
 800204c:	2000009e 	.word	0x2000009e
 8002050:	200000a0 	.word	0x200000a0
 8002054:	200000a2 	.word	0x200000a2
 8002058:	200000b4 	.word	0x200000b4
 800205c:	200000a4 	.word	0x200000a4
 8002060:	200000a6 	.word	0x200000a6
 8002064:	200000a8 	.word	0x200000a8
 8002068:	200000aa 	.word	0x200000aa

0800206c <LCD1602_write4bitCommand>:
	//Call low level write parallel function
	LCD1602_write(data);
}
//7) Write 4 bits command, *FOR 4 BITS MODE ONLY*
static void LCD1602_write4bitCommand(uint8_t nibble)
{
 800206c:	b538      	push	{r3, r4, r5, lr}
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 800206e:	4b14      	ldr	r3, [pc, #80]	; (80020c0 <LCD1602_write4bitCommand+0x54>)
	uint8_t LSB_nibble = nibble&0xF;
	//Set RS to 0
	LCD1602_RS(false);
	//LSB data
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8002070:	4c14      	ldr	r4, [pc, #80]	; (80020c4 <LCD1602_write4bitCommand+0x58>)
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8002072:	8819      	ldrh	r1, [r3, #0]
 8002074:	4b14      	ldr	r3, [pc, #80]	; (80020c8 <LCD1602_write4bitCommand+0x5c>)
{
 8002076:	4605      	mov	r5, r0
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 8002078:	2200      	movs	r2, #0
 800207a:	6818      	ldr	r0, [r3, #0]
 800207c:	f7ff fa74 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D4_PIN, (GPIO_PinState)(LSB_nibble&0x1));
 8002080:	4b12      	ldr	r3, [pc, #72]	; (80020cc <LCD1602_write4bitCommand+0x60>)
 8002082:	6820      	ldr	r0, [r4, #0]
 8002084:	8819      	ldrh	r1, [r3, #0]
 8002086:	f005 0201 	and.w	r2, r5, #1
 800208a:	f7ff fa6d 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D5_PIN, (GPIO_PinState)(LSB_nibble&0x2));
 800208e:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <LCD1602_write4bitCommand+0x64>)
 8002090:	6820      	ldr	r0, [r4, #0]
 8002092:	8819      	ldrh	r1, [r3, #0]
 8002094:	f005 0202 	and.w	r2, r5, #2
 8002098:	f7ff fa66 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D6_PIN, (GPIO_PinState)(LSB_nibble&0x4));
 800209c:	4b0d      	ldr	r3, [pc, #52]	; (80020d4 <LCD1602_write4bitCommand+0x68>)
 800209e:	6820      	ldr	r0, [r4, #0]
 80020a0:	8819      	ldrh	r1, [r3, #0]
 80020a2:	f005 0204 	and.w	r2, r5, #4
 80020a6:	f7ff fa5f 	bl	8001568 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PORT_MSB, D7_PIN, (GPIO_PinState)(LSB_nibble&0x8));
 80020aa:	4b0b      	ldr	r3, [pc, #44]	; (80020d8 <LCD1602_write4bitCommand+0x6c>)
 80020ac:	6820      	ldr	r0, [r4, #0]
 80020ae:	8819      	ldrh	r1, [r3, #0]
 80020b0:	f005 0208 	and.w	r2, r5, #8
 80020b4:	f7ff fa58 	bl	8001568 <HAL_GPIO_WritePin>
	//Write the Enable pulse
	LCD1602_EnablePulse();
}
 80020b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	LCD1602_EnablePulse();
 80020bc:	f7ff bf1c 	b.w	8001ef8 <LCD1602_EnablePulse>
 80020c0:	200000ae 	.word	0x200000ae
 80020c4:	200000b4 	.word	0x200000b4
 80020c8:	200000b8 	.word	0x200000b8
 80020cc:	200000a4 	.word	0x200000a4
 80020d0:	200000a6 	.word	0x200000a6
 80020d4:	200000a8 	.word	0x200000a8
 80020d8:	200000aa 	.word	0x200000aa

080020dc <LCD1602_writeCommand>:
{
 80020dc:	b510      	push	{r4, lr}
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 80020de:	4b06      	ldr	r3, [pc, #24]	; (80020f8 <LCD1602_writeCommand+0x1c>)
 80020e0:	8819      	ldrh	r1, [r3, #0]
 80020e2:	4b06      	ldr	r3, [pc, #24]	; (80020fc <LCD1602_writeCommand+0x20>)
{
 80020e4:	4604      	mov	r4, r0
	else HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_RESET);
 80020e6:	2200      	movs	r2, #0
 80020e8:	6818      	ldr	r0, [r3, #0]
 80020ea:	f7ff fa3d 	bl	8001568 <HAL_GPIO_WritePin>
	LCD1602_write(command);
 80020ee:	4620      	mov	r0, r4
}
 80020f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	LCD1602_write(command);
 80020f4:	f7ff bf1a 	b.w	8001f2c <LCD1602_write>
 80020f8:	200000ae 	.word	0x200000ae
 80020fc:	200000b8 	.word	0x200000b8

08002100 <LCD1602_Begin4BIT>:
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
	HAL_Delay(2);
}
//2) LCD begin 4 bits function
void LCD1602_Begin4BIT(GPIO_TypeDef* PORT_RS_E, uint16_t RS, uint16_t E, GPIO_TypeDef* PORT_MSBs4to7, uint16_t D4, uint16_t D5, uint16_t D6, uint16_t D7)
{
 8002100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	//Set GPIO Ports and Pins data
	PORT_RS_and_E = PORT_RS_E;
 8002102:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 80021c4 <LCD1602_Begin4BIT+0xc4>
{
 8002106:	f8bd 7018 	ldrh.w	r7, [sp, #24]
	PORT_RS_and_E = PORT_RS_E;
 800210a:	f8ce 0000 	str.w	r0, [lr]
	PIN_RS = RS;
 800210e:	4824      	ldr	r0, [pc, #144]	; (80021a0 <LCD1602_Begin4BIT+0xa0>)
{
 8002110:	f8bd 601c 	ldrh.w	r6, [sp, #28]
	PIN_RS = RS;
 8002114:	8001      	strh	r1, [r0, #0]
	PIN_E = E;
 8002116:	4923      	ldr	r1, [pc, #140]	; (80021a4 <LCD1602_Begin4BIT+0xa4>)
{
 8002118:	f8bd 5020 	ldrh.w	r5, [sp, #32]
	PIN_E = E;
 800211c:	800a      	strh	r2, [r1, #0]
	PORT_MSB = PORT_MSBs4to7;
 800211e:	4a22      	ldr	r2, [pc, #136]	; (80021a8 <LCD1602_Begin4BIT+0xa8>)
{
 8002120:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
	PORT_MSB = PORT_MSBs4to7;
 8002124:	6013      	str	r3, [r2, #0]
	D4_PIN = D4;
 8002126:	4b21      	ldr	r3, [pc, #132]	; (80021ac <LCD1602_Begin4BIT+0xac>)
 8002128:	801f      	strh	r7, [r3, #0]
	D5_PIN = D5;
 800212a:	4b21      	ldr	r3, [pc, #132]	; (80021b0 <LCD1602_Begin4BIT+0xb0>)
 800212c:	801e      	strh	r6, [r3, #0]
	D6_PIN = D6;
 800212e:	4b21      	ldr	r3, [pc, #132]	; (80021b4 <LCD1602_Begin4BIT+0xb4>)
 8002130:	801d      	strh	r5, [r3, #0]
	D7_PIN = D7;
 8002132:	4b21      	ldr	r3, [pc, #132]	; (80021b8 <LCD1602_Begin4BIT+0xb8>)
 8002134:	801c      	strh	r4, [r3, #0]
	//Initialise microsecond timer
	LCD1602_TIM_Config();
 8002136:	f7ff fe9b 	bl	8001e70 <LCD1602_TIM_Config>
	//Set the mode to 4 bits
	mode_8_4_I2C = 2;
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <LCD1602_Begin4BIT+0xbc>)
 800213c:	2502      	movs	r5, #2
 800213e:	701d      	strb	r5, [r3, #0]
	//Function set variable to 4 bits mode
	FunctionSet = 0x28;
 8002140:	4b1f      	ldr	r3, [pc, #124]	; (80021c0 <LCD1602_Begin4BIT+0xc0>)
 8002142:	2428      	movs	r4, #40	; 0x28
	
	//Initialise LCD
	//1. Wait at least 15ms
	HAL_Delay(20);
 8002144:	2014      	movs	r0, #20
	FunctionSet = 0x28;
 8002146:	701c      	strb	r4, [r3, #0]
	HAL_Delay(20);
 8002148:	f7fe ff18 	bl	8000f7c <HAL_Delay>
	//2. Attentions sequence
	LCD1602_write4bitCommand(0x3);
 800214c:	2003      	movs	r0, #3
 800214e:	f7ff ff8d 	bl	800206c <LCD1602_write4bitCommand>
	HAL_Delay(5);
 8002152:	2005      	movs	r0, #5
 8002154:	f7fe ff12 	bl	8000f7c <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8002158:	2003      	movs	r0, #3
 800215a:	f7ff ff87 	bl	800206c <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800215e:	2001      	movs	r0, #1
 8002160:	f7fe ff0c 	bl	8000f7c <HAL_Delay>
	LCD1602_write4bitCommand(0x3);
 8002164:	2003      	movs	r0, #3
 8002166:	f7ff ff81 	bl	800206c <LCD1602_write4bitCommand>
	HAL_Delay(1);
 800216a:	2001      	movs	r0, #1
 800216c:	f7fe ff06 	bl	8000f7c <HAL_Delay>
	LCD1602_write4bitCommand(0x2);  //4 bit mode
 8002170:	4628      	mov	r0, r5
 8002172:	f7ff ff7b 	bl	800206c <LCD1602_write4bitCommand>
	HAL_Delay(1);
 8002176:	2001      	movs	r0, #1
 8002178:	f7fe ff00 	bl	8000f7c <HAL_Delay>
	//3. Display control (Display ON, Cursor ON, blink cursor)
	LCD1602_writeCommand(LCD_DISPLAYCONTROL | LCD_DISPLAY_B | LCD_DISPLAY_C | LCD_DISPLAY_D);
 800217c:	200f      	movs	r0, #15
 800217e:	f7ff ffad 	bl	80020dc <LCD1602_writeCommand>
	//4. Clear LCD and return home
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 8002182:	2001      	movs	r0, #1
 8002184:	f7ff ffaa 	bl	80020dc <LCD1602_writeCommand>
	HAL_Delay(3);
 8002188:	2003      	movs	r0, #3
 800218a:	f7fe fef7 	bl	8000f7c <HAL_Delay>
	//4. Function set; Enable 2 lines, Data length to 8 bits
	LCD1602_writeCommand(LCD_FUNCTIONSET | LCD_FUNCTION_N);
 800218e:	4620      	mov	r0, r4
 8002190:	f7ff ffa4 	bl	80020dc <LCD1602_writeCommand>
	HAL_Delay(3);
 8002194:	2003      	movs	r0, #3
}
 8002196:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	HAL_Delay(3);
 800219a:	f7fe beef 	b.w	8000f7c <HAL_Delay>
 800219e:	bf00      	nop
 80021a0:	200000ae 	.word	0x200000ae
 80021a4:	200000ac 	.word	0x200000ac
 80021a8:	200000b4 	.word	0x200000b4
 80021ac:	200000a4 	.word	0x200000a4
 80021b0:	200000a6 	.word	0x200000a6
 80021b4:	200000a8 	.word	0x200000a8
 80021b8:	200000aa 	.word	0x200000aa
 80021bc:	20000002 	.word	0x20000002
 80021c0:	20000001 	.word	0x20000001
 80021c4:	200000b8 	.word	0x200000b8

080021c8 <LCD1602_print>:
//3) LCD print string
void LCD1602_print(char string[])
{
 80021c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 80021cc:	4f0a      	ldr	r7, [pc, #40]	; (80021f8 <LCD1602_print+0x30>)
 80021ce:	f8df 802c 	ldr.w	r8, [pc, #44]	; 80021fc <LCD1602_print+0x34>
 80021d2:	1e45      	subs	r5, r0, #1
 80021d4:	f100 040f 	add.w	r4, r0, #15
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 80021d8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80021dc:	b156      	cbz	r6, 80021f4 <LCD1602_print+0x2c>
	if(state) HAL_GPIO_WritePin(PORT_RS_and_E, PIN_RS, GPIO_PIN_SET);
 80021de:	2201      	movs	r2, #1
 80021e0:	8839      	ldrh	r1, [r7, #0]
 80021e2:	f8d8 0000 	ldr.w	r0, [r8]
 80021e6:	f7ff f9bf 	bl	8001568 <HAL_GPIO_WritePin>
	LCD1602_write(data);
 80021ea:	4630      	mov	r0, r6
 80021ec:	f7ff fe9e 	bl	8001f2c <LCD1602_write>
	for(uint8_t i=0;  i< 16 && string[i]!=NULL; i++)
 80021f0:	42a5      	cmp	r5, r4
 80021f2:	d1f1      	bne.n	80021d8 <LCD1602_print+0x10>
 80021f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021f8:	200000ae 	.word	0x200000ae
 80021fc:	200000b8 	.word	0x200000b8

08002200 <LCD1602_setCursor>:
}
//4) set cursor position
void LCD1602_setCursor(uint8_t row, uint8_t col)
{
	uint8_t maskData;
	maskData = (col-1)&0x0F;
 8002200:	3901      	subs	r1, #1
 8002202:	f001 010f 	and.w	r1, r1, #15
	if(row==1)
 8002206:	2801      	cmp	r0, #1
	{
		maskData |= (0x80);
		LCD1602_writeCommand(maskData);
 8002208:	bf0c      	ite	eq
 800220a:	f041 0080 	orreq.w	r0, r1, #128	; 0x80
	}
	else
	{
		maskData |= (0xc0);
		LCD1602_writeCommand(maskData);
 800220e:	f041 00c0 	orrne.w	r0, r1, #192	; 0xc0
 8002212:	f7ff bf63 	b.w	80020dc <LCD1602_writeCommand>
	...

08002218 <LCD1602_noCursor>:
	LCD1602_writeCommand(FunctionSet);
}
//6) Cursor ON/OFF
void LCD1602_noCursor(void)
{
	DisplayControl &= ~(0x02);
 8002218:	4b03      	ldr	r3, [pc, #12]	; (8002228 <LCD1602_noCursor+0x10>)
 800221a:	7818      	ldrb	r0, [r3, #0]
 800221c:	f000 00fd 	and.w	r0, r0, #253	; 0xfd
 8002220:	7018      	strb	r0, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 8002222:	f7ff bf5b 	b.w	80020dc <LCD1602_writeCommand>
 8002226:	bf00      	nop
 8002228:	20000000 	.word	0x20000000

0800222c <LCD1602_clear>:
	DisplayControl |= (0x02);
	LCD1602_writeCommand(DisplayControl);
}
//7) Clear display
void LCD1602_clear(void)
{
 800222c:	b508      	push	{r3, lr}
	LCD1602_writeCommand(LCD_CLEARDISPLAY);
 800222e:	2001      	movs	r0, #1
 8002230:	f7ff ff54 	bl	80020dc <LCD1602_writeCommand>
	HAL_Delay(3);
 8002234:	2003      	movs	r0, #3
}
 8002236:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(3);
 800223a:	f7fe be9f 	b.w	8000f7c <HAL_Delay>
	...

08002240 <LCD1602_noBlink>:
//8) Blinking cursor
void LCD1602_noBlink(void)
{
	DisplayControl &= ~(0x01);
 8002240:	4b03      	ldr	r3, [pc, #12]	; (8002250 <LCD1602_noBlink+0x10>)
 8002242:	7818      	ldrb	r0, [r3, #0]
 8002244:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
 8002248:	7018      	strb	r0, [r3, #0]
	LCD1602_writeCommand(DisplayControl);
 800224a:	f7ff bf47 	b.w	80020dc <LCD1602_writeCommand>
 800224e:	bf00      	nop
 8002250:	20000000 	.word	0x20000000

08002254 <LCD1602_PrintInt>:
}

//********** Print numbers to LCD **********//
//1. Integer
void LCD1602_PrintInt(int number)
{
 8002254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char numStr[16];
	sprintf(numStr,"%d", number);
 8002256:	4602      	mov	r2, r0
 8002258:	4904      	ldr	r1, [pc, #16]	; (800226c <LCD1602_PrintInt+0x18>)
 800225a:	4668      	mov	r0, sp
 800225c:	f000 fab2 	bl	80027c4 <siprintf>
	LCD1602_print(numStr);
 8002260:	4668      	mov	r0, sp
 8002262:	f7ff ffb1 	bl	80021c8 <LCD1602_print>
}
 8002266:	b005      	add	sp, #20
 8002268:	f85d fb04 	ldr.w	pc, [sp], #4
 800226c:	0800303c 	.word	0x0800303c

08002270 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002270:	b530      	push	{r4, r5, lr}
 8002272:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002274:	2300      	movs	r3, #0
 8002276:	4a27      	ldr	r2, [pc, #156]	; (8002314 <SystemClock_Config+0xa4>)
 8002278:	9301      	str	r3, [sp, #4]
 800227a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800227c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002280:	6411      	str	r1, [r2, #64]	; 0x40
 8002282:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002284:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002288:	9201      	str	r2, [sp, #4]
 800228a:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800228c:	4a22      	ldr	r2, [pc, #136]	; (8002318 <SystemClock_Config+0xa8>)
 800228e:	9302      	str	r3, [sp, #8]
 8002290:	6811      	ldr	r1, [r2, #0]
 8002292:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8002296:	6011      	str	r1, [r2, #0]
 8002298:	6812      	ldr	r2, [r2, #0]
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800229a:	930f      	str	r3, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800229c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80022a0:	9202      	str	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022a2:	2308      	movs	r3, #8
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022a4:	9a02      	ldr	r2, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022a6:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022a8:	2201      	movs	r2, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022aa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022ac:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLN = 168;
 80022ae:	23a8      	movs	r3, #168	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80022b0:	2210      	movs	r2, #16
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022b2:	2504      	movs	r5, #4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022b4:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022b6:	9408      	str	r4, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80022b8:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022ba:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 168;
 80022bc:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022be:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022c0:	9513      	str	r5, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022c2:	f7ff f957 	bl	8001574 <HAL_RCC_OscConfig>
 80022c6:	b100      	cbz	r0, 80022ca <SystemClock_Config+0x5a>
 80022c8:	e7fe      	b.n	80022c8 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022ca:	230f      	movs	r3, #15
 80022cc:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022d2:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80022d4:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022d6:	2105      	movs	r1, #5
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022dc:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022de:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80022e0:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80022e2:	f7ff faeb 	bl	80018bc <HAL_RCC_ClockConfig>
 80022e6:	4604      	mov	r4, r0
 80022e8:	b100      	cbz	r0, 80022ec <SystemClock_Config+0x7c>
 80022ea:	e7fe      	b.n	80022ea <SystemClock_Config+0x7a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80022ec:	f7ff fb80 	bl	80019f0 <HAL_RCC_GetHCLKFreq>
 80022f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80022f8:	f7fe fea2 	bl	8001040 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80022fc:	4628      	mov	r0, r5
 80022fe:	f7fe feb5 	bl	800106c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002302:	4622      	mov	r2, r4
 8002304:	4621      	mov	r1, r4
 8002306:	f04f 30ff 	mov.w	r0, #4294967295
 800230a:	f7fe fe59 	bl	8000fc0 <HAL_NVIC_SetPriority>
}
 800230e:	b015      	add	sp, #84	; 0x54
 8002310:	bd30      	pop	{r4, r5, pc}
 8002312:	bf00      	nop
 8002314:	40023800 	.word	0x40023800
 8002318:	40007000 	.word	0x40007000
 800231c:	00000000 	.word	0x00000000

08002320 <main>:
{
 8002320:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002324:	b08d      	sub	sp, #52	; 0x34
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002326:	2400      	movs	r4, #0
 8002328:	4d95      	ldr	r5, [pc, #596]	; (8002580 <main+0x260>)
  HAL_Init();
 800232a:	f7fe fdff 	bl	8000f2c <HAL_Init>
  SystemClock_Config();
 800232e:	f7ff ff9f 	bl	8002270 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002332:	9404      	str	r4, [sp, #16]
 8002334:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002336:	4893      	ldr	r0, [pc, #588]	; (8002584 <main+0x264>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800233c:	632b      	str	r3, [r5, #48]	; 0x30
 800233e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002340:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002344:	9304      	str	r3, [sp, #16]
 8002346:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002348:	9405      	str	r4, [sp, #20]
 800234a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800234c:	f043 0302 	orr.w	r3, r3, #2
 8002350:	632b      	str	r3, [r5, #48]	; 0x30
 8002352:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	9305      	str	r3, [sp, #20]
 800235a:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800235c:	9406      	str	r4, [sp, #24]
 800235e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	632b      	str	r3, [r5, #48]	; 0x30
 8002366:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 800236e:	4622      	mov	r2, r4
 8002370:	f44f 4120 	mov.w	r1, #40960	; 0xa000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002374:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 8002376:	f7ff f8f7 	bl	8001568 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15, GPIO_PIN_RESET);
 800237a:	4622      	mov	r2, r4
 800237c:	f44f 412a 	mov.w	r1, #43520	; 0xaa00
 8002380:	4881      	ldr	r0, [pc, #516]	; (8002588 <main+0x268>)
 8002382:	f7ff f8f1 	bl	8001568 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002386:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002388:	f44f 4320 	mov.w	r3, #40960	; 0xa000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800238c:	a907      	add	r1, sp, #28
 800238e:	487d      	ldr	r0, [pc, #500]	; (8002584 <main+0x264>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002390:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002392:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002396:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002398:	f7ff f806 	bl	80013a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD11 PD13 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 800239c:	f44f 432a 	mov.w	r3, #43520	; 0xaa00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a0:	a907      	add	r1, sp, #28
 80023a2:	4879      	ldr	r0, [pc, #484]	; (8002588 <main+0x268>)
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_15;
 80023a4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a8:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023aa:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023ac:	f7fe fffc 	bl	80013a8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023b0:	9407      	str	r4, [sp, #28]
 80023b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80023b4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023b8:	632b      	str	r3, [r5, #48]	; 0x30
 80023ba:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  huart3.Instance = USART3;
 80023bc:	4d73      	ldr	r5, [pc, #460]	; (800258c <main+0x26c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023c2:	9307      	str	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80023c4:	4622      	mov	r2, r4
 80023c6:	4621      	mov	r1, r4
 80023c8:	200c      	movs	r0, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ca:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80023cc:	f7fe fdf8 	bl	8000fc0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80023d0:	200c      	movs	r0, #12
 80023d2:	f7fe fe29 	bl	8001028 <HAL_NVIC_EnableIRQ>
  huart3.Init.BaudRate = 115200;
 80023d6:	4b6e      	ldr	r3, [pc, #440]	; (8002590 <main+0x270>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023d8:	60ac      	str	r4, [r5, #8]
  huart3.Init.BaudRate = 115200;
 80023da:	f44f 37e1 	mov.w	r7, #115200	; 0x1c200
 80023de:	e885 0088 	stmia.w	r5, {r3, r7}
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023e2:	4628      	mov	r0, r5
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023e4:	230c      	movs	r3, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023e6:	60ec      	str	r4, [r5, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023e8:	612c      	str	r4, [r5, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023ea:	616b      	str	r3, [r5, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ec:	61ac      	str	r4, [r5, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023ee:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023f0:	f7ff fc6a 	bl	8001cc8 <HAL_UART_Init>
 80023f4:	b100      	cbz	r0, 80023f8 <main+0xd8>
 80023f6:	e7fe      	b.n	80023f6 <main+0xd6>
  LCD1602_Begin4BIT(GPIOB, GPIO_PIN_13, GPIO_PIN_15, GPIOD, GPIO_PIN_9, GPIO_PIN_11, GPIO_PIN_13, GPIO_PIN_15);
 80023f8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002400:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002404:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8002408:	9203      	str	r2, [sp, #12]
 800240a:	9102      	str	r1, [sp, #8]
 800240c:	485d      	ldr	r0, [pc, #372]	; (8002584 <main+0x264>)
 800240e:	e88d 0048 	stmia.w	sp, {r3, r6}
 8002412:	4b5d      	ldr	r3, [pc, #372]	; (8002588 <main+0x268>)
 8002414:	f7ff fe74 	bl	8002100 <LCD1602_Begin4BIT>
  LCD1602_noCursor();
 8002418:	f7ff fefe 	bl	8002218 <LCD1602_noCursor>
  LCD1602_noBlink();
 800241c:	f7ff ff10 	bl	8002240 <LCD1602_noBlink>
  HAL_UART_Receive_DMA(&huart3, (uint8_t*)data_terima, 7);
 8002420:	2207      	movs	r2, #7
 8002422:	495c      	ldr	r1, [pc, #368]	; (8002594 <main+0x274>)
 8002424:	4628      	mov	r0, r5
 8002426:	f7ff fc7d 	bl	8001d24 <HAL_UART_Receive_DMA>
	  memcpy(&gyro_buffer, data_terima + 3, 4);
 800242a:	4b5a      	ldr	r3, [pc, #360]	; (8002594 <main+0x274>)
 800242c:	4a5a      	ldr	r2, [pc, #360]	; (8002598 <main+0x278>)
 800242e:	f8d3 3003 	ldr.w	r3, [r3, #3]
 8002432:	6013      	str	r3, [r2, #0]
	  gyro_derajat = (gyro_offset - gyro_buffer);
 8002434:	4a59      	ldr	r2, [pc, #356]	; (800259c <main+0x27c>)
 8002436:	4c5a      	ldr	r4, [pc, #360]	; (80025a0 <main+0x280>)
 8002438:	edd2 7a00 	vldr	s15, [r2]
	  gyro_radian = (gyro_offset - gyro_buffer) * 0.01745329252;
 800243c:	4d59      	ldr	r5, [pc, #356]	; (80025a4 <main+0x284>)
	  gyro_derajat = (gyro_offset - gyro_buffer);
 800243e:	ee07 3a10 	vmov	s14, r3
 8002442:	ee37 8ac7 	vsub.f32	s16, s15, s14
 8002446:	ed84 8a00 	vstr	s16, [r4]
	  gyro_radian = (gyro_offset - gyro_buffer) * 0.01745329252;
 800244a:	ee18 0a10 	vmov	r0, s16
 800244e:	f7fe f873 	bl	8000538 <__aeabi_f2d>
 8002452:	a343      	add	r3, pc, #268	; (adr r3, 8002560 <main+0x240>)
 8002454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002458:	f7fe f8c2 	bl	80005e0 <__aeabi_dmul>
 800245c:	f7fe fb7a 	bl	8000b54 <__aeabi_d2f>
	  while(gyro_derajat > 180) gyro_derajat -= 360;
 8002460:	eddf 7a51 	vldr	s15, [pc, #324]	; 80025a8 <main+0x288>
 8002464:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80025ac <main+0x28c>
	  gyro_radian = (gyro_offset - gyro_buffer) * 0.01745329252;
 8002468:	6028      	str	r0, [r5, #0]
 800246a:	4682      	mov	sl, r0
	  while(gyro_derajat > 180) gyro_derajat -= 360;
 800246c:	2300      	movs	r3, #0
 800246e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8002472:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002476:	dc4e      	bgt.n	8002516 <main+0x1f6>
 8002478:	b10b      	cbz	r3, 800247e <main+0x15e>
 800247a:	ed84 8a00 	vstr	s16, [r4]
 800247e:	edd4 7a00 	vldr	s15, [r4]
	  while(gyro_derajat < -180) gyro_derajat +=360;
 8002482:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80025b0 <main+0x290>
 8002486:	eddf 6a49 	vldr	s13, [pc, #292]	; 80025ac <main+0x28c>
	  while(gyro_derajat > 180) gyro_derajat -= 360;
 800248a:	2300      	movs	r3, #0
	  while(gyro_derajat < -180) gyro_derajat +=360;
 800248c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002490:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002494:	d443      	bmi.n	800251e <main+0x1fe>
 8002496:	b10b      	cbz	r3, 800249c <main+0x17c>
 8002498:	edc4 7a00 	vstr	s15, [r4]
	  while(gyro_radian > 3.14159265359) gyro_radian -= 6.28318530718;
 800249c:	a732      	add	r7, pc, #200	; (adr r7, 8002568 <main+0x248>)
 800249e:	e9d7 6700 	ldrd	r6, r7, [r7]
	  while(gyro_derajat > 180) gyro_derajat -= 360;
 80024a2:	f04f 0b00 	mov.w	fp, #0
	  while(gyro_radian > 3.14159265359) gyro_radian -= 6.28318530718;
 80024a6:	4650      	mov	r0, sl
 80024a8:	f7fe f846 	bl	8000538 <__aeabi_f2d>
 80024ac:	4632      	mov	r2, r6
 80024ae:	463b      	mov	r3, r7
 80024b0:	4680      	mov	r8, r0
 80024b2:	4689      	mov	r9, r1
 80024b4:	f7fe fb24 	bl	8000b00 <__aeabi_dcmpgt>
 80024b8:	bba8      	cbnz	r0, 8002526 <main+0x206>
 80024ba:	f1bb 0f00 	cmp.w	fp, #0
 80024be:	d001      	beq.n	80024c4 <main+0x1a4>
 80024c0:	f8c5 a000 	str.w	sl, [r5]
	  while(gyro_radian < -3.14159265359) gyro_radian += 6.28318530718;
 80024c4:	f20f 09a8 	addw	r9, pc, #168	; 0xa8
 80024c8:	e9d9 8900 	ldrd	r8, r9, [r9]
 80024cc:	f8d5 a000 	ldr.w	sl, [r5]
	  while(gyro_derajat > 180) gyro_derajat -= 360;
 80024d0:	f04f 0b00 	mov.w	fp, #0
	  while(gyro_radian < -3.14159265359) gyro_radian += 6.28318530718;
 80024d4:	4650      	mov	r0, sl
 80024d6:	f7fe f82f 	bl	8000538 <__aeabi_f2d>
 80024da:	4642      	mov	r2, r8
 80024dc:	464b      	mov	r3, r9
 80024de:	4606      	mov	r6, r0
 80024e0:	460f      	mov	r7, r1
 80024e2:	f7fe faef 	bl	8000ac4 <__aeabi_dcmplt>
 80024e6:	bb58      	cbnz	r0, 8002540 <main+0x220>
 80024e8:	f1bb 0f00 	cmp.w	fp, #0
 80024ec:	d001      	beq.n	80024f2 <main+0x1d2>
 80024ee:	f8c5 a000 	str.w	sl, [r5]
	  LCD1602_clear();
 80024f2:	f7ff fe9b 	bl	800222c <LCD1602_clear>
	  LCD1602_setCursor(1,1);
 80024f6:	2101      	movs	r1, #1
 80024f8:	4608      	mov	r0, r1
 80024fa:	f7ff fe81 	bl	8002200 <LCD1602_setCursor>
	  LCD1602_PrintInt(gyro_derajat);
 80024fe:	edd4 7a00 	vldr	s15, [r4]
 8002502:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002506:	ee17 0a90 	vmov	r0, s15
 800250a:	f7ff fea3 	bl	8002254 <LCD1602_PrintInt>
	  HAL_Delay(200);
 800250e:	20c8      	movs	r0, #200	; 0xc8
 8002510:	f7fe fd34 	bl	8000f7c <HAL_Delay>
	  memcpy(&gyro_buffer, data_terima + 3, 4);
 8002514:	e789      	b.n	800242a <main+0x10a>
	  while(gyro_derajat > 180) gyro_derajat -= 360;
 8002516:	ee38 8a47 	vsub.f32	s16, s16, s14
 800251a:	2301      	movs	r3, #1
 800251c:	e7a7      	b.n	800246e <main+0x14e>
	  while(gyro_derajat < -180) gyro_derajat +=360;
 800251e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002522:	2301      	movs	r3, #1
 8002524:	e7b2      	b.n	800248c <main+0x16c>
	  while(gyro_radian > 3.14159265359) gyro_radian -= 6.28318530718;
 8002526:	a314      	add	r3, pc, #80	; (adr r3, 8002578 <main+0x258>)
 8002528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800252c:	4640      	mov	r0, r8
 800252e:	4649      	mov	r1, r9
 8002530:	f7fd fea2 	bl	8000278 <__aeabi_dsub>
 8002534:	f7fe fb0e 	bl	8000b54 <__aeabi_d2f>
 8002538:	f04f 0b01 	mov.w	fp, #1
 800253c:	4682      	mov	sl, r0
 800253e:	e7b2      	b.n	80024a6 <main+0x186>
	  while(gyro_radian < -3.14159265359) gyro_radian += 6.28318530718;
 8002540:	a30d      	add	r3, pc, #52	; (adr r3, 8002578 <main+0x258>)
 8002542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002546:	4630      	mov	r0, r6
 8002548:	4639      	mov	r1, r7
 800254a:	f7fd fe97 	bl	800027c <__adddf3>
 800254e:	f7fe fb01 	bl	8000b54 <__aeabi_d2f>
 8002552:	f04f 0b01 	mov.w	fp, #1
 8002556:	4682      	mov	sl, r0
 8002558:	e7bc      	b.n	80024d4 <main+0x1b4>
 800255a:	bf00      	nop
 800255c:	f3af 8000 	nop.w
 8002560:	a252dd11 	.word	0xa252dd11
 8002564:	3f91df46 	.word	0x3f91df46
 8002568:	54442eea 	.word	0x54442eea
 800256c:	400921fb 	.word	0x400921fb
 8002570:	54442eea 	.word	0x54442eea
 8002574:	c00921fb 	.word	0xc00921fb
 8002578:	54442eea 	.word	0x54442eea
 800257c:	401921fb 	.word	0x401921fb
 8002580:	40023800 	.word	0x40023800
 8002584:	40020400 	.word	0x40020400
 8002588:	40020c00 	.word	0x40020c00
 800258c:	20000130 	.word	0x20000130
 8002590:	40004800 	.word	0x40004800
 8002594:	20000003 	.word	0x20000003
 8002598:	200000bc 	.word	0x200000bc
 800259c:	20000010 	.word	0x20000010
 80025a0:	2000000c 	.word	0x2000000c
 80025a4:	20000014 	.word	0x20000014
 80025a8:	43340000 	.word	0x43340000
 80025ac:	43b40000 	.word	0x43b40000
 80025b0:	c3340000 	.word	0xc3340000

080025b4 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 80025b4:	e7fe      	b.n	80025b4 <_Error_Handler>

080025b6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b6:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b8:	2003      	movs	r0, #3
 80025ba:	f7fe fcef 	bl	8000f9c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80025be:	2200      	movs	r2, #0
 80025c0:	4611      	mov	r1, r2
 80025c2:	f06f 000b 	mvn.w	r0, #11
 80025c6:	f7fe fcfb 	bl	8000fc0 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80025ca:	2200      	movs	r2, #0
 80025cc:	4611      	mov	r1, r2
 80025ce:	f06f 000a 	mvn.w	r0, #10
 80025d2:	f7fe fcf5 	bl	8000fc0 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80025d6:	2200      	movs	r2, #0
 80025d8:	4611      	mov	r1, r2
 80025da:	f06f 0009 	mvn.w	r0, #9
 80025de:	f7fe fcef 	bl	8000fc0 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80025e2:	2200      	movs	r2, #0
 80025e4:	4611      	mov	r1, r2
 80025e6:	f06f 0004 	mvn.w	r0, #4
 80025ea:	f7fe fce9 	bl	8000fc0 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80025ee:	2200      	movs	r2, #0
 80025f0:	4611      	mov	r1, r2
 80025f2:	f06f 0003 	mvn.w	r0, #3
 80025f6:	f7fe fce3 	bl	8000fc0 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80025fa:	2200      	movs	r2, #0
 80025fc:	4611      	mov	r1, r2
 80025fe:	f06f 0001 	mvn.w	r0, #1
 8002602:	f7fe fcdd 	bl	8000fc0 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002606:	2200      	movs	r2, #0
 8002608:	4611      	mov	r1, r2
 800260a:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800260e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002612:	f7fe bcd5 	b.w	8000fc0 <HAL_NVIC_SetPriority>
	...

08002618 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002618:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART3)
 800261a:	6802      	ldr	r2, [r0, #0]
 800261c:	4b1f      	ldr	r3, [pc, #124]	; (800269c <HAL_UART_MspInit+0x84>)
 800261e:	429a      	cmp	r2, r3
{
 8002620:	b086      	sub	sp, #24
 8002622:	4606      	mov	r6, r0
  if(huart->Instance==USART3)
 8002624:	d137      	bne.n	8002696 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002626:	2500      	movs	r5, #0
 8002628:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
 800262c:	9500      	str	r5, [sp, #0]
 800262e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002630:	481b      	ldr	r0, [pc, #108]	; (80026a0 <HAL_UART_MspInit+0x88>)

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002632:	4c1c      	ldr	r4, [pc, #112]	; (80026a4 <HAL_UART_MspInit+0x8c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8002634:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002638:	641a      	str	r2, [r3, #64]	; 0x40
 800263a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002644:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002648:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800264a:	2302      	movs	r3, #2
 800264c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800264e:	2301      	movs	r3, #1
 8002650:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002652:	2303      	movs	r3, #3
 8002654:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002656:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002658:	2307      	movs	r3, #7
 800265a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265c:	f7fe fea4 	bl	80013a8 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002660:	4a11      	ldr	r2, [pc, #68]	; (80026a8 <HAL_UART_MspInit+0x90>)
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002662:	60a5      	str	r5, [r4, #8]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002664:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002668:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800266c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002670:	6123      	str	r3, [r4, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002672:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002674:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002678:	60e5      	str	r5, [r4, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800267a:	6165      	str	r5, [r4, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800267c:	61a5      	str	r5, [r4, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800267e:	61e3      	str	r3, [r4, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002680:	6225      	str	r5, [r4, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002682:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002684:	f7fe fd1a 	bl	80010bc <HAL_DMA_Init>
 8002688:	b118      	cbz	r0, 8002692 <HAL_UART_MspInit+0x7a>
    {
      _Error_Handler(__FILE__, __LINE__);
 800268a:	2175      	movs	r1, #117	; 0x75
 800268c:	4807      	ldr	r0, [pc, #28]	; (80026ac <HAL_UART_MspInit+0x94>)
 800268e:	f7ff ff91 	bl	80025b4 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002692:	6374      	str	r4, [r6, #52]	; 0x34
 8002694:	63a6      	str	r6, [r4, #56]	; 0x38
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002696:	b006      	add	sp, #24
 8002698:	bd70      	pop	{r4, r5, r6, pc}
 800269a:	bf00      	nop
 800269c:	40004800 	.word	0x40004800
 80026a0:	40020400 	.word	0x40020400
 80026a4:	200000d0 	.word	0x200000d0
 80026a8:	40026028 	.word	0x40026028
 80026ac:	0800303f 	.word	0x0800303f

080026b0 <NMI_Handler>:
 80026b0:	4770      	bx	lr

080026b2 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80026b2:	e7fe      	b.n	80026b2 <HardFault_Handler>

080026b4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80026b4:	e7fe      	b.n	80026b4 <MemManage_Handler>

080026b6 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80026b6:	e7fe      	b.n	80026b6 <BusFault_Handler>

080026b8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80026b8:	e7fe      	b.n	80026b8 <UsageFault_Handler>

080026ba <SVC_Handler>:
 80026ba:	4770      	bx	lr

080026bc <DebugMon_Handler>:
 80026bc:	4770      	bx	lr

080026be <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80026be:	4770      	bx	lr

080026c0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80026c0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026c2:	f7fe fc4d 	bl	8000f60 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026c6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80026ca:	f7fe bcdc 	b.w	8001086 <HAL_SYSTICK_IRQHandler>
	...

080026d0 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80026d0:	4801      	ldr	r0, [pc, #4]	; (80026d8 <DMA1_Stream1_IRQHandler+0x8>)
 80026d2:	f7fe bdaf 	b.w	8001234 <HAL_DMA_IRQHandler>
 80026d6:	bf00      	nop
 80026d8:	200000d0 	.word	0x200000d0

080026dc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026dc:	490f      	ldr	r1, [pc, #60]	; (800271c <SystemInit+0x40>)
 80026de:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80026e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80026ea:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <SystemInit+0x44>)
 80026ec:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80026ee:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80026f0:	f042 0201 	orr.w	r2, r2, #1
 80026f4:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80026f6:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80026fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002702:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002704:	4a07      	ldr	r2, [pc, #28]	; (8002724 <SystemInit+0x48>)
 8002706:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800270e:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002710:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002712:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002716:	608b      	str	r3, [r1, #8]
 8002718:	4770      	bx	lr
 800271a:	bf00      	nop
 800271c:	e000ed00 	.word	0xe000ed00
 8002720:	40023800 	.word	0x40023800
 8002724:	24003010 	.word	0x24003010

08002728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002728:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002760 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800272c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800272e:	e003      	b.n	8002738 <LoopCopyDataInit>

08002730 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002730:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002732:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002734:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002736:	3104      	adds	r1, #4

08002738 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002738:	480b      	ldr	r0, [pc, #44]	; (8002768 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800273c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800273e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002740:	d3f6      	bcc.n	8002730 <CopyDataInit>
  ldr  r2, =_sbss
 8002742:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002744:	e002      	b.n	800274c <LoopFillZerobss>

08002746 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002746:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002748:	f842 3b04 	str.w	r3, [r2], #4

0800274c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800274c:	4b09      	ldr	r3, [pc, #36]	; (8002774 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800274e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002750:	d3f9      	bcc.n	8002746 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002752:	f7ff ffc3 	bl	80026dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002756:	f000 f811 	bl	800277c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800275a:	f7ff fde1 	bl	8002320 <main>
  bx  lr    
 800275e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002760:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002764:	080030b8 	.word	0x080030b8
  ldr  r0, =_sdata
 8002768:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800276c:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8002770:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8002774:	20000174 	.word	0x20000174

08002778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002778:	e7fe      	b.n	8002778 <ADC_IRQHandler>
	...

0800277c <__libc_init_array>:
 800277c:	b570      	push	{r4, r5, r6, lr}
 800277e:	4e0d      	ldr	r6, [pc, #52]	; (80027b4 <__libc_init_array+0x38>)
 8002780:	4c0d      	ldr	r4, [pc, #52]	; (80027b8 <__libc_init_array+0x3c>)
 8002782:	1ba4      	subs	r4, r4, r6
 8002784:	10a4      	asrs	r4, r4, #2
 8002786:	2500      	movs	r5, #0
 8002788:	42a5      	cmp	r5, r4
 800278a:	d109      	bne.n	80027a0 <__libc_init_array+0x24>
 800278c:	4e0b      	ldr	r6, [pc, #44]	; (80027bc <__libc_init_array+0x40>)
 800278e:	4c0c      	ldr	r4, [pc, #48]	; (80027c0 <__libc_init_array+0x44>)
 8002790:	f000 fc44 	bl	800301c <_init>
 8002794:	1ba4      	subs	r4, r4, r6
 8002796:	10a4      	asrs	r4, r4, #2
 8002798:	2500      	movs	r5, #0
 800279a:	42a5      	cmp	r5, r4
 800279c:	d105      	bne.n	80027aa <__libc_init_array+0x2e>
 800279e:	bd70      	pop	{r4, r5, r6, pc}
 80027a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027a4:	4798      	blx	r3
 80027a6:	3501      	adds	r5, #1
 80027a8:	e7ee      	b.n	8002788 <__libc_init_array+0xc>
 80027aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80027ae:	4798      	blx	r3
 80027b0:	3501      	adds	r5, #1
 80027b2:	e7f2      	b.n	800279a <__libc_init_array+0x1e>
 80027b4:	080030b0 	.word	0x080030b0
 80027b8:	080030b0 	.word	0x080030b0
 80027bc:	080030b0 	.word	0x080030b0
 80027c0:	080030b4 	.word	0x080030b4

080027c4 <siprintf>:
 80027c4:	b40e      	push	{r1, r2, r3}
 80027c6:	b500      	push	{lr}
 80027c8:	b09c      	sub	sp, #112	; 0x70
 80027ca:	f44f 7102 	mov.w	r1, #520	; 0x208
 80027ce:	ab1d      	add	r3, sp, #116	; 0x74
 80027d0:	f8ad 1014 	strh.w	r1, [sp, #20]
 80027d4:	9002      	str	r0, [sp, #8]
 80027d6:	9006      	str	r0, [sp, #24]
 80027d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80027dc:	480a      	ldr	r0, [pc, #40]	; (8002808 <siprintf+0x44>)
 80027de:	9104      	str	r1, [sp, #16]
 80027e0:	9107      	str	r1, [sp, #28]
 80027e2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80027e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80027ea:	f8ad 1016 	strh.w	r1, [sp, #22]
 80027ee:	6800      	ldr	r0, [r0, #0]
 80027f0:	9301      	str	r3, [sp, #4]
 80027f2:	a902      	add	r1, sp, #8
 80027f4:	f000 f866 	bl	80028c4 <_svfiprintf_r>
 80027f8:	9b02      	ldr	r3, [sp, #8]
 80027fa:	2200      	movs	r2, #0
 80027fc:	701a      	strb	r2, [r3, #0]
 80027fe:	b01c      	add	sp, #112	; 0x70
 8002800:	f85d eb04 	ldr.w	lr, [sp], #4
 8002804:	b003      	add	sp, #12
 8002806:	4770      	bx	lr
 8002808:	2000001c 	.word	0x2000001c

0800280c <__ssputs_r>:
 800280c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002810:	688e      	ldr	r6, [r1, #8]
 8002812:	429e      	cmp	r6, r3
 8002814:	4682      	mov	sl, r0
 8002816:	460c      	mov	r4, r1
 8002818:	4691      	mov	r9, r2
 800281a:	4698      	mov	r8, r3
 800281c:	d835      	bhi.n	800288a <__ssputs_r+0x7e>
 800281e:	898a      	ldrh	r2, [r1, #12]
 8002820:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002824:	d031      	beq.n	800288a <__ssputs_r+0x7e>
 8002826:	6825      	ldr	r5, [r4, #0]
 8002828:	6909      	ldr	r1, [r1, #16]
 800282a:	1a6f      	subs	r7, r5, r1
 800282c:	6965      	ldr	r5, [r4, #20]
 800282e:	2302      	movs	r3, #2
 8002830:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002834:	fb95 f5f3 	sdiv	r5, r5, r3
 8002838:	f108 0301 	add.w	r3, r8, #1
 800283c:	443b      	add	r3, r7
 800283e:	429d      	cmp	r5, r3
 8002840:	bf38      	it	cc
 8002842:	461d      	movcc	r5, r3
 8002844:	0553      	lsls	r3, r2, #21
 8002846:	d531      	bpl.n	80028ac <__ssputs_r+0xa0>
 8002848:	4629      	mov	r1, r5
 800284a:	f000 fb39 	bl	8002ec0 <_malloc_r>
 800284e:	4606      	mov	r6, r0
 8002850:	b950      	cbnz	r0, 8002868 <__ssputs_r+0x5c>
 8002852:	230c      	movs	r3, #12
 8002854:	f8ca 3000 	str.w	r3, [sl]
 8002858:	89a3      	ldrh	r3, [r4, #12]
 800285a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800285e:	81a3      	strh	r3, [r4, #12]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295
 8002864:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002868:	463a      	mov	r2, r7
 800286a:	6921      	ldr	r1, [r4, #16]
 800286c:	f000 fab4 	bl	8002dd8 <memcpy>
 8002870:	89a3      	ldrh	r3, [r4, #12]
 8002872:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002876:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800287a:	81a3      	strh	r3, [r4, #12]
 800287c:	6126      	str	r6, [r4, #16]
 800287e:	6165      	str	r5, [r4, #20]
 8002880:	443e      	add	r6, r7
 8002882:	1bed      	subs	r5, r5, r7
 8002884:	6026      	str	r6, [r4, #0]
 8002886:	60a5      	str	r5, [r4, #8]
 8002888:	4646      	mov	r6, r8
 800288a:	4546      	cmp	r6, r8
 800288c:	bf28      	it	cs
 800288e:	4646      	movcs	r6, r8
 8002890:	4632      	mov	r2, r6
 8002892:	4649      	mov	r1, r9
 8002894:	6820      	ldr	r0, [r4, #0]
 8002896:	f000 faaa 	bl	8002dee <memmove>
 800289a:	68a3      	ldr	r3, [r4, #8]
 800289c:	1b9b      	subs	r3, r3, r6
 800289e:	60a3      	str	r3, [r4, #8]
 80028a0:	6823      	ldr	r3, [r4, #0]
 80028a2:	441e      	add	r6, r3
 80028a4:	6026      	str	r6, [r4, #0]
 80028a6:	2000      	movs	r0, #0
 80028a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028ac:	462a      	mov	r2, r5
 80028ae:	f000 fb65 	bl	8002f7c <_realloc_r>
 80028b2:	4606      	mov	r6, r0
 80028b4:	2800      	cmp	r0, #0
 80028b6:	d1e1      	bne.n	800287c <__ssputs_r+0x70>
 80028b8:	6921      	ldr	r1, [r4, #16]
 80028ba:	4650      	mov	r0, sl
 80028bc:	f000 fab2 	bl	8002e24 <_free_r>
 80028c0:	e7c7      	b.n	8002852 <__ssputs_r+0x46>
	...

080028c4 <_svfiprintf_r>:
 80028c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80028c8:	b09d      	sub	sp, #116	; 0x74
 80028ca:	4680      	mov	r8, r0
 80028cc:	9303      	str	r3, [sp, #12]
 80028ce:	898b      	ldrh	r3, [r1, #12]
 80028d0:	061c      	lsls	r4, r3, #24
 80028d2:	460d      	mov	r5, r1
 80028d4:	4616      	mov	r6, r2
 80028d6:	d50f      	bpl.n	80028f8 <_svfiprintf_r+0x34>
 80028d8:	690b      	ldr	r3, [r1, #16]
 80028da:	b96b      	cbnz	r3, 80028f8 <_svfiprintf_r+0x34>
 80028dc:	2140      	movs	r1, #64	; 0x40
 80028de:	f000 faef 	bl	8002ec0 <_malloc_r>
 80028e2:	6028      	str	r0, [r5, #0]
 80028e4:	6128      	str	r0, [r5, #16]
 80028e6:	b928      	cbnz	r0, 80028f4 <_svfiprintf_r+0x30>
 80028e8:	230c      	movs	r3, #12
 80028ea:	f8c8 3000 	str.w	r3, [r8]
 80028ee:	f04f 30ff 	mov.w	r0, #4294967295
 80028f2:	e0c5      	b.n	8002a80 <_svfiprintf_r+0x1bc>
 80028f4:	2340      	movs	r3, #64	; 0x40
 80028f6:	616b      	str	r3, [r5, #20]
 80028f8:	2300      	movs	r3, #0
 80028fa:	9309      	str	r3, [sp, #36]	; 0x24
 80028fc:	2320      	movs	r3, #32
 80028fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002902:	2330      	movs	r3, #48	; 0x30
 8002904:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002908:	f04f 0b01 	mov.w	fp, #1
 800290c:	4637      	mov	r7, r6
 800290e:	463c      	mov	r4, r7
 8002910:	f814 3b01 	ldrb.w	r3, [r4], #1
 8002914:	2b00      	cmp	r3, #0
 8002916:	d13c      	bne.n	8002992 <_svfiprintf_r+0xce>
 8002918:	ebb7 0a06 	subs.w	sl, r7, r6
 800291c:	d00b      	beq.n	8002936 <_svfiprintf_r+0x72>
 800291e:	4653      	mov	r3, sl
 8002920:	4632      	mov	r2, r6
 8002922:	4629      	mov	r1, r5
 8002924:	4640      	mov	r0, r8
 8002926:	f7ff ff71 	bl	800280c <__ssputs_r>
 800292a:	3001      	adds	r0, #1
 800292c:	f000 80a3 	beq.w	8002a76 <_svfiprintf_r+0x1b2>
 8002930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002932:	4453      	add	r3, sl
 8002934:	9309      	str	r3, [sp, #36]	; 0x24
 8002936:	783b      	ldrb	r3, [r7, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	f000 809c 	beq.w	8002a76 <_svfiprintf_r+0x1b2>
 800293e:	2300      	movs	r3, #0
 8002940:	f04f 32ff 	mov.w	r2, #4294967295
 8002944:	9304      	str	r3, [sp, #16]
 8002946:	9307      	str	r3, [sp, #28]
 8002948:	9205      	str	r2, [sp, #20]
 800294a:	9306      	str	r3, [sp, #24]
 800294c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002950:	931a      	str	r3, [sp, #104]	; 0x68
 8002952:	2205      	movs	r2, #5
 8002954:	7821      	ldrb	r1, [r4, #0]
 8002956:	4850      	ldr	r0, [pc, #320]	; (8002a98 <_svfiprintf_r+0x1d4>)
 8002958:	f7fd fc3a 	bl	80001d0 <memchr>
 800295c:	1c67      	adds	r7, r4, #1
 800295e:	9b04      	ldr	r3, [sp, #16]
 8002960:	b9d8      	cbnz	r0, 800299a <_svfiprintf_r+0xd6>
 8002962:	06d9      	lsls	r1, r3, #27
 8002964:	bf44      	itt	mi
 8002966:	2220      	movmi	r2, #32
 8002968:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800296c:	071a      	lsls	r2, r3, #28
 800296e:	bf44      	itt	mi
 8002970:	222b      	movmi	r2, #43	; 0x2b
 8002972:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002976:	7822      	ldrb	r2, [r4, #0]
 8002978:	2a2a      	cmp	r2, #42	; 0x2a
 800297a:	d016      	beq.n	80029aa <_svfiprintf_r+0xe6>
 800297c:	9a07      	ldr	r2, [sp, #28]
 800297e:	2100      	movs	r1, #0
 8002980:	200a      	movs	r0, #10
 8002982:	4627      	mov	r7, r4
 8002984:	3401      	adds	r4, #1
 8002986:	783b      	ldrb	r3, [r7, #0]
 8002988:	3b30      	subs	r3, #48	; 0x30
 800298a:	2b09      	cmp	r3, #9
 800298c:	d951      	bls.n	8002a32 <_svfiprintf_r+0x16e>
 800298e:	b1c9      	cbz	r1, 80029c4 <_svfiprintf_r+0x100>
 8002990:	e011      	b.n	80029b6 <_svfiprintf_r+0xf2>
 8002992:	2b25      	cmp	r3, #37	; 0x25
 8002994:	d0c0      	beq.n	8002918 <_svfiprintf_r+0x54>
 8002996:	4627      	mov	r7, r4
 8002998:	e7b9      	b.n	800290e <_svfiprintf_r+0x4a>
 800299a:	4a3f      	ldr	r2, [pc, #252]	; (8002a98 <_svfiprintf_r+0x1d4>)
 800299c:	1a80      	subs	r0, r0, r2
 800299e:	fa0b f000 	lsl.w	r0, fp, r0
 80029a2:	4318      	orrs	r0, r3
 80029a4:	9004      	str	r0, [sp, #16]
 80029a6:	463c      	mov	r4, r7
 80029a8:	e7d3      	b.n	8002952 <_svfiprintf_r+0x8e>
 80029aa:	9a03      	ldr	r2, [sp, #12]
 80029ac:	1d11      	adds	r1, r2, #4
 80029ae:	6812      	ldr	r2, [r2, #0]
 80029b0:	9103      	str	r1, [sp, #12]
 80029b2:	2a00      	cmp	r2, #0
 80029b4:	db01      	blt.n	80029ba <_svfiprintf_r+0xf6>
 80029b6:	9207      	str	r2, [sp, #28]
 80029b8:	e004      	b.n	80029c4 <_svfiprintf_r+0x100>
 80029ba:	4252      	negs	r2, r2
 80029bc:	f043 0302 	orr.w	r3, r3, #2
 80029c0:	9207      	str	r2, [sp, #28]
 80029c2:	9304      	str	r3, [sp, #16]
 80029c4:	783b      	ldrb	r3, [r7, #0]
 80029c6:	2b2e      	cmp	r3, #46	; 0x2e
 80029c8:	d10e      	bne.n	80029e8 <_svfiprintf_r+0x124>
 80029ca:	787b      	ldrb	r3, [r7, #1]
 80029cc:	2b2a      	cmp	r3, #42	; 0x2a
 80029ce:	f107 0101 	add.w	r1, r7, #1
 80029d2:	d132      	bne.n	8002a3a <_svfiprintf_r+0x176>
 80029d4:	9b03      	ldr	r3, [sp, #12]
 80029d6:	1d1a      	adds	r2, r3, #4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	9203      	str	r2, [sp, #12]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	bfb8      	it	lt
 80029e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80029e4:	3702      	adds	r7, #2
 80029e6:	9305      	str	r3, [sp, #20]
 80029e8:	4c2c      	ldr	r4, [pc, #176]	; (8002a9c <_svfiprintf_r+0x1d8>)
 80029ea:	7839      	ldrb	r1, [r7, #0]
 80029ec:	2203      	movs	r2, #3
 80029ee:	4620      	mov	r0, r4
 80029f0:	f7fd fbee 	bl	80001d0 <memchr>
 80029f4:	b138      	cbz	r0, 8002a06 <_svfiprintf_r+0x142>
 80029f6:	2340      	movs	r3, #64	; 0x40
 80029f8:	1b00      	subs	r0, r0, r4
 80029fa:	fa03 f000 	lsl.w	r0, r3, r0
 80029fe:	9b04      	ldr	r3, [sp, #16]
 8002a00:	4303      	orrs	r3, r0
 8002a02:	9304      	str	r3, [sp, #16]
 8002a04:	3701      	adds	r7, #1
 8002a06:	7839      	ldrb	r1, [r7, #0]
 8002a08:	4825      	ldr	r0, [pc, #148]	; (8002aa0 <_svfiprintf_r+0x1dc>)
 8002a0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002a0e:	2206      	movs	r2, #6
 8002a10:	1c7e      	adds	r6, r7, #1
 8002a12:	f7fd fbdd 	bl	80001d0 <memchr>
 8002a16:	2800      	cmp	r0, #0
 8002a18:	d035      	beq.n	8002a86 <_svfiprintf_r+0x1c2>
 8002a1a:	4b22      	ldr	r3, [pc, #136]	; (8002aa4 <_svfiprintf_r+0x1e0>)
 8002a1c:	b9fb      	cbnz	r3, 8002a5e <_svfiprintf_r+0x19a>
 8002a1e:	9b03      	ldr	r3, [sp, #12]
 8002a20:	3307      	adds	r3, #7
 8002a22:	f023 0307 	bic.w	r3, r3, #7
 8002a26:	3308      	adds	r3, #8
 8002a28:	9303      	str	r3, [sp, #12]
 8002a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a2c:	444b      	add	r3, r9
 8002a2e:	9309      	str	r3, [sp, #36]	; 0x24
 8002a30:	e76c      	b.n	800290c <_svfiprintf_r+0x48>
 8002a32:	fb00 3202 	mla	r2, r0, r2, r3
 8002a36:	2101      	movs	r1, #1
 8002a38:	e7a3      	b.n	8002982 <_svfiprintf_r+0xbe>
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	9305      	str	r3, [sp, #20]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	240a      	movs	r4, #10
 8002a42:	460f      	mov	r7, r1
 8002a44:	3101      	adds	r1, #1
 8002a46:	783a      	ldrb	r2, [r7, #0]
 8002a48:	3a30      	subs	r2, #48	; 0x30
 8002a4a:	2a09      	cmp	r2, #9
 8002a4c:	d903      	bls.n	8002a56 <_svfiprintf_r+0x192>
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0ca      	beq.n	80029e8 <_svfiprintf_r+0x124>
 8002a52:	9005      	str	r0, [sp, #20]
 8002a54:	e7c8      	b.n	80029e8 <_svfiprintf_r+0x124>
 8002a56:	fb04 2000 	mla	r0, r4, r0, r2
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e7f1      	b.n	8002a42 <_svfiprintf_r+0x17e>
 8002a5e:	ab03      	add	r3, sp, #12
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	462a      	mov	r2, r5
 8002a64:	4b10      	ldr	r3, [pc, #64]	; (8002aa8 <_svfiprintf_r+0x1e4>)
 8002a66:	a904      	add	r1, sp, #16
 8002a68:	4640      	mov	r0, r8
 8002a6a:	f3af 8000 	nop.w
 8002a6e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002a72:	4681      	mov	r9, r0
 8002a74:	d1d9      	bne.n	8002a2a <_svfiprintf_r+0x166>
 8002a76:	89ab      	ldrh	r3, [r5, #12]
 8002a78:	065b      	lsls	r3, r3, #25
 8002a7a:	f53f af38 	bmi.w	80028ee <_svfiprintf_r+0x2a>
 8002a7e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002a80:	b01d      	add	sp, #116	; 0x74
 8002a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a86:	ab03      	add	r3, sp, #12
 8002a88:	9300      	str	r3, [sp, #0]
 8002a8a:	462a      	mov	r2, r5
 8002a8c:	4b06      	ldr	r3, [pc, #24]	; (8002aa8 <_svfiprintf_r+0x1e4>)
 8002a8e:	a904      	add	r1, sp, #16
 8002a90:	4640      	mov	r0, r8
 8002a92:	f000 f881 	bl	8002b98 <_printf_i>
 8002a96:	e7ea      	b.n	8002a6e <_svfiprintf_r+0x1aa>
 8002a98:	08003072 	.word	0x08003072
 8002a9c:	08003078 	.word	0x08003078
 8002aa0:	0800307c 	.word	0x0800307c
 8002aa4:	00000000 	.word	0x00000000
 8002aa8:	0800280d 	.word	0x0800280d

08002aac <_printf_common>:
 8002aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ab0:	4691      	mov	r9, r2
 8002ab2:	461f      	mov	r7, r3
 8002ab4:	688a      	ldr	r2, [r1, #8]
 8002ab6:	690b      	ldr	r3, [r1, #16]
 8002ab8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002abc:	4293      	cmp	r3, r2
 8002abe:	bfb8      	it	lt
 8002ac0:	4613      	movlt	r3, r2
 8002ac2:	f8c9 3000 	str.w	r3, [r9]
 8002ac6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002aca:	4606      	mov	r6, r0
 8002acc:	460c      	mov	r4, r1
 8002ace:	b112      	cbz	r2, 8002ad6 <_printf_common+0x2a>
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	f8c9 3000 	str.w	r3, [r9]
 8002ad6:	6823      	ldr	r3, [r4, #0]
 8002ad8:	0699      	lsls	r1, r3, #26
 8002ada:	bf42      	ittt	mi
 8002adc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002ae0:	3302      	addmi	r3, #2
 8002ae2:	f8c9 3000 	strmi.w	r3, [r9]
 8002ae6:	6825      	ldr	r5, [r4, #0]
 8002ae8:	f015 0506 	ands.w	r5, r5, #6
 8002aec:	d107      	bne.n	8002afe <_printf_common+0x52>
 8002aee:	f104 0a19 	add.w	sl, r4, #25
 8002af2:	68e3      	ldr	r3, [r4, #12]
 8002af4:	f8d9 2000 	ldr.w	r2, [r9]
 8002af8:	1a9b      	subs	r3, r3, r2
 8002afa:	429d      	cmp	r5, r3
 8002afc:	db29      	blt.n	8002b52 <_printf_common+0xa6>
 8002afe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002b02:	6822      	ldr	r2, [r4, #0]
 8002b04:	3300      	adds	r3, #0
 8002b06:	bf18      	it	ne
 8002b08:	2301      	movne	r3, #1
 8002b0a:	0692      	lsls	r2, r2, #26
 8002b0c:	d42e      	bmi.n	8002b6c <_printf_common+0xc0>
 8002b0e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b12:	4639      	mov	r1, r7
 8002b14:	4630      	mov	r0, r6
 8002b16:	47c0      	blx	r8
 8002b18:	3001      	adds	r0, #1
 8002b1a:	d021      	beq.n	8002b60 <_printf_common+0xb4>
 8002b1c:	6823      	ldr	r3, [r4, #0]
 8002b1e:	68e5      	ldr	r5, [r4, #12]
 8002b20:	f8d9 2000 	ldr.w	r2, [r9]
 8002b24:	f003 0306 	and.w	r3, r3, #6
 8002b28:	2b04      	cmp	r3, #4
 8002b2a:	bf08      	it	eq
 8002b2c:	1aad      	subeq	r5, r5, r2
 8002b2e:	68a3      	ldr	r3, [r4, #8]
 8002b30:	6922      	ldr	r2, [r4, #16]
 8002b32:	bf0c      	ite	eq
 8002b34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b38:	2500      	movne	r5, #0
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	bfc4      	itt	gt
 8002b3e:	1a9b      	subgt	r3, r3, r2
 8002b40:	18ed      	addgt	r5, r5, r3
 8002b42:	f04f 0900 	mov.w	r9, #0
 8002b46:	341a      	adds	r4, #26
 8002b48:	454d      	cmp	r5, r9
 8002b4a:	d11b      	bne.n	8002b84 <_printf_common+0xd8>
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b52:	2301      	movs	r3, #1
 8002b54:	4652      	mov	r2, sl
 8002b56:	4639      	mov	r1, r7
 8002b58:	4630      	mov	r0, r6
 8002b5a:	47c0      	blx	r8
 8002b5c:	3001      	adds	r0, #1
 8002b5e:	d103      	bne.n	8002b68 <_printf_common+0xbc>
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295
 8002b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b68:	3501      	adds	r5, #1
 8002b6a:	e7c2      	b.n	8002af2 <_printf_common+0x46>
 8002b6c:	18e1      	adds	r1, r4, r3
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	2030      	movs	r0, #48	; 0x30
 8002b72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002b76:	4422      	add	r2, r4
 8002b78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002b7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002b80:	3302      	adds	r3, #2
 8002b82:	e7c4      	b.n	8002b0e <_printf_common+0x62>
 8002b84:	2301      	movs	r3, #1
 8002b86:	4622      	mov	r2, r4
 8002b88:	4639      	mov	r1, r7
 8002b8a:	4630      	mov	r0, r6
 8002b8c:	47c0      	blx	r8
 8002b8e:	3001      	adds	r0, #1
 8002b90:	d0e6      	beq.n	8002b60 <_printf_common+0xb4>
 8002b92:	f109 0901 	add.w	r9, r9, #1
 8002b96:	e7d7      	b.n	8002b48 <_printf_common+0x9c>

08002b98 <_printf_i>:
 8002b98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002b9c:	4617      	mov	r7, r2
 8002b9e:	7e0a      	ldrb	r2, [r1, #24]
 8002ba0:	b085      	sub	sp, #20
 8002ba2:	2a6e      	cmp	r2, #110	; 0x6e
 8002ba4:	4698      	mov	r8, r3
 8002ba6:	4606      	mov	r6, r0
 8002ba8:	460c      	mov	r4, r1
 8002baa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002bac:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8002bb0:	f000 80bc 	beq.w	8002d2c <_printf_i+0x194>
 8002bb4:	d81a      	bhi.n	8002bec <_printf_i+0x54>
 8002bb6:	2a63      	cmp	r2, #99	; 0x63
 8002bb8:	d02e      	beq.n	8002c18 <_printf_i+0x80>
 8002bba:	d80a      	bhi.n	8002bd2 <_printf_i+0x3a>
 8002bbc:	2a00      	cmp	r2, #0
 8002bbe:	f000 80c8 	beq.w	8002d52 <_printf_i+0x1ba>
 8002bc2:	2a58      	cmp	r2, #88	; 0x58
 8002bc4:	f000 808a 	beq.w	8002cdc <_printf_i+0x144>
 8002bc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002bcc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8002bd0:	e02a      	b.n	8002c28 <_printf_i+0x90>
 8002bd2:	2a64      	cmp	r2, #100	; 0x64
 8002bd4:	d001      	beq.n	8002bda <_printf_i+0x42>
 8002bd6:	2a69      	cmp	r2, #105	; 0x69
 8002bd8:	d1f6      	bne.n	8002bc8 <_printf_i+0x30>
 8002bda:	6821      	ldr	r1, [r4, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002be2:	d023      	beq.n	8002c2c <_printf_i+0x94>
 8002be4:	1d11      	adds	r1, r2, #4
 8002be6:	6019      	str	r1, [r3, #0]
 8002be8:	6813      	ldr	r3, [r2, #0]
 8002bea:	e027      	b.n	8002c3c <_printf_i+0xa4>
 8002bec:	2a73      	cmp	r2, #115	; 0x73
 8002bee:	f000 80b4 	beq.w	8002d5a <_printf_i+0x1c2>
 8002bf2:	d808      	bhi.n	8002c06 <_printf_i+0x6e>
 8002bf4:	2a6f      	cmp	r2, #111	; 0x6f
 8002bf6:	d02a      	beq.n	8002c4e <_printf_i+0xb6>
 8002bf8:	2a70      	cmp	r2, #112	; 0x70
 8002bfa:	d1e5      	bne.n	8002bc8 <_printf_i+0x30>
 8002bfc:	680a      	ldr	r2, [r1, #0]
 8002bfe:	f042 0220 	orr.w	r2, r2, #32
 8002c02:	600a      	str	r2, [r1, #0]
 8002c04:	e003      	b.n	8002c0e <_printf_i+0x76>
 8002c06:	2a75      	cmp	r2, #117	; 0x75
 8002c08:	d021      	beq.n	8002c4e <_printf_i+0xb6>
 8002c0a:	2a78      	cmp	r2, #120	; 0x78
 8002c0c:	d1dc      	bne.n	8002bc8 <_printf_i+0x30>
 8002c0e:	2278      	movs	r2, #120	; 0x78
 8002c10:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8002c14:	496e      	ldr	r1, [pc, #440]	; (8002dd0 <_printf_i+0x238>)
 8002c16:	e064      	b.n	8002ce2 <_printf_i+0x14a>
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8002c1e:	1d11      	adds	r1, r2, #4
 8002c20:	6019      	str	r1, [r3, #0]
 8002c22:	6813      	ldr	r3, [r2, #0]
 8002c24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0a3      	b.n	8002d74 <_printf_i+0x1dc>
 8002c2c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8002c30:	f102 0104 	add.w	r1, r2, #4
 8002c34:	6019      	str	r1, [r3, #0]
 8002c36:	d0d7      	beq.n	8002be8 <_printf_i+0x50>
 8002c38:	f9b2 3000 	ldrsh.w	r3, [r2]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	da03      	bge.n	8002c48 <_printf_i+0xb0>
 8002c40:	222d      	movs	r2, #45	; 0x2d
 8002c42:	425b      	negs	r3, r3
 8002c44:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002c48:	4962      	ldr	r1, [pc, #392]	; (8002dd4 <_printf_i+0x23c>)
 8002c4a:	220a      	movs	r2, #10
 8002c4c:	e017      	b.n	8002c7e <_printf_i+0xe6>
 8002c4e:	6820      	ldr	r0, [r4, #0]
 8002c50:	6819      	ldr	r1, [r3, #0]
 8002c52:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002c56:	d003      	beq.n	8002c60 <_printf_i+0xc8>
 8002c58:	1d08      	adds	r0, r1, #4
 8002c5a:	6018      	str	r0, [r3, #0]
 8002c5c:	680b      	ldr	r3, [r1, #0]
 8002c5e:	e006      	b.n	8002c6e <_printf_i+0xd6>
 8002c60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002c64:	f101 0004 	add.w	r0, r1, #4
 8002c68:	6018      	str	r0, [r3, #0]
 8002c6a:	d0f7      	beq.n	8002c5c <_printf_i+0xc4>
 8002c6c:	880b      	ldrh	r3, [r1, #0]
 8002c6e:	4959      	ldr	r1, [pc, #356]	; (8002dd4 <_printf_i+0x23c>)
 8002c70:	2a6f      	cmp	r2, #111	; 0x6f
 8002c72:	bf14      	ite	ne
 8002c74:	220a      	movne	r2, #10
 8002c76:	2208      	moveq	r2, #8
 8002c78:	2000      	movs	r0, #0
 8002c7a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002c7e:	6865      	ldr	r5, [r4, #4]
 8002c80:	60a5      	str	r5, [r4, #8]
 8002c82:	2d00      	cmp	r5, #0
 8002c84:	f2c0 809c 	blt.w	8002dc0 <_printf_i+0x228>
 8002c88:	6820      	ldr	r0, [r4, #0]
 8002c8a:	f020 0004 	bic.w	r0, r0, #4
 8002c8e:	6020      	str	r0, [r4, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d13f      	bne.n	8002d14 <_printf_i+0x17c>
 8002c94:	2d00      	cmp	r5, #0
 8002c96:	f040 8095 	bne.w	8002dc4 <_printf_i+0x22c>
 8002c9a:	4675      	mov	r5, lr
 8002c9c:	2a08      	cmp	r2, #8
 8002c9e:	d10b      	bne.n	8002cb8 <_printf_i+0x120>
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	07da      	lsls	r2, r3, #31
 8002ca4:	d508      	bpl.n	8002cb8 <_printf_i+0x120>
 8002ca6:	6923      	ldr	r3, [r4, #16]
 8002ca8:	6862      	ldr	r2, [r4, #4]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	bfde      	ittt	le
 8002cae:	2330      	movle	r3, #48	; 0x30
 8002cb0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002cb4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002cb8:	ebae 0305 	sub.w	r3, lr, r5
 8002cbc:	6123      	str	r3, [r4, #16]
 8002cbe:	f8cd 8000 	str.w	r8, [sp]
 8002cc2:	463b      	mov	r3, r7
 8002cc4:	aa03      	add	r2, sp, #12
 8002cc6:	4621      	mov	r1, r4
 8002cc8:	4630      	mov	r0, r6
 8002cca:	f7ff feef 	bl	8002aac <_printf_common>
 8002cce:	3001      	adds	r0, #1
 8002cd0:	d155      	bne.n	8002d7e <_printf_i+0x1e6>
 8002cd2:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd6:	b005      	add	sp, #20
 8002cd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cdc:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002ce0:	493c      	ldr	r1, [pc, #240]	; (8002dd4 <_printf_i+0x23c>)
 8002ce2:	6822      	ldr	r2, [r4, #0]
 8002ce4:	6818      	ldr	r0, [r3, #0]
 8002ce6:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002cea:	f100 0504 	add.w	r5, r0, #4
 8002cee:	601d      	str	r5, [r3, #0]
 8002cf0:	d001      	beq.n	8002cf6 <_printf_i+0x15e>
 8002cf2:	6803      	ldr	r3, [r0, #0]
 8002cf4:	e002      	b.n	8002cfc <_printf_i+0x164>
 8002cf6:	0655      	lsls	r5, r2, #25
 8002cf8:	d5fb      	bpl.n	8002cf2 <_printf_i+0x15a>
 8002cfa:	8803      	ldrh	r3, [r0, #0]
 8002cfc:	07d0      	lsls	r0, r2, #31
 8002cfe:	bf44      	itt	mi
 8002d00:	f042 0220 	orrmi.w	r2, r2, #32
 8002d04:	6022      	strmi	r2, [r4, #0]
 8002d06:	b91b      	cbnz	r3, 8002d10 <_printf_i+0x178>
 8002d08:	6822      	ldr	r2, [r4, #0]
 8002d0a:	f022 0220 	bic.w	r2, r2, #32
 8002d0e:	6022      	str	r2, [r4, #0]
 8002d10:	2210      	movs	r2, #16
 8002d12:	e7b1      	b.n	8002c78 <_printf_i+0xe0>
 8002d14:	4675      	mov	r5, lr
 8002d16:	fbb3 f0f2 	udiv	r0, r3, r2
 8002d1a:	fb02 3310 	mls	r3, r2, r0, r3
 8002d1e:	5ccb      	ldrb	r3, [r1, r3]
 8002d20:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002d24:	4603      	mov	r3, r0
 8002d26:	2800      	cmp	r0, #0
 8002d28:	d1f5      	bne.n	8002d16 <_printf_i+0x17e>
 8002d2a:	e7b7      	b.n	8002c9c <_printf_i+0x104>
 8002d2c:	6808      	ldr	r0, [r1, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	6949      	ldr	r1, [r1, #20]
 8002d32:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002d36:	d004      	beq.n	8002d42 <_printf_i+0x1aa>
 8002d38:	1d10      	adds	r0, r2, #4
 8002d3a:	6018      	str	r0, [r3, #0]
 8002d3c:	6813      	ldr	r3, [r2, #0]
 8002d3e:	6019      	str	r1, [r3, #0]
 8002d40:	e007      	b.n	8002d52 <_printf_i+0x1ba>
 8002d42:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002d46:	f102 0004 	add.w	r0, r2, #4
 8002d4a:	6018      	str	r0, [r3, #0]
 8002d4c:	6813      	ldr	r3, [r2, #0]
 8002d4e:	d0f6      	beq.n	8002d3e <_printf_i+0x1a6>
 8002d50:	8019      	strh	r1, [r3, #0]
 8002d52:	2300      	movs	r3, #0
 8002d54:	6123      	str	r3, [r4, #16]
 8002d56:	4675      	mov	r5, lr
 8002d58:	e7b1      	b.n	8002cbe <_printf_i+0x126>
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	1d11      	adds	r1, r2, #4
 8002d5e:	6019      	str	r1, [r3, #0]
 8002d60:	6815      	ldr	r5, [r2, #0]
 8002d62:	6862      	ldr	r2, [r4, #4]
 8002d64:	2100      	movs	r1, #0
 8002d66:	4628      	mov	r0, r5
 8002d68:	f7fd fa32 	bl	80001d0 <memchr>
 8002d6c:	b108      	cbz	r0, 8002d72 <_printf_i+0x1da>
 8002d6e:	1b40      	subs	r0, r0, r5
 8002d70:	6060      	str	r0, [r4, #4]
 8002d72:	6863      	ldr	r3, [r4, #4]
 8002d74:	6123      	str	r3, [r4, #16]
 8002d76:	2300      	movs	r3, #0
 8002d78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d7c:	e79f      	b.n	8002cbe <_printf_i+0x126>
 8002d7e:	6923      	ldr	r3, [r4, #16]
 8002d80:	462a      	mov	r2, r5
 8002d82:	4639      	mov	r1, r7
 8002d84:	4630      	mov	r0, r6
 8002d86:	47c0      	blx	r8
 8002d88:	3001      	adds	r0, #1
 8002d8a:	d0a2      	beq.n	8002cd2 <_printf_i+0x13a>
 8002d8c:	6823      	ldr	r3, [r4, #0]
 8002d8e:	079b      	lsls	r3, r3, #30
 8002d90:	d507      	bpl.n	8002da2 <_printf_i+0x20a>
 8002d92:	2500      	movs	r5, #0
 8002d94:	f104 0919 	add.w	r9, r4, #25
 8002d98:	68e3      	ldr	r3, [r4, #12]
 8002d9a:	9a03      	ldr	r2, [sp, #12]
 8002d9c:	1a9b      	subs	r3, r3, r2
 8002d9e:	429d      	cmp	r5, r3
 8002da0:	db05      	blt.n	8002dae <_printf_i+0x216>
 8002da2:	68e0      	ldr	r0, [r4, #12]
 8002da4:	9b03      	ldr	r3, [sp, #12]
 8002da6:	4298      	cmp	r0, r3
 8002da8:	bfb8      	it	lt
 8002daa:	4618      	movlt	r0, r3
 8002dac:	e793      	b.n	8002cd6 <_printf_i+0x13e>
 8002dae:	2301      	movs	r3, #1
 8002db0:	464a      	mov	r2, r9
 8002db2:	4639      	mov	r1, r7
 8002db4:	4630      	mov	r0, r6
 8002db6:	47c0      	blx	r8
 8002db8:	3001      	adds	r0, #1
 8002dba:	d08a      	beq.n	8002cd2 <_printf_i+0x13a>
 8002dbc:	3501      	adds	r5, #1
 8002dbe:	e7eb      	b.n	8002d98 <_printf_i+0x200>
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1a7      	bne.n	8002d14 <_printf_i+0x17c>
 8002dc4:	780b      	ldrb	r3, [r1, #0]
 8002dc6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002dca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002dce:	e765      	b.n	8002c9c <_printf_i+0x104>
 8002dd0:	08003094 	.word	0x08003094
 8002dd4:	08003083 	.word	0x08003083

08002dd8 <memcpy>:
 8002dd8:	b510      	push	{r4, lr}
 8002dda:	1e43      	subs	r3, r0, #1
 8002ddc:	440a      	add	r2, r1
 8002dde:	4291      	cmp	r1, r2
 8002de0:	d100      	bne.n	8002de4 <memcpy+0xc>
 8002de2:	bd10      	pop	{r4, pc}
 8002de4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002de8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002dec:	e7f7      	b.n	8002dde <memcpy+0x6>

08002dee <memmove>:
 8002dee:	4288      	cmp	r0, r1
 8002df0:	b510      	push	{r4, lr}
 8002df2:	eb01 0302 	add.w	r3, r1, r2
 8002df6:	d803      	bhi.n	8002e00 <memmove+0x12>
 8002df8:	1e42      	subs	r2, r0, #1
 8002dfa:	4299      	cmp	r1, r3
 8002dfc:	d10c      	bne.n	8002e18 <memmove+0x2a>
 8002dfe:	bd10      	pop	{r4, pc}
 8002e00:	4298      	cmp	r0, r3
 8002e02:	d2f9      	bcs.n	8002df8 <memmove+0xa>
 8002e04:	1881      	adds	r1, r0, r2
 8002e06:	1ad2      	subs	r2, r2, r3
 8002e08:	42d3      	cmn	r3, r2
 8002e0a:	d100      	bne.n	8002e0e <memmove+0x20>
 8002e0c:	bd10      	pop	{r4, pc}
 8002e0e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002e12:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002e16:	e7f7      	b.n	8002e08 <memmove+0x1a>
 8002e18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002e1c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002e20:	e7eb      	b.n	8002dfa <memmove+0xc>
	...

08002e24 <_free_r>:
 8002e24:	b538      	push	{r3, r4, r5, lr}
 8002e26:	4605      	mov	r5, r0
 8002e28:	2900      	cmp	r1, #0
 8002e2a:	d045      	beq.n	8002eb8 <_free_r+0x94>
 8002e2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002e30:	1f0c      	subs	r4, r1, #4
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	bfb8      	it	lt
 8002e36:	18e4      	addlt	r4, r4, r3
 8002e38:	f000 f8d6 	bl	8002fe8 <__malloc_lock>
 8002e3c:	4a1f      	ldr	r2, [pc, #124]	; (8002ebc <_free_r+0x98>)
 8002e3e:	6813      	ldr	r3, [r2, #0]
 8002e40:	4610      	mov	r0, r2
 8002e42:	b933      	cbnz	r3, 8002e52 <_free_r+0x2e>
 8002e44:	6063      	str	r3, [r4, #4]
 8002e46:	6014      	str	r4, [r2, #0]
 8002e48:	4628      	mov	r0, r5
 8002e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002e4e:	f000 b8cc 	b.w	8002fea <__malloc_unlock>
 8002e52:	42a3      	cmp	r3, r4
 8002e54:	d90c      	bls.n	8002e70 <_free_r+0x4c>
 8002e56:	6821      	ldr	r1, [r4, #0]
 8002e58:	1862      	adds	r2, r4, r1
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	bf04      	itt	eq
 8002e5e:	681a      	ldreq	r2, [r3, #0]
 8002e60:	685b      	ldreq	r3, [r3, #4]
 8002e62:	6063      	str	r3, [r4, #4]
 8002e64:	bf04      	itt	eq
 8002e66:	1852      	addeq	r2, r2, r1
 8002e68:	6022      	streq	r2, [r4, #0]
 8002e6a:	6004      	str	r4, [r0, #0]
 8002e6c:	e7ec      	b.n	8002e48 <_free_r+0x24>
 8002e6e:	4613      	mov	r3, r2
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	b10a      	cbz	r2, 8002e78 <_free_r+0x54>
 8002e74:	42a2      	cmp	r2, r4
 8002e76:	d9fa      	bls.n	8002e6e <_free_r+0x4a>
 8002e78:	6819      	ldr	r1, [r3, #0]
 8002e7a:	1858      	adds	r0, r3, r1
 8002e7c:	42a0      	cmp	r0, r4
 8002e7e:	d10b      	bne.n	8002e98 <_free_r+0x74>
 8002e80:	6820      	ldr	r0, [r4, #0]
 8002e82:	4401      	add	r1, r0
 8002e84:	1858      	adds	r0, r3, r1
 8002e86:	4282      	cmp	r2, r0
 8002e88:	6019      	str	r1, [r3, #0]
 8002e8a:	d1dd      	bne.n	8002e48 <_free_r+0x24>
 8002e8c:	6810      	ldr	r0, [r2, #0]
 8002e8e:	6852      	ldr	r2, [r2, #4]
 8002e90:	605a      	str	r2, [r3, #4]
 8002e92:	4401      	add	r1, r0
 8002e94:	6019      	str	r1, [r3, #0]
 8002e96:	e7d7      	b.n	8002e48 <_free_r+0x24>
 8002e98:	d902      	bls.n	8002ea0 <_free_r+0x7c>
 8002e9a:	230c      	movs	r3, #12
 8002e9c:	602b      	str	r3, [r5, #0]
 8002e9e:	e7d3      	b.n	8002e48 <_free_r+0x24>
 8002ea0:	6820      	ldr	r0, [r4, #0]
 8002ea2:	1821      	adds	r1, r4, r0
 8002ea4:	428a      	cmp	r2, r1
 8002ea6:	bf04      	itt	eq
 8002ea8:	6811      	ldreq	r1, [r2, #0]
 8002eaa:	6852      	ldreq	r2, [r2, #4]
 8002eac:	6062      	str	r2, [r4, #4]
 8002eae:	bf04      	itt	eq
 8002eb0:	1809      	addeq	r1, r1, r0
 8002eb2:	6021      	streq	r1, [r4, #0]
 8002eb4:	605c      	str	r4, [r3, #4]
 8002eb6:	e7c7      	b.n	8002e48 <_free_r+0x24>
 8002eb8:	bd38      	pop	{r3, r4, r5, pc}
 8002eba:	bf00      	nop
 8002ebc:	200000c0 	.word	0x200000c0

08002ec0 <_malloc_r>:
 8002ec0:	b570      	push	{r4, r5, r6, lr}
 8002ec2:	1ccd      	adds	r5, r1, #3
 8002ec4:	f025 0503 	bic.w	r5, r5, #3
 8002ec8:	3508      	adds	r5, #8
 8002eca:	2d0c      	cmp	r5, #12
 8002ecc:	bf38      	it	cc
 8002ece:	250c      	movcc	r5, #12
 8002ed0:	2d00      	cmp	r5, #0
 8002ed2:	4606      	mov	r6, r0
 8002ed4:	db01      	blt.n	8002eda <_malloc_r+0x1a>
 8002ed6:	42a9      	cmp	r1, r5
 8002ed8:	d903      	bls.n	8002ee2 <_malloc_r+0x22>
 8002eda:	230c      	movs	r3, #12
 8002edc:	6033      	str	r3, [r6, #0]
 8002ede:	2000      	movs	r0, #0
 8002ee0:	bd70      	pop	{r4, r5, r6, pc}
 8002ee2:	f000 f881 	bl	8002fe8 <__malloc_lock>
 8002ee6:	4a23      	ldr	r2, [pc, #140]	; (8002f74 <_malloc_r+0xb4>)
 8002ee8:	6814      	ldr	r4, [r2, #0]
 8002eea:	4621      	mov	r1, r4
 8002eec:	b991      	cbnz	r1, 8002f14 <_malloc_r+0x54>
 8002eee:	4c22      	ldr	r4, [pc, #136]	; (8002f78 <_malloc_r+0xb8>)
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	b91b      	cbnz	r3, 8002efc <_malloc_r+0x3c>
 8002ef4:	4630      	mov	r0, r6
 8002ef6:	f000 f867 	bl	8002fc8 <_sbrk_r>
 8002efa:	6020      	str	r0, [r4, #0]
 8002efc:	4629      	mov	r1, r5
 8002efe:	4630      	mov	r0, r6
 8002f00:	f000 f862 	bl	8002fc8 <_sbrk_r>
 8002f04:	1c43      	adds	r3, r0, #1
 8002f06:	d126      	bne.n	8002f56 <_malloc_r+0x96>
 8002f08:	230c      	movs	r3, #12
 8002f0a:	6033      	str	r3, [r6, #0]
 8002f0c:	4630      	mov	r0, r6
 8002f0e:	f000 f86c 	bl	8002fea <__malloc_unlock>
 8002f12:	e7e4      	b.n	8002ede <_malloc_r+0x1e>
 8002f14:	680b      	ldr	r3, [r1, #0]
 8002f16:	1b5b      	subs	r3, r3, r5
 8002f18:	d41a      	bmi.n	8002f50 <_malloc_r+0x90>
 8002f1a:	2b0b      	cmp	r3, #11
 8002f1c:	d90f      	bls.n	8002f3e <_malloc_r+0x7e>
 8002f1e:	600b      	str	r3, [r1, #0]
 8002f20:	50cd      	str	r5, [r1, r3]
 8002f22:	18cc      	adds	r4, r1, r3
 8002f24:	4630      	mov	r0, r6
 8002f26:	f000 f860 	bl	8002fea <__malloc_unlock>
 8002f2a:	f104 000b 	add.w	r0, r4, #11
 8002f2e:	1d23      	adds	r3, r4, #4
 8002f30:	f020 0007 	bic.w	r0, r0, #7
 8002f34:	1ac3      	subs	r3, r0, r3
 8002f36:	d01b      	beq.n	8002f70 <_malloc_r+0xb0>
 8002f38:	425a      	negs	r2, r3
 8002f3a:	50e2      	str	r2, [r4, r3]
 8002f3c:	bd70      	pop	{r4, r5, r6, pc}
 8002f3e:	428c      	cmp	r4, r1
 8002f40:	bf0d      	iteet	eq
 8002f42:	6863      	ldreq	r3, [r4, #4]
 8002f44:	684b      	ldrne	r3, [r1, #4]
 8002f46:	6063      	strne	r3, [r4, #4]
 8002f48:	6013      	streq	r3, [r2, #0]
 8002f4a:	bf18      	it	ne
 8002f4c:	460c      	movne	r4, r1
 8002f4e:	e7e9      	b.n	8002f24 <_malloc_r+0x64>
 8002f50:	460c      	mov	r4, r1
 8002f52:	6849      	ldr	r1, [r1, #4]
 8002f54:	e7ca      	b.n	8002eec <_malloc_r+0x2c>
 8002f56:	1cc4      	adds	r4, r0, #3
 8002f58:	f024 0403 	bic.w	r4, r4, #3
 8002f5c:	42a0      	cmp	r0, r4
 8002f5e:	d005      	beq.n	8002f6c <_malloc_r+0xac>
 8002f60:	1a21      	subs	r1, r4, r0
 8002f62:	4630      	mov	r0, r6
 8002f64:	f000 f830 	bl	8002fc8 <_sbrk_r>
 8002f68:	3001      	adds	r0, #1
 8002f6a:	d0cd      	beq.n	8002f08 <_malloc_r+0x48>
 8002f6c:	6025      	str	r5, [r4, #0]
 8002f6e:	e7d9      	b.n	8002f24 <_malloc_r+0x64>
 8002f70:	bd70      	pop	{r4, r5, r6, pc}
 8002f72:	bf00      	nop
 8002f74:	200000c0 	.word	0x200000c0
 8002f78:	200000c4 	.word	0x200000c4

08002f7c <_realloc_r>:
 8002f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7e:	4607      	mov	r7, r0
 8002f80:	4614      	mov	r4, r2
 8002f82:	460e      	mov	r6, r1
 8002f84:	b921      	cbnz	r1, 8002f90 <_realloc_r+0x14>
 8002f86:	4611      	mov	r1, r2
 8002f88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002f8c:	f7ff bf98 	b.w	8002ec0 <_malloc_r>
 8002f90:	b922      	cbnz	r2, 8002f9c <_realloc_r+0x20>
 8002f92:	f7ff ff47 	bl	8002e24 <_free_r>
 8002f96:	4625      	mov	r5, r4
 8002f98:	4628      	mov	r0, r5
 8002f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f9c:	f000 f826 	bl	8002fec <_malloc_usable_size_r>
 8002fa0:	4284      	cmp	r4, r0
 8002fa2:	d90f      	bls.n	8002fc4 <_realloc_r+0x48>
 8002fa4:	4621      	mov	r1, r4
 8002fa6:	4638      	mov	r0, r7
 8002fa8:	f7ff ff8a 	bl	8002ec0 <_malloc_r>
 8002fac:	4605      	mov	r5, r0
 8002fae:	2800      	cmp	r0, #0
 8002fb0:	d0f2      	beq.n	8002f98 <_realloc_r+0x1c>
 8002fb2:	4631      	mov	r1, r6
 8002fb4:	4622      	mov	r2, r4
 8002fb6:	f7ff ff0f 	bl	8002dd8 <memcpy>
 8002fba:	4631      	mov	r1, r6
 8002fbc:	4638      	mov	r0, r7
 8002fbe:	f7ff ff31 	bl	8002e24 <_free_r>
 8002fc2:	e7e9      	b.n	8002f98 <_realloc_r+0x1c>
 8002fc4:	4635      	mov	r5, r6
 8002fc6:	e7e7      	b.n	8002f98 <_realloc_r+0x1c>

08002fc8 <_sbrk_r>:
 8002fc8:	b538      	push	{r3, r4, r5, lr}
 8002fca:	4c06      	ldr	r4, [pc, #24]	; (8002fe4 <_sbrk_r+0x1c>)
 8002fcc:	2300      	movs	r3, #0
 8002fce:	4605      	mov	r5, r0
 8002fd0:	4608      	mov	r0, r1
 8002fd2:	6023      	str	r3, [r4, #0]
 8002fd4:	f000 f814 	bl	8003000 <_sbrk>
 8002fd8:	1c43      	adds	r3, r0, #1
 8002fda:	d102      	bne.n	8002fe2 <_sbrk_r+0x1a>
 8002fdc:	6823      	ldr	r3, [r4, #0]
 8002fde:	b103      	cbz	r3, 8002fe2 <_sbrk_r+0x1a>
 8002fe0:	602b      	str	r3, [r5, #0]
 8002fe2:	bd38      	pop	{r3, r4, r5, pc}
 8002fe4:	20000170 	.word	0x20000170

08002fe8 <__malloc_lock>:
 8002fe8:	4770      	bx	lr

08002fea <__malloc_unlock>:
 8002fea:	4770      	bx	lr

08002fec <_malloc_usable_size_r>:
 8002fec:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002ff0:	2800      	cmp	r0, #0
 8002ff2:	f1a0 0004 	sub.w	r0, r0, #4
 8002ff6:	bfbc      	itt	lt
 8002ff8:	580b      	ldrlt	r3, [r1, r0]
 8002ffa:	18c0      	addlt	r0, r0, r3
 8002ffc:	4770      	bx	lr
	...

08003000 <_sbrk>:
 8003000:	4b04      	ldr	r3, [pc, #16]	; (8003014 <_sbrk+0x14>)
 8003002:	6819      	ldr	r1, [r3, #0]
 8003004:	4602      	mov	r2, r0
 8003006:	b909      	cbnz	r1, 800300c <_sbrk+0xc>
 8003008:	4903      	ldr	r1, [pc, #12]	; (8003018 <_sbrk+0x18>)
 800300a:	6019      	str	r1, [r3, #0]
 800300c:	6818      	ldr	r0, [r3, #0]
 800300e:	4402      	add	r2, r0
 8003010:	601a      	str	r2, [r3, #0]
 8003012:	4770      	bx	lr
 8003014:	200000c8 	.word	0x200000c8
 8003018:	20000174 	.word	0x20000174

0800301c <_init>:
 800301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800301e:	bf00      	nop
 8003020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003022:	bc08      	pop	{r3}
 8003024:	469e      	mov	lr, r3
 8003026:	4770      	bx	lr

08003028 <_fini>:
 8003028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800302a:	bf00      	nop
 800302c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800302e:	bc08      	pop	{r3}
 8003030:	469e      	mov	lr, r3
 8003032:	4770      	bx	lr
