$date
	Mon Sep 08 14:38:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB_D $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # D $end
$var reg 1 $ RST $end
$scope module newD $end
$var wire 1 % D $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
1'
0&
0%
1$
0#
0"
x!
$end
#5000
0(
0!
1"
1&
#9000
0$
0'
#10000
0"
0&
#15000
1(
1!
1"
1&
1#
1%
#20000
0"
0&
#22000
0#
0%
#25000
0(
0!
1"
1&
#30000
0"
0&
#31000
1#
1%
#35000
1(
1!
1"
1&
#40000
0"
0&
#42000
0#
0%
#45000
0(
0!
1"
1&
#48000
1$
1'
#50000
0"
0&
#53000
0$
0'
#55000
1"
1&
#60000
0"
0&
#65000
1"
1&
#68000
