# SRAM-Verfication-using-UVM
This project implements a complete verification environment for an SRAM (Static RAM) design using the UVM (Universal Verification Methodology) framework in SystemVerilog. The goal is to verify functionality, protocol compliance.
