#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001ac8b95e530 .scope module, "test_tb" "test_tb" 2 4;
 .timescale 0 0;
v000001ac8b9ed200_0 .var "CLK", 0 0;
v000001ac8b9ed2a0_0 .var "INSTRUCTION", 31 0;
v000001ac8b9ed9d0_0 .net "PC", 31 0, v000001ac8b95e850_0;  1 drivers
v000001ac8b9edd90_0 .var "RESET", 0 0;
S_000001ac8b95e6c0 .scope module, "CPU" "cpu" 2 10, 3 2 0, S_000001ac8b95e530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001ac8b9a4f90_0 .net "CLK", 0 0, v000001ac8b9ed200_0;  1 drivers
v000001ac8b9ed020_0 .net "INSTRUCTION", 31 0, v000001ac8b9ed2a0_0;  1 drivers
v000001ac8b9ed0c0_0 .net "PC", 31 0, v000001ac8b95e850_0;  alias, 1 drivers
v000001ac8b9ed160_0 .net "RESET", 0 0, v000001ac8b9edd90_0;  1 drivers
S_000001ac8b95d630 .scope module, "p" "pc" 3 9, 3 19 0, S_000001ac8b95e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v000001ac8b95d9f0_0 .net "CLK", 0 0, v000001ac8b9ed200_0;  alias, 1 drivers
v000001ac8b95e850_0 .var "PC", 31 0;
v000001ac8b95e8f0_0 .var "PC_NEXT", 31 0;
v000001ac8b9a4e50_0 .net "RESET", 0 0, v000001ac8b9edd90_0;  alias, 1 drivers
v000001ac8b9a4ef0_0 .net "adder_out", 31 0, L_000001ac8b9ed930;  1 drivers
E_000001ac8b9a8300 .event posedge, v000001ac8b95d9f0_0;
E_000001ac8b9a84c0 .event anyedge, v000001ac8b95d950_0;
S_000001ac8b95d7c0 .scope module, "pc_adder" "pc_add" 3 27, 3 41 0, S_000001ac8b95d630;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000001ac8b95bd60_0 .net "PC", 31 0, v000001ac8b95e850_0;  alias, 1 drivers
L_000001ac8b9ee358 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ac8b95a5e0_0 .net/2u *"_ivl_0", 31 0, L_000001ac8b9ee358;  1 drivers
v000001ac8b95d950_0 .net "adder_out", 31 0, L_000001ac8b9ed930;  alias, 1 drivers
L_000001ac8b9ed930 .delay 32 (1,1,1) L_000001ac8b9ed930/d;
L_000001ac8b9ed930/d .arith/sum 32, v000001ac8b95e850_0, L_000001ac8b9ee358;
    .scope S_000001ac8b95d630;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac8b95e850_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000001ac8b95d630;
T_1 ;
    %wait E_000001ac8b9a84c0;
    %load/vec4 v000001ac8b9a4ef0_0;
    %store/vec4 v000001ac8b95e8f0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001ac8b95d630;
T_2 ;
    %wait E_000001ac8b9a8300;
    %delay 1, 0;
    %load/vec4 v000001ac8b95e8f0_0;
    %store/vec4 v000001ac8b95e850_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ac8b95e530;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001ac8b9ed200_0;
    %inv;
    %store/vec4 v000001ac8b9ed200_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ac8b95e530;
T_4 ;
    %delay 30, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001ac8b95e530;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac8b9ed200_0, 0, 1;
    %vpi_call 2 20 "$monitor", $time, " %b %b %b %b", v000001ac8b9ed200_0, v000001ac8b9ed9d0_0, v000001ac8b9ed2a0_0, v000001ac8b9edd90_0 {0 0 0};
    %vpi_call 2 22 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ac8b95e530 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_tb.v";
    "./test.v";
