<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Troubleshooting Error and Warning Messages</title><link rel="Prev" href="Avoiding_Common_Design_Flow_Issues.htm" title="Previous" /><link rel="Next" href="../Static%20Timing%20Analysis/analyzing_static_timing.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/troubleshooting_inc_flow.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pOuo3bHVJ_002f6F50DOVorlwpA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Incremental%20Design/Troubleshooting_Error_and_Warning_Messages.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="intro.htm#1132634">Using Incremental Design Flow</a> &gt; Troubleshooting Error and Warning Messages</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1132634" class="Heading1"><span></span>Troubleshooting Error and Warning Messages</h2><p id="ww1132635" class="Body"><span></span>This chapter provides a listing of error and warning messages that are specific to running the Incremental Design flow in Diamond. The chapter also includes a list of current known issues that you might encounter during the flow and provides some information to help you work around them effectively. </p><h5 id="ww1128292" class="HeadingRunIn"><span></span>Troubleshooting Missing Files and Folders</h5><p id="ww1128354" class="BodyAfterHead"><span></span>This section provides some examples of common issues that occur to users who are missing some file or folder inherent to the Incremental Design flow and they cannot understand the cause of it and cannot proceed. </p><p id="ww1128370" class="BodyAfterHead"><span></span>An Incremental Design flow user could encounter cases where they expect that there is some file or folder in a certain location, but for some reason it does not exist. In most cases, this happens because they have skipped an important step in the design flow steps as they are described in <span class="Hyperlink"><a href="../../User%20Guides/Incremental%20Design/Running_the_Incremental_Design_Flow.htm#ww979275" title="Running the Incremental Design Flow">Running the Incremental Design Flow</a></span> </p><p id="ww1128311" class="Body"><span></span>The following is a list of the most common reasons why you are not seeing the files and folders you would expect to see in the Incremental Design flow: </p><div id="ww1129825" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>You did not create an FPGA Design Constraints (.fdc) file in Synplify Pro.</div><div id="ww1129736" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>You did not create any compile point constraints in your .fdc file in Synplify Pro.</div><div id="ww1129778" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>You did not associate your .fdc file with your Diamond project.</div><div id="ww1131075" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>You did not enable the Incremental Design flow.</div><h5 id="ww1127566" class="HeadingRunIn"><span></span>Known Issues</h5><p id="ww1127831" class="BodyAfterHead"><span></span>The section lists known issues that you might encounter in the Incremental Design flow. If there is a workaround, that information is provided.</p><h5 id="ww1132019" class="HeadingRunIn"><span></span>Extra partition is defined by Incremental Design flow</h5><p id="ww1132024" class="Body"><span></span>In some cases, after Synthesis, an extra partition is defined by the Incremental Design flow. For example, if you have 10 compile points defined in Synplify Pro, the Map or PAR may report more than 10 partitions. There are two possible reasons: </p><div id="ww1132204" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>The top level design is always treated as a partition.</div><div id="ww1132197" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Synplify Pro compile points are module based. Therefore, if a module contains a compile point defined with “n” number of instances, then effectively there will be “n” number of partitions for that module.</div><h5 id="ww1132021" class="HeadingRunIn"><span></span>Missing SITE/BBOX definition for partition in ICF</h5><p id="ww1129285" class="BodyAfterHead"><span></span>Sometimes after running, the PAF utility does not assign an anchor SITE and regional BBOX to the PARTITION setting in the ICF file. In these cases you will see a message in the .par file (i.e., if the PAF is run inside par as in Diamond) similar to the following:</p><pre id="ww1129258" class="Code">INFO: PARTITION CGROUP_serdes_quad has no valid comp, this partition will be ignored.</pre><p id="ww1129259" class="Body"><span></span>And then later, </p><pre id="ww1129260" class="Code">PARTITION 2 : “CGROUP_serdes_quad” (SITE and BBOX are not assigned)</pre><p id="ww1129261" class="Body"><span></span>There will be no usage information shown in this case because there are no slices in the partition.</p><p id="ww1131783" class="Body"><span></span><span style="font-weight: bold">Issue</span>: One reason PAF does not define a SITE and BBOX for a given partition in the ICF is that your compile point constraint does not include any SLICEs. This could happen for the following reasons: </p><div id="ww1128143" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>They are optimized away. This may be expected behavior, but also may happen if inputs or outputs do not connect to ports. check tool logs) </div><div id="ww1128145" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>There are actually no contents of the partition that are slices. This could happen, for example, if you put a compile point on a module which only contains a SERDES block, or only I/O. This is not an error condition but a compile point like this does serve any purpose for Map and PAR.</div><p id="ww1129319" class="Body"><span></span><span style="font-weight: bold">Solution</span>: Check your tool log files in Synplify and attempt to determine why your inputs and outputs are not connecting to ports. </p><h5 id="ww1130163" class="HeadingRunIn"><span></span>Using I/O buffers with tristate controls in modules with compile points</h5><p id="ww1130164" class="BodyAfterHead"><span></span>If I/O buffers with tristate controls are present within modules with compile points defined in your design, you will encounter error messages during implementation in Diamond. </p><p id="ww1130200" class="Body"><span></span><span style="font-weight: bold">Issue</span>: The synplify_pro synthesis tool cannot support I/O buffers with tristate controls inside of modules with compile points. If the buffers are instantiated, it will detect them, issue a warning message, and disable the compile point. Check the Synplify log or the warning tab in Diamond. The message will appear similar to the following example shown below: </p><pre id="ww1130110" class="Code">@W: BN106 |Cannot apply constraint syn_compile_point to v:work.immir<br /></pre><pre id="ww1128169" class="Code">@W: BN106 |Cannot apply constraint syn_cptype to v:work.immir</pre><p id="ww1130107" class="Body"><span></span>If you miss this warning message, you will only see this after the Map process, when you are missing partitions in the Map Report (.mrp) PARTITION report and the ICF file. </p><p id="ww1130575" class="Body"><span></span><span style="font-weight: bold">Solution</span>: Either do not use a compile point on the module or move the buffers up to the top level of the design’s hierarchy in the HDL.</p><h5 id="ww1130576" class="HeadingRunIn"><span></span>Unused design elements may generate Map errors in modules with compile points</h5><p id="ww1130618" class="Body"><span></span>Using compile points with designs that contain unused logic may result in the unintended functionality and Map error messages. </p><p id="ww1130690" class="Body"><span></span><span style="font-weight: bold">Issue</span>: If you use compile points during synthesis and your design contains unused elements, for example, a multiplier exists in a test case that is driven by a driver in another partition, but the outputs are not intended to be used, it will likely result in Map errors with messages similar to the following.</p><pre id="ww1130624" class="Code">ERROR - map: Mico32_u/LM32/cpu/multiplier/product_2_36_71 : Pin A13 has no driver. Possible causes are (1) redundant logic or (2) undriven input.</pre><pre id="ww1130675" class="Code">&nbsp;</pre><pre id="ww1130627" class="Code">ERROR - map: Mico32_u/LM32/cpu/multiplier/product_2_36_71 : Input B Pin B0 is not connected but the Source is statically connected to GND(Parallel Input)</pre><p id="ww1130679" class="Body"><span></span><span style="font-weight: bold">Solution</span>: Either do not use a compile point on the module or remove any unused logic from your design before mapping.</p><h5 id="ww1129188" class="HeadingRunIn"><span></span>Changing I/O placement and function </h5><p id="ww1129189" class="BodyAfterHead"><span></span>The Incremental Design flow tries to preserve the I/O placement of the reference design. In the incremental flow, you can change I/O placement via new LOCATE preferences, where the new placement is feasible – that is, where the pins are available, and support the function of the I/O. </p><p id="ww1129575" class="Body"><span></span>The new preferences will be honored and you will see messages, as shown below, in the PAR Report (.par) file that inform you that the placement in the reference design is being overridden by the new LOCATE preferences. </p><pre id="ww1129193" class="Code">WARNING - par: Comp 're' has been LOCATE'd and will not be placed as per guided file</pre><p id="ww1129199" class="Body"><span></span><span style="font-weight: bold">Issue</span>: Changing I/O function in the incremental flow can potentially cause an I/O placement failure. An example of a problem like this might be changing a non-DDR I/O to a DDR, or changing an I/O type from LVCMOS to LVDS. The original placement may no longer be feasible due to the resource availability at the reference design’s pin locations. </p><p id="ww1129570" class="Body"><span></span><span style="font-weight: bold">Solution</span>: If you see an I/O placement failure in the Incremental Design flow, change your LPF preference file to manually locate the changed I/O to the appropriate pins or, instead of using the incremental flow, use the normal run flow mode. </p><h5 id="ww1129465" class="HeadingRunIn"><span></span>Parameterized modules in standalone Synplify Pro</h5><p id="ww1129466" class="BodyAfterHead"><span></span>Using the standalone Synplify Pro software for Incremental Design, parameterized modules in a design make it impossible to determine what their actual module names are and results in error messages later in the design flow that are difficult to interpret. </p><p id="ww1129914" class="Body"><span></span><span style="font-weight: bold">Issue</span>: In this specific case, a user encountered an Map error that prevented the ICF file from being opened which occurred using an unguided iteration run flow mode they attempted to process through Diamond’s Place &amp; Route Design process. The following Map error message was reported in the Output view: </p><pre id="ww1129915" class="Code">WARNING - map: There is no partition, and the option "-inc" is ignored.</pre><p id="ww1129916" class="Body"><span></span>This warning implies that there were no PARTITION properties or constraints recognized by Map so they were not passed through the implementation flow. The .fdc file contains compile points that become PARTITION settings in the Incremental Design flow.</p><p id="ww1130016" class="Body"><span></span>This condition occurred when the user attempted build their .fdc constraints file in a standalone Synplify Pro software and because of parameterized module naming not matching the actual module names, it appears to the software that there were no compile points. In the Synplify Report the following “Cannot apply constraint” error message occurred: </p><div class="ww_skin_page_overflow"><table class="Code" style="text-align: right" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-style: none; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 412.50024pt"><pre id="ww1130008" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_compile_point to v:work.ud_cnt</span></pre><pre id="ww1130009" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_cptype to v:work.ud_cnt</span></pre><pre id="ww1130010" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_compile_point to v:work.ro_cnt</span></pre><pre id="ww1130011" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_cptype to v:work.ro_cnt</span></pre><pre id="ww1130012" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_compile_point to v:work.ud_cnt_uniq_1</span></pre><pre id="ww1130013" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_cptype to v:work.ud_cnt_uniq_1</span></pre><pre id="ww1130014" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_compile_point to v:work.ro_cnt_uniq_2</span></pre><pre id="ww1130015" class="Code" style="vertical-align: baseline"><span style="color: #000000; font-size: 8.5pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">@W: BN106 |Cannot apply constraint syn_cptype to v:work.ro_cnt_uniq_2</span></pre></td></tr></table></div><p id="ww1130047" class="Body"><span></span>In addition, if you reopen the standalone version of Synplify Pro, choose <span style="font-weight: bold">Run &gt; Compile Only</span> and open the .fdc file using the SCOPE editor spreadsheet panel. Now, click on the Compile Points tab and observe that all of the compile points are marked in yellow. This indicates that there is an error condition you have to resolve before you proceed. </p><p id="ww1129961" class="Body"><span></span><span style="font-weight: bold">Solution</span>: You should create your .fdc file inside of the Synplify Pro graphical user interface and it is highly recommended that you run Synplify Pro for Lattice from within the Diamond interface and associate the file in the Synthesis strategy settings as prescribed. This ensures that source and .fdc constraints files are recognized and associated with your Incremental Design flow project in Diamond. </p><h5 id="ww1130205" class="HeadingRunIn"><span></span>Preference/net naming issues</h5><p id="ww1130206" class="BodyAfterHead"><span></span>Preference and net names can vary from design to design in the Incremental Design flow for several possible reasons. </p><p id="ww1130243" class="Body"><span></span><span style="font-weight: bold">Issue</span>: In some cases preferences that are honored in the normal flow are not honored in the incremental flow. For example, a clock name has significantly changed which leads to a FREQUENCY constraint, related to that clock not honored; a net name has changed which leads to a MAXDELAY constraint, related to that net, not honored; or a Dynamic Clock Select (DCS) name has changed which leads to USE PRIMARY DCS NET "&lt;net_name&gt;" "&lt;quadrant_location&gt;" not honored. This may be due to synthesis optimization being performed differently with compile points present as opposed to when they are absent from a design. </p><p id="ww1130241" class="Body"><span></span><span style="font-weight: bold">Solution</span>: When using incremental design, you should double check Map warnings about preferences. If you see warnings indicating that preferences are ignored which are accepted in normal flow, you may need to modify your preference file, or use synthesis attribute “syn_keep” to preserve net names. Another method, for checking changed clock names, is to open Spreadsheet View after running the Translate Design process in Diamond. In the Spreadsheet View, check the Clock Resource tab. This tab lists all of the clock names that are recognized by the tool, including those that have their names changed. Users should use the names listed in this tab to set their constraints. As always, it is better to constrain ports rather than nets if possible, as they will not be renamed. </p><h5 id="ww1130209" class="HeadingRunIn"><span></span>UGROUPs in guided iterations</h5><p id="ww1130266" class="BodyAfterHead"><span></span>In certain cases UGROUPs you assign to unchanged SLICE components as attributes or preferences are not honored. </p><p id="ww1130210" class="Body"><span></span><span style="font-weight: bold">Issue</span>: When you are running in the guided iteration run flow mode and you attempt to move unchanged SLICEs relative to the reference design by adding a UGROUP to HDL or preference file, the placer will not, by default, honor the new UGROUP location. There is no error or warning messages to alert you to this condition. </p><p id="ww1130265" class="Body"><span></span><span style="font-weight: bold">Solution</span>: To avoid this situation, have your UGROUPs defined where you desire them to be located when you run the first implementation. While changed logic can be located via a UGROUP, this will only work where there are empty sites available. The placer will not rip up any unchanged placed logic from a reference design by default.</p><h5 id="ww1132445" class="HeadingRunIn"><span></span>Tcl Commands Can Only Be Run Through Tcl Shell</h5><p id="ww1132420" class="Body"><span></span>The database extended Tcl commands and Partition Extended Tcl commands can only be run through a Tcl Shell, and cannot be run in the Diamond GUI.</p><h5 id="ww1131157" class="HeadingRunIn"><span></span>General Warnings &amp; Errors</h5><p id="ww1131308" class="BodyAfterHead"><span></span>You may encounter the following general warnings and errors when using the Incremental Design flow.</p><div id="ww1131566" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If the user's command has a reference file specified, such as par -w ... &lt;<span style="font-style: italic">file_name</span>&gt;.ncd, but file.ncd does not exist, PAR will switch to Unguided iteration with the following warning message:</div><pre id="ww1131309" class="CodeIndented">Failed to open reference file %s, switch to unguided iteration</pre><div id="ww1131339" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If the user’s .icf file has no partition, or all partitions are disabled, PAR will switch to normal flow with the following error message:</div><pre id="ww1131509" class="CodeIndented">No partition is defined or all partitions are disabled, switch to normal flow.</pre><div id="ww1131510" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If the user's command + d has a reference file specified, such as par -w ... -&lt;<span style="font-style: italic">file_name</span>&gt;.ncd, and the level and effort settings in the Partition Manager meet one or both of the following conditions:</div><div id="ww1131180" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Preservation data = synthesis and any reimplementation effort.</div><div id="ww1131181" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Preservation data = Map, reimplementation effort = unguided.</div><div id="ww1131379" class="Indented">PAR will switch to Unguided iteration with the following warning message:</div><pre id="ww1131385" class="CodeIndented">Because of the level/effort setting in icf file, redo unguided iteration.</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1131469" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><p id="ww1131485" class="BodyAfterHead"><span></span>If this warning occurs, the Floorplan view will be invoked, so the regions of partitions will be changed.</p></td></tr></table></div><div id="ww1131406" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If the user's command has a reference file specified, such as par -w ... -&lt;<span style="font-style: italic">file_name</span>&gt;.ncd, but one of partitions has changed the anchor or bbox through the Partition Manager, PAR will switch to unguided iteration with the following warning message:	</div><pre id="ww1131194" class="CodeIndented">Because some of the partitions changed partition_plan, guide iteration is disabled; The regions in icf files will be honored but the locations of comp will be changed.</pre><h5 id="ww1131491" class="HeadingRunIn"><span></span>Map Warnings &amp; Errors</h5><p id="ww1128402" class="BodyAfterHead"><span></span>You can encounter the following warning and errors in the Incremental design flow when using the Map process. </p><pre id="ww1128403" class="Code">WARNING – map: There is no partition, and the option "-inc" is ignored.</pre><h5 id="ww1128579" class="StepIntro"><span></span>This condition may be the result of the following: </h5><div id="ww1128404" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>No partition has been found so Map will run in normal mode. </div><div id="ww1128405" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>No ICF file will be created. </div><div id="ww1128406" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>The “par -inc -icf” command may fail due to missing ICF file. </div><div id="ww1128407" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>There is no partition, so you cannot use the incremental flow. <br /></div><pre id="ww1128409" class="Code">WARNING – map: The time stamp %s for partition %s in current design is older than the reference one %s.</pre><h5 id="ww1128618" class="StepIntro"><span></span>This condition may be the result of the following: </h5><div id="ww1128410" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>The time stamp for a given partition in current design is older than the reference one. This condition may have occurred when a modified design is used as a reference for the previous design. This practice is not recommended in the Incremental Design flow.</div><div id="ww1128411" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>The partition will be marked as “CHANGED”.<br /></div><pre id="ww1128413" class="Code">ERROR – map: Sorry, there is no license for %s.</pre><h5 id="ww1128627" class="StepIntro"><span></span>This condition may be the result of the following: </h5><div id="ww1128414" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>The Incremental Design flow requires a special feature license. If you do not have it in your license file, you will see the message. Go to the Lattice web site and contact Sales support to obtain a license. <br /></div><pre id="ww1128417" class="Code">ERROR – map: Sorry, device %s is not supported for %s.</pre><h5 id="ww1128632" class="StepIntro"><span></span>This condition may be the result of the following: </h5><div id="ww1128418" class="BulletedIndented"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span>Incremental flow may not be supported for all Lattice FPGA/CPLD families. You get this message because the selected device is not supported for incremental flow.</div><h5 id="ww1128420" class="HeadingRunIn"><span></span>Placer Warnings &amp; Errors</h5><p id="ww1128693" class="BodyAfterHead"><span></span>You can encounter the following warning and errors in the Incremental design flow as a result of the placer processing your design. </p><div id="ww1128422" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>For running in a multi-par (multiple seeds) format, after each seed, par may issue one of the following three kind of messages during the Incremental Design flow: </div><pre id="ww1128424" class="CodeIndented">WARNING: “<span style="font-style: italic">message …</span>”</pre><p id="ww1128425" class="Indented2">PAR continues after this warning message is issued.</p><pre id="ww1128725" class="CodeIndented">&nbsp;</pre><pre id="ww1128726" class="CodeIndented">ERROR: “<span style="font-style: italic">message …</span>”</pre><p id="ww1128727" class="Indented2">PAR will exit after it issues this error message.</p><pre id="ww1128429" class="CodeIndented">&nbsp;</pre><pre id="ww1128430" class="CodeIndented">WARNING: placement not success in this seed and will continue next seed if exists.</pre><pre id="ww1128431" class="CodeIndented">“<span style="font-style: italic">message …</span>”, </pre><pre id="ww1128432" class="CodeIndented">    </pre><p id="ww1128433" class="Indented2">PAR will abort running for the current seed after this warning message and try the next seed. The message could be one of the follows:</p><pre id="ww1128437" class="CodeIndented2">ERROR : </pre><pre id="ww1128439" class="CodeIndented2">“Internal database corrupted:  NULL site in slice placement”</pre><pre id="ww1128441" class="CodeIndented2">&nbsp;</pre><pre id="ww1128813" class="CodeIndented2">NOT SUCCESS : </pre><pre id="ww1128443" class="CodeIndented2">“Fatal Error in preferplace(): cannot find initial placement for UPGROUPs. Please check the UPGROUP preferences to alleviate constraints.”</pre><pre id="ww1128444" class="CodeIndented2">&nbsp;</pre><pre id="ww1128445" class="CodeIndented2">“Impossible to place <span style="font-style: italic">SLICE_10</span> in UPGROUP <span style="font-style: italic">GROUP1</span> in prefer location.”</pre><pre id="ww1128446" class="CodeIndented2">&nbsp;</pre><pre id="ww1128447" class="CodeIndented2">“Placer could not relatively place comp SLICE_10 at R15C8D(x=61/y=8.”</pre><pre id="ww1128820" class="CodeIndented2">&nbsp;</pre><pre id="ww1128821" class="CodeIndented2">“Failed to find the anchored location.”<br /></pre><div id="ww1128451" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Anchoring error during PGROUP pre-placement:</div><pre id="ww1128828" class="CodeIndented2">pgroup=<span style="font-style: italic">SLICE_10</span> anchor=<span style="font-style: italic">R15C8D</span>. Not enough available sites in bbox for all group comps. Please check for multiple LOCATE/REGION/QUADRANT design preferences leading to highly constrained PGROUP placement regions.</pre><pre id="ww1128452" class="CodeIndented2">&nbsp;</pre><pre id="ww1128453" class="CodeIndented2">Error in pgroup initial placement!</pre><pre id="ww1128454" class="CodeIndented2">&nbsp;</pre><pre id="ww1128455" class="CodeIndented2">Comp ‘<span style="font-style: italic">SLICE_10</span>' remains unplaced after Phase 0 flattening.</pre><pre id="ww1128456" class="CodeIndented2">&nbsp;</pre><pre id="ww1128457" class="CodeIndented2">set_initial_anchors failure on PGROUP placement"</pre><pre id="ww1128458" class="CodeIndented2">                           </pre><pre id="ww1128459" class="CodeIndented2">WARNING: </pre><pre id="ww1128460" class="CodeIndented2">&nbsp;</pre><pre id="ww1128461" class="CodeIndented2">switch to high-effort for PGROUP initial placement due to congestion...</pre><p id="ww1128463" class="Body"><span></span>The following are messages issued by the placer. For each PAR incremental design run, the PAR file will have the following info:</p><pre id="ww1128466" class="Code">Starting incremental place and route ... </pre><p id="ww1128468" class="Body"><span></span>Incremental design will exit if you encounter any of the following PAR error messages: </p><pre id="ww1128470" class="Code">ERROR: No *.icf file for incremental par flow.</pre><pre id="ww1128471" class="Code">ERROR: Failed to open file design.icf for incremental par flow.</pre><pre id="ww1128473" class="Code">ERROR: Incremental flow can't support guide file with option “-g filename”.</pre><pre id="ww1128474" class="Code">ERROR: option -g and -ref can't be appeared in command line simultaneously.</pre><pre id="ww1128475" class="Code">ERROR: file name missing after "-ref".</pre><pre id="ww1128476" class="Code">ERROR: Failed to open reference file <span style="font-style: italic">design_ref.ncd</span>.<br /></pre><h5 id="ww1128478" class="HeadingRunIn"><span></span>ICF Parser Warnings &amp; Errors</h5><p id="ww1129010" class="BodyAfterHead"><span></span>The following are messages issued by the ICF parser. If the ICF file was loaded successfully, it will issue the following message:</p><pre id="ww1128482" class="CodeIndented">Completed loading <span style="font-style: italic">3</span> partition data.<br /></pre><div id="ww1128484" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>If the ICF parser detects an error, it may issue any of the following error messages listed below: </div><pre id="ww1128486" class="CodeIndented">ERROR: comp%d %s belong to both partition %s and %s.</pre><pre id="ww1128487" class="CodeIndented">ERROR: Illegal keyword XXX</pre><pre id="ww1128488" class="CodeIndented">ERROR: Must assign value for keyword XXX for partition P0.</pre><pre id="ww1131133" class="CodeIndented">ERROR: Invalid icf string</pre><pre id="ww1131139" class="CodeIndented">ERROR: Fail to open ICF file XXX.</pre><pre id="ww1131140" class="CodeIndented">ERROR: No statement in ICF file XXX.</pre><pre id="ww1131142" class="CodeIndented">ERROR: Illegal icf key-value XXX.</pre><pre id="ww1131134" class="CodeIndented">ERROR: XXX YYY is an illegal pair , value must be in "ZZZ".</pre><div id="ww1131135" class="Indented">Then PAR will exit after printing out the following line: </div><pre id="ww1128493" class="CodeIndented">There are %d errors in icf file.</pre><h5 id="ww1128505" class="HeadingRunIn"><span></span>Router Warnings &amp; Errors</h5><p id="ww1129063" class="BodyAfterHead"><span></span>You can encounter the following warning and errors in the Incremental design flow as a result of the router processing your design. </p><div id="ww1128508" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Usually, in incremental flow, the positions of primary clock signals are copied according to the reference design. However, for any reason, if the position of a primary clock signal has been preassigned, the copy will be skipped and you will encounter the following warning message: </div><pre id="ww1129113" class="CodeIndented">WARNING – par: The pclk position for the signal %s has been already assigned, and the assignment from the guided/reference design is ignored.</pre><div id="ww1128511" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>As mentioned in the prior case, in incremental flow, the clock assignment is usually copied from reference design. However, for any reason, if the target position has been used by other signals, the copy will be skipped and you will encounter the following message: </div><pre id="ww1129131" class="CodeIndented">WARNING – par: The pclk position %d has been already occupied. The pclk assignment for the signal %s copied from guided/reference design is ignored.</pre><div id="ww1128514" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Usually in the incremental flow, the positions of secondary clock signals are copied according to the reference design. However, for any reason, if the position of a secondary clock signal has been preassigned, the copy will be skipped and you will encounter the following message:</div><pre id="ww1129160" class="CodeIndented">WARNING – par: The sclk position for the signal %s has been already assigned, and the assignment from the guided/reference design is ignored.</pre><div id="ww1128517" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>As mentioned above, in incremental flow, the clock assignment is usually copied from reference design. However, for any reason, if the target position has been used by other signals, the copy will be skipped and you will encounter the following message:</div><pre id="ww1129153" class="CodeIndented">WARNING – par: The sclk position %d has been already occupied. The sclk assignment for the signal %s copied from guided/reference design is ignored.</pre><h5 id="ww1130320" class="HeadingRunIn"><span></span>Supplying Archives for Technical Support</h5><p id="ww1130341" class="BodyAfterHead"><span></span>As a general advisory, if you encounter issues that require debugging by Lattice technical support, it would be extremely helpful to provide project archives both for the initial reference design files and the guided iteration run flow mode version where the issue was encountered.</p><p id="ww1130367" class="Body"><span></span>As described earlier in this guide in the section, <span class="Hyperlink"><a href="../../User%20Guides/Incremental%20Design/Archiving_Incremental_Design_Results.htm#ww978249" title="Archiving Incremental Design Results">Archiving Incremental Design Results</a></span>, make sure that at the appropriate points in the flow that you archive your project. </p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>