I 000046 55 939           1653996456297 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653996456294 2022.05.31 04:27:36)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000046 55 1025          1653996456438 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653996456435 2022.05.31 04:27:36)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456436)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000049 55 1037          1653996456482 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653996456481 2022.05.31 04:27:36)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 6878          1653996456516 ct
(_unit VHDL (ct 0 4 (ct 0 20 ))
  (_version v38)
  (_time 1653996456513 2022.05.31 04:27:36)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456514)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (or_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (and_3
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 56 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q5))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q1))
      ((not_Q)(not_Q1))
    )
  )
  (_instantiation E2 0 57 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q1))
      ((C)(Bx))
      ((K)(Q6))
      ((not_R)(not_R))
      ((Q)(Q2))
      ((not_Q)(not_Q2))
    )
  )
  (_instantiation E3 0 58 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q7))
      ((C)(Bx))
      ((K)(Q7))
      ((not_R)(not_R))
      ((Q)(Q3))
      ((not_Q)(not_Q3))
    )
  )
  (_instantiation E4 0 59 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q8))
      ((C)(Bx))
      ((K)(Q2))
      ((not_R)(not_R))
      ((Q)(Q4))
      ((not_Q)(not_Q4))
    )
  )
  (_instantiation E5 0 60 (_component or_2 )
    (_port
      ((x1)(not_Q4))
      ((x2)(not_Q2))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 61 (_component or_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 62 (_component and_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((y)(Q7))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E8 0 63 (_component and_3 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q8))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal out_not_Q1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal out_Q2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal out_not_Q2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal out_Q3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal out_not_Q3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal out_Q4 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal out_not_Q4 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q1 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q2 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q3 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q4 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((out_Q1)(Q1)))(_target(3))(_sensitivity(11)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_alias((out_not_Q1)(not_Q1)))(_target(4))(_sensitivity(12)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((out_Q2)(Q2)))(_target(5))(_sensitivity(13)))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_alias((out_not_Q2)(not_Q2)))(_target(6))(_sensitivity(14)))))
      (line__68(_architecture 4 0 68 (_assignment (_simple)(_alias((out_Q3)(Q3)))(_target(7))(_sensitivity(15)))))
      (line__69(_architecture 5 0 69 (_assignment (_simple)(_alias((out_not_Q3)(not_Q3)))(_target(8))(_sensitivity(16)))))
      (line__70(_architecture 6 0 70 (_assignment (_simple)(_alias((out_Q4)(Q4)))(_target(9))(_sensitivity(17)))))
      (line__71(_architecture 7 0 71 (_assignment (_simple)(_alias((out_not_Q4)(not_Q4)))(_target(10))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . ct 8 -1
  )
)
I 000062 55 5229          1653996456563 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653996456560 2022.05.31 04:27:36)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 7259          1653996456607 ct
(_unit VHDL (ct 0 4 (ct 0 20 ))
  (_version v38)
  (_time 1653996456607 2022.05.31 04:27:36)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456514)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (or_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
    (and_3
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 56 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q5))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q1))
      ((not_Q)(not_Q1))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 57 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q1))
      ((C)(Bx))
      ((K)(Q6))
      ((not_R)(not_R))
      ((Q)(Q2))
      ((not_Q)(not_Q2))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E3 0 58 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q7))
      ((C)(Bx))
      ((K)(Q7))
      ((not_R)(not_R))
      ((Q)(Q3))
      ((not_Q)(not_Q3))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E4 0 59 (_component jk_with_polar_control )
    (_port
      ((not_S)(not_S))
      ((J)(Q8))
      ((C)(Bx))
      ((K)(Q2))
      ((not_R)(not_R))
      ((Q)(Q4))
      ((not_Q)(not_Q4))
    )
    (_use (_entity . jk_with_polar_control)
    )
  )
  (_instantiation E5 0 60 (_component or_2 )
    (_port
      ((x1)(not_Q4))
      ((x2)(not_Q2))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 61 (_component or_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 62 (_component and_2 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((y)(Q7))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E8 0 63 (_component and_3 )
    (_port
      ((x1)(Q1))
      ((x2)(Q2))
      ((x3)(Q3))
      ((y)(Q8))
    )
    (_use (_entity . and_3)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal out_not_Q1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal out_Q2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal out_not_Q2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal out_Q3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal out_not_Q3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal out_Q4 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal out_not_Q4 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q1 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q2 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q3 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal not_Q4 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_alias((out_Q1)(Q1)))(_target(3))(_sensitivity(11)))))
      (line__65(_architecture 1 0 65 (_assignment (_simple)(_alias((out_not_Q1)(not_Q1)))(_target(4))(_sensitivity(12)))))
      (line__66(_architecture 2 0 66 (_assignment (_simple)(_alias((out_Q2)(Q2)))(_target(5))(_sensitivity(13)))))
      (line__67(_architecture 3 0 67 (_assignment (_simple)(_alias((out_not_Q2)(not_Q2)))(_target(6))(_sensitivity(14)))))
      (line__68(_architecture 4 0 68 (_assignment (_simple)(_alias((out_Q3)(Q3)))(_target(7))(_sensitivity(15)))))
      (line__69(_architecture 5 0 69 (_assignment (_simple)(_alias((out_not_Q3)(not_Q3)))(_target(8))(_sensitivity(16)))))
      (line__70(_architecture 6 0 70 (_assignment (_simple)(_alias((out_Q4)(Q4)))(_target(9))(_sensitivity(17)))))
      (line__71(_architecture 7 0 71 (_assignment (_simple)(_alias((out_not_Q4)(not_Q4)))(_target(10))(_sensitivity(18)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . ct 8 -1
  )
)
I 000062 55 5229          1653996469880 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653996469877 2022.05.31 04:27:49)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000046 55 939           1653996496107 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1653996496104 2022.05.31 04:28:16)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1653996496152 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653996496151 2022.05.31 04:28:16)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000046 55 1025          1653996496186 and_3
(_unit VHDL (and_3 0 4 (and_3 0 13 ))
  (_version v38)
  (_time 1653996496183 2022.05.31 04:28:16)
  (_source (\./src/and_3.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456436)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3 1 -1
  )
)
I 000062 55 5229          1653996496218 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653996496214 2022.05.31 04:28:16)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000062 55 5229          1653996499477 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653996499474 2022.05.31 04:28:19)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653996609419 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653996609416 2022.05.31 04:30:09)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000062 55 5229          1653996609452 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653996609448 2022.05.31 04:30:09)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 840           1653996609498 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653996609495 2022.05.31 04:30:09)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653996609530 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653996609526 2022.05.31 04:30:09)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653996609576 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653996609573 2022.05.31 04:30:09)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653996638853 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653996638850 2022.05.31 04:30:38)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653997575893 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653997575890 2022.05.31 04:46:15)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653997575940 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653997575937 2022.05.31 04:46:15)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653997575972 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653997575968 2022.05.31 04:46:15)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653997576016 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653997576015 2022.05.31 04:46:16)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653997576050 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653997576047 2022.05.31 04:46:16)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 1516          1653997576094 ct
(_unit VHDL (ct 0 4 (ct 0 15 ))
  (_version v38)
  (_time 1653997576093 2022.05.31 04:46:16)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456514)
    (_use )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal out_Q1 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal out_not_Q1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal out_Q2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal out_not_Q2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal out_Q3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal out_not_Q3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal out_Q4 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal out_not_Q4 ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
)
I 000049 55 1037          1653997601077 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653997601074 2022.05.31 04:46:41)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653997601122 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653997601121 2022.05.31 04:46:41)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653997601156 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653997601153 2022.05.31 04:46:41)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653997601187 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653997601184 2022.05.31 04:46:41)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653997601219 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653997601215 2022.05.31 04:46:41)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 1220          1653997601250 ct
(_unit VHDL (ct 0 4 (ct 0 15 ))
  (_version v38)
  (_time 1653997601246 2022.05.31 04:46:41)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653997601248)
    (_use )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 1 -1
  )
)
I 000049 55 1037          1653998131416 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653998131413 2022.05.31 04:55:31)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653998131463 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653998131460 2022.05.31 04:55:31)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653998131494 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653998131491 2022.05.31 04:55:31)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653998131527 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653998131523 2022.05.31 04:55:31)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653998131558 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653998131554 2022.05.31 04:55:31)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 1522          1653998131589 ct
(_unit VHDL (ct 0 4 (ct 0 15 ))
  (_version v38)
  (_time 1653998131585 2022.05.31 04:55:31)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653997601248)
    (_use )
  )
  (_generate triggers 0 28 (_for ~INTEGER~range~0~to~bitrate-1~13 )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~bitrate-1~13 0 28 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 0 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~bitrate-1~13 0 28 (_scalar (_to (i 0)(c 1)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 2 -1
  )
)
I 000049 55 1037          1653998312994 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653998312991 2022.05.31 04:58:32)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653998313026 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653998313022 2022.05.31 04:58:33)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653998313057 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653998313053 2022.05.31 04:58:33)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653998313088 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653998313084 2022.05.31 04:58:33)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653998313120 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653998313116 2022.05.31 04:58:33)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653998330362 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653998330359 2022.05.31 04:58:50)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653998330394 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653998330390 2022.05.31 04:58:50)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653998330425 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653998330421 2022.05.31 04:58:50)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653998330457 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653998330453 2022.05.31 04:58:50)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653998330488 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653998330484 2022.05.31 04:58:50)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653998339361 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653998339358 2022.05.31 04:58:59)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653998339393 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653998339389 2022.05.31 04:58:59)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653998339425 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653998339421 2022.05.31 04:58:59)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653998339456 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653998339452 2022.05.31 04:58:59)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653998339502 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653998339499 2022.05.31 04:58:59)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653998368425 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653998368422 2022.05.31 04:59:28)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653998368457 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653998368453 2022.05.31 04:59:28)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653998368489 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653998368485 2022.05.31 04:59:28)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653998368520 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653998368516 2022.05.31 04:59:28)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653998368551 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653998368547 2022.05.31 04:59:28)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 2984          1653998368597 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1653998368594 2022.05.31 04:59:28)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653998330532)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_generate triggers 0 29 (_for ~INTEGER~range~0~to~bitrate-1~13 )
    (_instantiation E 0 30 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)((i 3)))
        ((C)(Bx))
        ((K)((i 3)))
        ((not_R)(not_R))
        ((Q)(Q(_index 0)))
        ((not_Q)(not_Q(_index 1)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~bitrate-1~13 0 29 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~bitrate-1~13 0 29 (_scalar (_to (i 0)(c 4)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 5 -1
  )
)
I 000049 55 1037          1653999686185 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653999686182 2022.05.31 15:21:26)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653999686232 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653999686229 2022.05.31 15:21:26)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653999686263 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653999686260 2022.05.31 15:21:26)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653999686295 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653999686291 2022.05.31 15:21:26)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653999686326 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653999686322 2022.05.31 15:21:26)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 3447          1653999686358 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1653999686354 2022.05.31 15:21:26)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653998330532)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 29 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)((i 3)))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 30 (_for ~INTEGER~range~1~to~bitrate-1~13 )
    (_instantiation E 0 31 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)((i 3)))
        ((C)(Bx))
        ((K)((i 3)))
        ((not_R)(not_R))
        ((Q)(Q(_index 0)))
        ((not_Q)(not_Q(_index 1)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~bitrate-1~13 0 30 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 2 )(i 0))))))
    (_port (_internal Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 3 )(i 0))))))
    (_port (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~1~to~bitrate-1~13 0 30 (_scalar (_to (i 1)(c 4)))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 5 -1
  )
)
I 000049 55 1037          1653999939608 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653999939607 2022.05.31 15:25:39)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653999939642 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653999939638 2022.05.31 15:25:39)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653999939674 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653999939670 2022.05.31 15:25:39)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653999939705 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653999939701 2022.05.31 15:25:39)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653999939751 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653999939748 2022.05.31 15:25:39)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1653999947961 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1653999947958 2022.05.31 15:25:47)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1653999947993 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1653999947989 2022.05.31 15:25:47)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1653999948037 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1653999948036 2022.05.31 15:25:48)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1653999948071 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1653999948068 2022.05.31 15:25:48)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1653999948102 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1653999948099 2022.05.31 15:25:48)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1654000092956 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654000092953 2022.05.31 15:28:12)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654000093003 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654000093000 2022.05.31 15:28:13)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654000093034 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654000093031 2022.05.31 15:28:13)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654000093065 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654000093062 2022.05.31 15:28:13)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654000093097 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654000093094 2022.05.31 15:28:13)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000049 55 1037          1654000362910 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654000362907 2022.05.31 15:32:42)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654000362957 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654000362954 2022.05.31 15:32:42)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654000362989 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654000362985 2022.05.31 15:32:42)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654000363024 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654000363022 2022.05.31 15:32:43)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654000363058 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654000363057 2022.05.31 15:32:43)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 5246          1654000363091 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1654000363088 2022.05.31 15:32:43)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1654000093127)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 38 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)((i 3)))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 39 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)(Q(0)))
      ((C)(Bx))
      ((K)(Q(0)))
      ((not_R)(not_R))
      ((Q)(Q(1)))
      ((not_Q)(not_Q(1)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 40 (_for ~INTEGER~range~2~to~bitrate-1~13 )
    (_instantiation E_and 0 41 (_component and_2 )
      (_port
        ((x1)(Q(_index 2)))
        ((x2)(Q(_index 3)))
        ((y)(ands(_index 4)))
      )
      (_use (_entity . and_2)
      )
    )
    (_instantiation E 0 42 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)(ands(_index 5)))
        ((C)(Bx))
        ((K)(ands(_index 6)))
        ((not_R)(not_R))
        ((Q)(Q(_index 7)))
        ((not_Q)(not_Q(_index 8)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~2~to~bitrate-1~13 0 40 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 9 )(i 0))))))
    (_port (_internal out_Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_port (_internal out_not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_signal (_internal Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{bitrate-3~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal ands ~std_logic_vector{bitrate-3~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~2~to~bitrate-1~13 0 40 (_scalar (_to (i 2)(c 13)))))
    (_process
      (line__44(_architecture 0 0 44 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 14 -1
  )
)
I 000046 55 939           1654000363124 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654000363120 2022.05.31 15:32:43)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001242816 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001242815 2022.05.31 15:47:22)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001242850 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001242847 2022.05.31 15:47:22)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001242881 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001242878 2022.05.31 15:47:22)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001242913 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001242909 2022.05.31 15:47:22)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001242944 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001242940 2022.05.31 15:47:22)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000046 55 939           1654001243037 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001243034 2022.05.31 15:47:23)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001249414 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001249413 2022.05.31 15:47:29)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001249449 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001249445 2022.05.31 15:47:29)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001249480 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001249476 2022.05.31 15:47:29)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001249511 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001249507 2022.05.31 15:47:29)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001249542 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001249538 2022.05.31 15:47:29)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000046 55 939           1654001249588 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001249585 2022.05.31 15:47:29)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001253092 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001253089 2022.05.31 15:47:33)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001253137 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001253136 2022.05.31 15:47:33)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001253169 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001253168 2022.05.31 15:47:33)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001253200 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001253199 2022.05.31 15:47:33)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001253233 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001253230 2022.05.31 15:47:33)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000046 55 939           1654001253278 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001253277 2022.05.31 15:47:33)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001265777 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001265774 2022.05.31 15:47:45)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001265824 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001265821 2022.05.31 15:47:45)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001265855 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001265852 2022.05.31 15:47:45)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001265887 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001265884 2022.05.31 15:47:45)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001265918 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001265915 2022.05.31 15:47:45)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000046 55 939           1654001265963 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001265962 2022.05.31 15:47:45)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001276037 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001276034 2022.05.31 15:47:56)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001276069 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001276065 2022.05.31 15:47:56)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001276111 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001276109 2022.05.31 15:47:56)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001276140 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001276136 2022.05.31 15:47:56)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001276171 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001276167 2022.05.31 15:47:56)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 5190          1654001276202 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1654001276198 2022.05.31 15:47:56)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1654000093127)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 39 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)((i 3)))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E2 0 40 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)(Q(0)))
      ((C)(Bx))
      ((K)(Q(0)))
      ((not_R)(not_R))
      ((Q)(Q(1)))
      ((not_Q)(not_Q(1)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 41 (_for ~INTEGER~range~2~to~bitrate-1~13 )
    (_instantiation E_and 0 42 (_component and_2 )
      (_port
        ((x1)(ands(_index 3)))
        ((x2)(Q(_index 4)))
        ((y)(ands(_index 5)))
      )
      (_use (_entity . and_2)
      )
    )
    (_instantiation E 0 43 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)(ands(_index 6)))
        ((C)(Bx))
        ((K)(ands(_index 7)))
        ((not_R)(not_R))
        ((Q)(Q(_index 8)))
        ((not_Q)(not_Q(_index 9)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~2~to~bitrate-1~13 0 41 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_port (_internal out_Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal out_not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal ands ~std_logic_vector{bitrate-1~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~2~to~bitrate-1~13 0 41 (_scalar (_to (i 2)(c 13)))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(6(0))))))
      (line__45(_architecture 1 0 45 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
      (line__46(_architecture 2 0 46 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 14 -1
  )
)
I 000046 55 939           1654001276233 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001276229 2022.05.31 15:47:56)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001538426 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001538423 2022.05.31 15:52:18)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001538471 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001538470 2022.05.31 15:52:18)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001538503 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001538501 2022.05.31 15:52:18)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001538536 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001538533 2022.05.31 15:52:18)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001538567 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001538564 2022.05.31 15:52:18)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000046 55 939           1654001538614 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001538611 2022.05.31 15:52:18)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654001589007 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654001589004 2022.05.31 15:53:09)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654001589050 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654001589050 2022.05.31 15:53:09)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654001589083 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654001589082 2022.05.31 15:53:09)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654001589116 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654001589113 2022.05.31 15:53:09)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654001589147 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654001589144 2022.05.31 15:53:09)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 5505          1654001589180 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1654001589176 2022.05.31 15:53:09)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1654000093127)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 39 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)(ands(0)))
      ((C)(Bx))
      ((K)(ands(0)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_instantiation E_and 0 40 (_component and_2 )
    (_port
      ((x1)(Q(0)))
      ((x2)(Q(1)))
      ((y)(ands(1)))
    )
    (_use (_entity . and_2)
    )
  )
  (_instantiation E2 0 41 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)(Q(0)))
      ((C)(Bx))
      ((K)(Q(0)))
      ((not_R)(not_R))
      ((Q)(Q(1)))
      ((not_Q)(not_Q(1)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 42 (_for ~INTEGER~range~2~to~bitrate-1~13 )
    (_instantiation E_and 0 43 (_component and_2 )
      (_port
        ((x1)(ands(_index 3)))
        ((x2)(Q(_index 4)))
        ((y)(ands(_index 5)))
      )
      (_use (_entity . and_2)
      )
    )
    (_instantiation E 0 44 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)(ands(_index 6)))
        ((C)(Bx))
        ((K)(ands(_index 7)))
        ((not_R)(not_R))
        ((Q)(Q(_index 8)))
        ((not_Q)(not_Q(_index 9)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~2~to~bitrate-1~13 0 42 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_port (_internal out_Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal out_not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-2~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal Q ~std_logic_vector{bitrate-2~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal not_Q ~std_logic_vector{bitrate-2~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
    (_signal (_internal ands ~std_logic_vector{bitrate-1~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~2~to~bitrate-1~13 0 42 (_scalar (_to (i 2)(c 14)))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(6(0))))))
      (line__46(_architecture 1 0 46 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
      (line__47(_architecture 2 0 47 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 15 -1
  )
)
I 000046 55 939           1654001589211 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654001589207 2022.05.31 15:53:09)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654002028657 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654002028654 2022.05.31 16:00:28)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654002028689 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654002028685 2022.05.31 16:00:28)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654002028720 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654002028716 2022.05.31 16:00:28)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654002028751 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654002028747 2022.05.31 16:00:28)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654002028783 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654002028779 2022.05.31 16:00:28)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 4868          1654002028829 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1654002028826 2022.05.31 16:00:28)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1654000093127)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 39 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)((i 3)))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 40 (_for ~INTEGER~range~1~to~bitrate-1~13 )
    (_instantiation E_and 0 41 (_component and_2 )
      (_port
        ((x1)(ands(_index 3)))
        ((x2)(Q(_index 4)))
        ((y)(ands(_index 5)))
      )
      (_use (_entity . and_2)
      )
    )
    (_instantiation E 0 42 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)(ands(_index 6)))
        ((C)(Bx))
        ((K)(ands(_index 7)))
        ((not_R)(not_R))
        ((Q)(Q(_index 8)))
        ((not_Q)(not_Q(_index 9)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~bitrate-1~13 0 40 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_port (_internal out_Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal out_not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{bitrate-2~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
    (_signal (_internal ands ~std_logic_vector{bitrate-2~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~bitrate-1~13 0 40 (_scalar (_to (i 1)(c 14)))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(6(0))))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 15 -1
  )
)
I 000046 55 939           1654002028860 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654002028857 2022.05.31 16:00:28)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654002066015 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654002066012 2022.05.31 16:01:06)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654002066048 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654002066044 2022.05.31 16:01:06)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654002066079 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654002066075 2022.05.31 16:01:06)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654002066110 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654002066106 2022.05.31 16:01:06)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654002066141 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654002066137 2022.05.31 16:01:06)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 4868          1654002066173 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1654002066169 2022.05.31 16:01:06)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1654000093127)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 39 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)((i 3)))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 40 (_for ~INTEGER~range~1~to~bitrate-1~13 )
    (_instantiation E_and 0 41 (_component and_2 )
      (_port
        ((x1)(ands(_index 3)))
        ((x2)(Q(_index 4)))
        ((y)(ands(_index 5)))
      )
      (_use (_entity . and_2)
      )
    )
    (_instantiation E 0 42 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)(ands(_index 6)))
        ((C)(Bx))
        ((K)(ands(_index 7)))
        ((not_R)(not_R))
        ((Q)(Q(_index 8)))
        ((not_Q)(not_Q(_index 9)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~bitrate-1~13 0 40 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_port (_internal out_Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal out_not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{bitrate-2~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 13 )(i 0))))))
    (_signal (_internal ands ~std_logic_vector{bitrate-2~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~bitrate-1~13 0 40 (_scalar (_to (i 1)(c 14)))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(6(0))))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 15 -1
  )
)
I 000046 55 939           1654002066204 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654002066200 2022.05.31 16:01:06)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 1037          1654002114089 and_3_no
(_unit VHDL (and_3_no 0 4 (and_3_no 0 13 ))
  (_version v38)
  (_time 1654002114086 2022.05.31 16:01:54)
  (_source (\./src/and_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456468)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_3_no 1 -1
  )
)
I 000043 55 840           1654002114135 no
(_unit VHDL (no 0 4 (no 0 11 ))
  (_version v38)
  (_time 1654002114132 2022.05.31 16:01:54)
  (_source (\./src/no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609496)
    (_use )
  )
  (_object
    (_port (_internal x ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . no 1 -1
  )
)
I 000048 55 947           1654002114167 or_2_no
(_unit VHDL (or_2_no 0 4 (or_2_no 0 12 ))
  (_version v38)
  (_time 1654002114164 2022.05.31 16:01:54)
  (_source (\./src/or_2_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609528)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_2_no 1 -1
  )
)
I 000048 55 1033          1654002114198 or_3_no
(_unit VHDL (or_3_no 0 4 (or_3_no 0 13 ))
  (_version v38)
  (_time 1654002114195 2022.05.31 16:01:54)
  (_source (\./src/or_3_no.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996609574)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . or_3_no 1 -1
  )
)
I 000062 55 5447          1654002114229 jk_with_polar_control
(_unit VHDL (jk_with_polar_control 0 4 (jk_with_polar_control 0 16 ))
  (_version v38)
  (_time 1654002114226 2022.05.31 16:01:54)
  (_source (\./src/jk_with_polar_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456561)
    (_use )
  )
  (_component
    (and_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (or_2_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
      )
    )
    (or_3_no
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal x3 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (no
      (_object
        (_port (_internal x ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 48 (_component and_3_no )
    (_port
      ((x1)(Q8))
      ((x2)(J))
      ((x3)(C))
      ((y)(Q1))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E2 0 49 (_component and_3_no )
    (_port
      ((x1)(Q7))
      ((x2)(K))
      ((x3)(C))
      ((y)(Q2))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E3 0 50 (_component and_3_no )
    (_port
      ((x1)(Q1))
      ((x2)(Q4))
      ((x3)(not_S))
      ((y)(Q3))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E4 0 51 (_component and_3_no )
    (_port
      ((x1)(Q2))
      ((x2)(Q3))
      ((x3)(not_R))
      ((y)(Q4))
    )
    (_use (_entity . and_3_no)
    )
  )
  (_instantiation E5 0 52 (_component or_2_no )
    (_port
      ((x1)(Q3))
      ((x2)(C))
      ((y)(Q5))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E6 0 53 (_component or_2_no )
    (_port
      ((x1)(Q4))
      ((x2)(C))
      ((y)(Q6))
    )
    (_use (_entity . or_2_no)
    )
  )
  (_instantiation E7 0 54 (_component or_3_no )
    (_port
      ((x1)(Q5))
      ((x2)(Q8))
      ((x3)(R))
      ((y)(Q7))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E8 0 55 (_component or_3_no )
    (_port
      ((x1)(Q6))
      ((x2)(Q7))
      ((x3)(S))
      ((y)(Q8))
    )
    (_use (_entity . or_3_no)
    )
  )
  (_instantiation E9 0 56 (_component no )
    (_port
      ((x)(not_S))
      ((y)(S))
    )
    (_use (_entity . no)
    )
  )
  (_instantiation E10 0 57 (_component no )
    (_port
      ((x)(not_R))
      ((y)(R))
    )
    (_use (_entity . no)
    )
  )
  (_object
    (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal J ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal C ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal K ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_signal (_internal Q1 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q2 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q3 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q4 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q5 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q6 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q7 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal Q8 ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((Q)(Q7)))(_target(5))(_sensitivity(13)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((not_Q)(Q8)))(_target(6))(_sensitivity(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . jk_with_polar_control 2 -1
  )
)
I 000043 55 4729          1654002114261 ct
(_unit VHDL (ct 0 4 (ct 0 16 ))
  (_version v38)
  (_time 1654002114257 2022.05.31 16:01:54)
  (_source (\./src/ct.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1654000093127)
    (_use )
  )
  (_component
    (jk_with_polar_control
      (_object
        (_port (_internal not_S ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal J ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal K ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal Q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
        (_port (_internal not_Q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (and_2
      (_object
        (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal y ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
  )
  (_instantiation E1 0 39 (_component jk_with_polar_control )
    (_port
      ((not_S)((i 3)))
      ((J)((i 3)))
      ((C)(Bx))
      ((K)((i 3)))
      ((not_R)(not_R))
      ((Q)(Q(0)))
      ((not_Q)(not_Q(0)))
    )
    (_use (_entity . jk_with_polar_control)
      (_port
        ((not_S)(not_S))
        ((J)(J))
        ((C)(C))
        ((K)(K))
        ((not_R)(not_R))
        ((Q)(Q))
        ((not_Q)(not_Q))
      )
    )
  )
  (_generate triggers 0 40 (_for ~INTEGER~range~1~to~bitrate-1~13 )
    (_instantiation E_and 0 41 (_component and_2 )
      (_port
        ((x1)(ands(_index 3)))
        ((x2)(Q(_index 4)))
        ((y)(ands(_index 5)))
      )
      (_use (_entity . and_2)
      )
    )
    (_instantiation E 0 42 (_component jk_with_polar_control )
      (_port
        ((not_S)((i 3)))
        ((J)(ands(_index 6)))
        ((C)(Bx))
        ((K)(ands(_index 7)))
        ((not_R)(not_R))
        ((Q)(Q(_index 8)))
        ((not_Q)(not_Q(_index 9)))
      )
      (_use (_entity . jk_with_polar_control)
        (_port
          ((not_S)(not_S))
          ((J)(J))
          ((C)(C))
          ((K)(K))
          ((not_R)(not_R))
          ((Q)(Q))
          ((not_Q)(not_Q))
        )
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~bitrate-1~13 0 40 (_architecture )))
      (_subprogram
      )
    )
  )
  (_object
    (_generic (_internal bitrate ~extSTD.STANDARD.INTEGER 0 6 \4\ (_entity ((i 4)))))
    (_port (_internal Bx ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal not_R ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 10 )(i 0))))))
    (_port (_internal out_Q ~std_logic_vector{bitrate-1~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 11 )(i 0))))))
    (_port (_internal out_not_Q ~std_logic_vector{bitrate-1~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 12 )(i 0))))))
    (_signal (_internal Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal not_Q ~std_logic_vector{bitrate-1~downto~0}~13 0 35 (_architecture (_uni ))))
    (_signal (_internal ands ~std_logic_vector{bitrate-1~downto~0}~13 0 36 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~bitrate-1~13 0 40 (_scalar (_to (i 1)(c 13)))))
    (_process
      (line__38(_architecture 0 0 38 (_assignment (_simple)(_target(6(0))))))
      (line__44(_architecture 1 0 44 (_assignment (_simple)(_target(2))(_sensitivity(4)))))
      (line__45(_architecture 2 0 45 (_assignment (_simple)(_target(3))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ct 14 -1
  )
)
I 000046 55 939           1654002114293 and_2
(_unit VHDL (and_2 0 4 (and_2 0 12 ))
  (_version v38)
  (_time 1654002114289 2022.05.31 16:01:54)
  (_source (\./src/and_2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653996456295)
    (_use )
  )
  (_object
    (_port (_internal x1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal x2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal y ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . and_2 1 -1
  )
)
I 000049 55 633           1712839024821 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1712839024822 2024.04.11 15:37:04)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 3c3d3d393a6b6c296a692f653b3a693a6a3a3d3a69)
	(_ent
		(_time 1712839024816)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1712839024877 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1712839024878 2024.04.11 15:37:04)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 7a7b2f7b7d2d7b6c2c283f207d7c2f7c2c7c2f7c2c)
	(_ent
		(_time 1712839024872)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1712839024914 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1712839024915 2024.04.11 15:37:04)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 9a9bcc94c9ce988998cadcc09e9ccc9ccc9d989fcc)
	(_ent
		(_time 1712839024908)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000048 55 629           1712839024952 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1712839024953 2024.04.11 15:37:04)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code b9b8efecb2edbbaabaeaffe3bdbfefbfefbebbbcef)
	(_ent
		(_time 1712839024947)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000062 55 3338          1712839024991 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 16))
	(_version vef)
	(_time 1712839024992 2024.04.11 15:37:04)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code e8e9b9bbb2bceaffecbcf1b3bdeee0edbeefe8eebe)
	(_ent
		(_time 1712839024984)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 19(_ent (_in))))
				(_port(_int x2 -1 0 20(_ent (_in))))
				(_port(_int x3 -1 0 21(_ent (_in))))
				(_port(_int y -1 0 22(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 35(_ent (_in))))
				(_port(_int x2 -1 0 36(_ent (_in))))
				(_port(_int y -1 0 37(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 27(_ent (_in))))
				(_port(_int x2 -1 0 28(_ent (_in))))
				(_port(_int x3 -1 0 29(_ent (_in))))
				(_port(_int y -1 0 30(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
	)
	(_inst E1 0 48(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 49(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 50(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 51(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 52(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 53(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 54(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 55(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 56(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 57(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 46(_arch(_uni))))
		(_sig(_int Q2 -1 0 46(_arch(_uni))))
		(_sig(_int Q3 -1 0 46(_arch(_uni))))
		(_sig(_int Q4 -1 0 46(_arch(_uni))))
		(_sig(_int Q5 -1 0 46(_arch(_uni))))
		(_sig(_int Q6 -1 0 46(_arch(_uni))))
		(_sig(_int Q7 -1 0 46(_arch(_uni))))
		(_sig(_int Q8 -1 0 46(_arch(_uni))))
		(_sig(_int S -1 0 46(_arch(_uni))))
		(_sig(_int R -1 0 46(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__59(_arch 1 0 59(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
V 000043 55 2903          1712839025031 ct
(_unit VHDL(ct 0 4(ct 0 16))
	(_version vef)
	(_time 1712839025032 2024.04.11 15:37:05)
	(_source(\./src/ct.vhd\))
	(_parameters tan)
	(_code 07060500045050100155145c520104000301040003)
	(_ent
		(_time 1712839025025)
	)
	(_comp
		(jk_with_polar_control
			(_object
				(_port(_int not_S -2 0 19(_ent (_in))))
				(_port(_int J -2 0 20(_ent (_in))))
				(_port(_int C -2 0 21(_ent (_in))))
				(_port(_int K -2 0 22(_ent (_in))))
				(_port(_int not_R -2 0 23(_ent (_in))))
				(_port(_int Q -2 0 24(_ent (_out))))
				(_port(_int not_Q -2 0 25(_ent (_out))))
			)
		)
		(and_2
			(_object
				(_port(_int x1 -2 0 30(_ent (_in))))
				(_port(_int x2 -2 0 31(_ent (_in))))
				(_port(_int y -2 0 32(_ent (_out))))
			)
		)
	)
	(_inst E1 0 39(_comp jk_with_polar_control)
		(_port
			((not_S)((i 3)))
			((J)((i 3)))
			((C)(Bx))
			((K)((i 3)))
			((not_R)(not_R))
			((Q)(Q(0)))
			((not_Q)(not_Q(0)))
		)
		(_use(_ent . jk_with_polar_control)
			(_port
				((not_S)(not_S))
				((J)(J))
				((C)(C))
				((K)(K))
				((not_R)(not_R))
				((Q)(Q))
				((not_Q)(not_Q))
			)
		)
	)
	(_generate triggers 0 40(_for 3 )
		(_inst E_and 0 41(_comp and_2)
			(_port
				((x1)(ands(_index 3)))
				((x2)(Q(_index 4)))
				((y)(ands(_object 1)))
			)
			(_use(_ent . and_2)
			)
		)
		(_inst E 0 42(_comp jk_with_polar_control)
			(_port
				((not_S)((i 3)))
				((J)(ands(_object 1)))
				((C)(Bx))
				((K)(ands(_object 1)))
				((not_R)(not_R))
				((Q)(Q(_object 1)))
				((not_Q)(not_Q(_object 1)))
			)
			(_use(_ent . jk_with_polar_control)
				(_port
					((not_S)(not_S))
					((J)(J))
					((C)(C))
					((K)(K))
					((not_R)(not_R))
					((Q)(Q))
					((not_Q)(not_Q))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 40(_arch)))
		)
	)
	(_object
		(_gen(_int bitrate -1 0 6 \4\ (_ent gms((i 4)))))
		(_port(_int Bx -2 0 9(_ent(_in))))
		(_port(_int not_R -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{bitrate-1~downto~0}~12 0 11(_array -2((_dto c 5 i 0)))))
		(_port(_int out_Q 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{bitrate-1~downto~0}~122 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int out_not_Q 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{bitrate-1~downto~0}~13 0 35(_array -2((_dto c 7 i 0)))))
		(_sig(_int Q 2 0 35(_arch(_uni))))
		(_sig(_int not_Q 2 0 35(_arch(_uni))))
		(_sig(_int ands 2 0 36(_arch(_uni))))
		(_type(_int ~INTEGER~range~1~to~bitrate-1~13 0 40(_scalar (_to i 1 c 8))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(6(0))))))
			(line__44(_arch 1 0 44(_assignment(_trgt(2))(_sens(4)))))
			(line__45(_arch 2 0 45(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . ct 9 -1)
)
I 000046 55 580           1712839025074 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1712839025075 2024.04.11 15:37:05)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 36373633656166236060246c663063303233603534)
	(_ent
		(_time 1712839025068)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000062 55 3338          1714989956134 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 17))
	(_version vef)
	(_time 1714989956135 2024.05.06 13:05:56)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 141414134240160310400d4f41121c114213141242)
	(_ent
		(_time 1712839024983)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 20(_ent (_in))))
				(_port(_int x2 -1 0 21(_ent (_in))))
				(_port(_int x3 -1 0 22(_ent (_in))))
				(_port(_int y -1 0 23(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 36(_ent (_in))))
				(_port(_int x2 -1 0 37(_ent (_in))))
				(_port(_int y -1 0 38(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 28(_ent (_in))))
				(_port(_int x2 -1 0 29(_ent (_in))))
				(_port(_int x3 -1 0 30(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst E1 0 49(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 50(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 51(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 52(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 53(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 54(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 55(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 56(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 57(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 58(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_sig(_int Q1 -1 0 47(_arch(_uni))))
		(_sig(_int Q2 -1 0 47(_arch(_uni))))
		(_sig(_int Q3 -1 0 47(_arch(_uni))))
		(_sig(_int Q4 -1 0 47(_arch(_uni))))
		(_sig(_int Q5 -1 0 47(_arch(_uni))))
		(_sig(_int Q6 -1 0 47(_arch(_uni))))
		(_sig(_int Q7 -1 0 47(_arch(_uni))))
		(_sig(_int Q8 -1 0 47(_arch(_uni))))
		(_sig(_int S -1 0 47(_arch(_uni))))
		(_sig(_int R -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(13)))))
			(line__60(_arch 1 0 60(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(14)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000062 55 3490          1714989988632 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 17))
	(_version vef)
	(_time 1714989988633 2024.05.06 13:06:28)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 085b500e525c0a1f0c5d11535d0e000d5e0f080e5e)
	(_ent
		(_time 1714989988630)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 20(_ent (_in))))
				(_port(_int x2 -1 0 21(_ent (_in))))
				(_port(_int x3 -1 0 22(_ent (_in))))
				(_port(_int y -1 0 23(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 36(_ent (_in))))
				(_port(_int x2 -1 0 37(_ent (_in))))
				(_port(_int y -1 0 38(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 28(_ent (_in))))
				(_port(_int x2 -1 0 29(_ent (_in))))
				(_port(_int x3 -1 0 30(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst E1 0 49(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 50(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 51(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 52(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 53(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 54(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 55(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 56(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 57(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 58(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_type(_int ~BIT_VECTOR{1~to~3}~12 0 13(_array -2((_to i 1 i 3)))))
		(_port(_int ssss 0 0 13(_ent(_in))))
		(_sig(_int Q1 -1 0 47(_arch(_uni))))
		(_sig(_int Q2 -1 0 47(_arch(_uni))))
		(_sig(_int Q3 -1 0 47(_arch(_uni))))
		(_sig(_int Q4 -1 0 47(_arch(_uni))))
		(_sig(_int Q5 -1 0 47(_arch(_uni))))
		(_sig(_int Q6 -1 0 47(_arch(_uni))))
		(_sig(_int Q7 -1 0 47(_arch(_uni))))
		(_sig(_int Q8 -1 0 47(_arch(_uni))))
		(_sig(_int S -1 0 47(_arch(_uni))))
		(_sig(_int R -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(14)))))
			(line__60(_arch 1 0 60(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000048 55 629           1715195976789 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1715195976790 2024.05.08 22:19:36)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 1d4a4c1b4b491f0e1e4e5b47191b4b1b4b1a1f184b)
	(_ent
		(_time 1712839024946)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 629           1715195979160 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1715195979161 2024.05.08 22:19:39)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 64303265623066776737223e606232623263666132)
	(_ent
		(_time 1712839024946)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000048 55 629           1715195989470 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1715195989471 2024.05.08 22:19:49)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code acfef2fafdf8aebfafffeaf6a8aafaaafaabaea9fa)
	(_ent
		(_time 1712839024946)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000049 55 633           1715196222400 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1715196222401 2024.05.08 22:23:42)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code 86868188d5d1d693d0d395df8180d380d0808780d3)
	(_ent
		(_time 1712839024815)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
I 000043 55 526           1715196222444 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1715196222445 2024.05.08 22:23:42)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code b5b5e6e1e6e2b4a3e3e7f0efb2b3e0b3e3b3e0b3e3)
	(_ent
		(_time 1712839024871)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
I 000048 55 588           1715196222486 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1715196222487 2024.05.08 22:23:42)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code e4e4b4b6e2b0e6f7e6b4a2bee0e2b2e2b2e3e6e1b2)
	(_ent
		(_time 1712839024907)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
I 000048 55 629           1715196222525 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1715196222526 2024.05.08 22:23:42)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 030352040257011000504559070555055504010655)
	(_ent
		(_time 1712839024946)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
I 000062 55 3490          1715196222560 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 17))
	(_version vef)
	(_time 1715196222561 2024.05.08 22:23:42)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 222274267276203526773b7977242a277425222474)
	(_ent
		(_time 1714989988629)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 20(_ent (_in))))
				(_port(_int x2 -1 0 21(_ent (_in))))
				(_port(_int x3 -1 0 22(_ent (_in))))
				(_port(_int y -1 0 23(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 36(_ent (_in))))
				(_port(_int x2 -1 0 37(_ent (_in))))
				(_port(_int y -1 0 38(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 28(_ent (_in))))
				(_port(_int x2 -1 0 29(_ent (_in))))
				(_port(_int x3 -1 0 30(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst E1 0 49(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 50(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 51(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 52(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 53(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 54(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 55(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 56(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 57(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 58(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_type(_int ~BIT_VECTOR{1~to~3}~12 0 13(_array -2((_to i 1 i 3)))))
		(_port(_int ssss 0 0 13(_ent(_in))))
		(_sig(_int Q1 -1 0 47(_arch(_uni))))
		(_sig(_int Q2 -1 0 47(_arch(_uni))))
		(_sig(_int Q3 -1 0 47(_arch(_uni))))
		(_sig(_int Q4 -1 0 47(_arch(_uni))))
		(_sig(_int Q5 -1 0 47(_arch(_uni))))
		(_sig(_int Q6 -1 0 47(_arch(_uni))))
		(_sig(_int Q7 -1 0 47(_arch(_uni))))
		(_sig(_int Q8 -1 0 47(_arch(_uni))))
		(_sig(_int S -1 0 47(_arch(_uni))))
		(_sig(_int R -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(14)))))
			(line__60(_arch 1 0 60(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
I 000046 55 580           1715196222627 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1715196222628 2024.05.08 22:23:42)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 70707671252720652626622a207625767475267372)
	(_ent
		(_time 1712839025067)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
I 000049 55 1523 1715196222721 monitor_utilities
(_unit VHDL(monitor_utilities 0 34(monitor_utilities 0 54))
	(_version vef)
	(_time 1715196222730 2024.05.08 22:23:42)
	(_source(\../../../../../../../Aldec/Active-HDL-13-x64/dat/waves/monitor_utilities.vhd\))
	(_parameters tan usedpackagebody)
	(_code cece9d9bcd99cfd8c2cfda94c9c9cccb98c9cbc9ca)
	(_ent
		(_time 1715196222721)
	)
	(_object
		(_subprogram
			(_int MONITOR_RESULTS 0 0 56(_ent(_proc)))
			(_int MONITOR_RESULTS 1 0 85(_ent(_proc)))
			(_ext WRITE(0 24))
			(_ext WRITE(0 25))
			(_ext WRITE(3 5))
			(_ext WRITE(3 8))
			(_ext WRITELINE(0 17))
			(_ext WRITE(3 4))
			(_ext COMPATIBLE(4 2))
			(_ext COMPATIBLE(4 0))
		)
		(_type(_ext std.TEXTIO.TEXT(0 TEXT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(1 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.TIME(2 TIME)))
		(_type(_ext std.standard.STRING(2 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.TEXTIO.LINE(0 LINE)))
		(_type(_ext std.TEXTIO.SIDE(0 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(0 WIDTH)))
	)
	(_use(std(TEXTIO))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(WAVES_1164_UTILITIES)))
	(_static
		(1919905824 11892)
		(1869771333 1852776562 32)
		(1701669204 8250)
		(1867522107 2126962)
		(1886938400 1702126437 2112100)
		(1969430572 1852142194 2112116)
	)
	(_model . MONITOR_UTILITIES 2 -1)
)
V 000049 55 633           1715196247349 and_3_no
(_unit VHDL(and_3_no 0 4(and_3_no 0 13))
	(_version vef)
	(_time 1715196247350 2024.05.08 22:24:07)
	(_source(\./src/and_3_no.vhd\))
	(_parameters tan)
	(_code ffaaf9affca8afeaa9aaeca6f8f9aaf9a9f9fef9aa)
	(_ent
		(_time 1712839024815)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_3_no 1 -1)
)
V 000043 55 526           1715196247370 no
(_unit VHDL(no 0 4(no 0 11))
	(_version vef)
	(_time 1715196247371 2024.05.08 22:24:07)
	(_source(\./src/no.vhd\))
	(_parameters tan)
	(_code 0f5a52090f580e19595d4a5508095a0959095a0959)
	(_ent
		(_time 1712839024871)
	)
	(_object
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . no 1 -1)
)
V 000048 55 588           1715196247393 or_2_no
(_unit VHDL(or_2_no 0 4(or_2_no 0 12))
	(_version vef)
	(_time 1715196247394 2024.05.08 22:24:07)
	(_source(\./src/or_2_no.vhd\))
	(_parameters tan)
	(_code 2e7b702b797a2c3d2c7e68742a28782878292c2b78)
	(_ent
		(_time 1712839024907)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_2_no 1 -1)
)
V 000048 55 629           1715196247419 or_3_no
(_unit VHDL(or_3_no 0 4(or_3_no 0 13))
	(_version vef)
	(_time 1715196247420 2024.05.08 22:24:07)
	(_source(\./src/or_3_no.vhd\))
	(_parameters tan)
	(_code 3e6b603a696a3c2d3d6d78643a38683868393c3b68)
	(_ent
		(_time 1712839024946)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int x3 -1 0 8(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_3_no 1 -1)
)
V 000062 55 3490          1715196247446 jk_with_polar_control
(_unit VHDL(jk_with_polar_control 0 4(jk_with_polar_control 0 17))
	(_version vef)
	(_time 1715196247447 2024.05.08 22:24:07)
	(_source(\./src/jk_with_polar_control.vhd\))
	(_parameters tan)
	(_code 5d08045e5b095f4a59084406085b55580b5a5d5b0b)
	(_ent
		(_time 1714989988629)
	)
	(_comp
		(and_3_no
			(_object
				(_port(_int x1 -1 0 20(_ent (_in))))
				(_port(_int x2 -1 0 21(_ent (_in))))
				(_port(_int x3 -1 0 22(_ent (_in))))
				(_port(_int y -1 0 23(_ent (_out))))
			)
		)
		(or_2_no
			(_object
				(_port(_int x1 -1 0 36(_ent (_in))))
				(_port(_int x2 -1 0 37(_ent (_in))))
				(_port(_int y -1 0 38(_ent (_out))))
			)
		)
		(or_3_no
			(_object
				(_port(_int x1 -1 0 28(_ent (_in))))
				(_port(_int x2 -1 0 29(_ent (_in))))
				(_port(_int x3 -1 0 30(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_out))))
			)
		)
		(no
			(_object
				(_port(_int x -1 0 43(_ent (_in))))
				(_port(_int y -1 0 44(_ent (_out))))
			)
		)
	)
	(_inst E1 0 49(_comp and_3_no)
		(_port
			((x1)(Q8))
			((x2)(J))
			((x3)(C))
			((y)(Q1))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E2 0 50(_comp and_3_no)
		(_port
			((x1)(Q7))
			((x2)(K))
			((x3)(C))
			((y)(Q2))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E3 0 51(_comp and_3_no)
		(_port
			((x1)(Q1))
			((x2)(Q4))
			((x3)(not_S))
			((y)(Q3))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E4 0 52(_comp and_3_no)
		(_port
			((x1)(Q2))
			((x2)(Q3))
			((x3)(not_R))
			((y)(Q4))
		)
		(_use(_ent . and_3_no)
		)
	)
	(_inst E5 0 53(_comp or_2_no)
		(_port
			((x1)(Q3))
			((x2)(C))
			((y)(Q5))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E6 0 54(_comp or_2_no)
		(_port
			((x1)(Q4))
			((x2)(C))
			((y)(Q6))
		)
		(_use(_ent . or_2_no)
		)
	)
	(_inst E7 0 55(_comp or_3_no)
		(_port
			((x1)(Q5))
			((x2)(Q8))
			((x3)(R))
			((y)(Q7))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E8 0 56(_comp or_3_no)
		(_port
			((x1)(Q6))
			((x2)(Q7))
			((x3)(S))
			((y)(Q8))
		)
		(_use(_ent . or_3_no)
		)
	)
	(_inst E9 0 57(_comp no)
		(_port
			((x)(not_S))
			((y)(S))
		)
		(_use(_ent . no)
		)
	)
	(_inst E10 0 58(_comp no)
		(_port
			((x)(not_R))
			((y)(R))
		)
		(_use(_ent . no)
		)
	)
	(_object
		(_port(_int not_S -1 0 6(_ent(_in))))
		(_port(_int J -1 0 7(_ent(_in))))
		(_port(_int C -1 0 8(_ent(_in))))
		(_port(_int K -1 0 9(_ent(_in))))
		(_port(_int not_R -1 0 10(_ent(_in))))
		(_port(_int Q -1 0 11(_ent(_out))))
		(_port(_int not_Q -1 0 12(_ent(_out))))
		(_type(_int ~BIT_VECTOR{1~to~3}~12 0 13(_array -2((_to i 1 i 3)))))
		(_port(_int ssss 0 0 13(_ent(_in))))
		(_sig(_int Q1 -1 0 47(_arch(_uni))))
		(_sig(_int Q2 -1 0 47(_arch(_uni))))
		(_sig(_int Q3 -1 0 47(_arch(_uni))))
		(_sig(_int Q4 -1 0 47(_arch(_uni))))
		(_sig(_int Q5 -1 0 47(_arch(_uni))))
		(_sig(_int Q6 -1 0 47(_arch(_uni))))
		(_sig(_int Q7 -1 0 47(_arch(_uni))))
		(_sig(_int Q8 -1 0 47(_arch(_uni))))
		(_sig(_int S -1 0 47(_arch(_uni))))
		(_sig(_int R -1 0 47(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_alias((Q)(Q7)))(_simpleassign BUF)(_trgt(5))(_sens(14)))))
			(line__60(_arch 1 0 60(_assignment(_alias((not_Q)(Q8)))(_simpleassign BUF)(_trgt(6))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.BIT(1 BIT)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . jk_with_polar_control 2 -1)
)
V 000046 55 580           1715196247478 and_2
(_unit VHDL(and_2 0 4(and_2 0 12))
	(_version vef)
	(_time 1715196247479 2024.05.08 22:24:07)
	(_source(\./src/and_2.vhd\))
	(_parameters tan)
	(_code 7c29757d7a2b2c692a2a6e262c7a297a78792a7f7e)
	(_ent
		(_time 1712839025067)
	)
	(_object
		(_port(_int x1 -1 0 6(_ent(_in))))
		(_port(_int x2 -1 0 7(_ent(_in))))
		(_port(_int y -1 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_2 1 -1)
)
V 000049 55 1523 1715196222720 monitor_utilities
(_unit VHDL(monitor_utilities 0 34(monitor_utilities 0 54))
	(_version vef)
	(_time 1715196247530 2024.05.08 22:24:07)
	(_source(\../../../../../../../Aldec/Active-HDL-13-x64/dat/waves/monitor_utilities.vhd\))
	(_parameters tan usedpackagebody)
	(_code abfef7fcaffcaabda7aabff1acaca9aefdacaeacaf)
	(_ent
		(_time 1715196222720)
	)
	(_object
		(_subprogram
			(_int MONITOR_RESULTS 0 0 56(_ent(_proc)))
			(_int MONITOR_RESULTS 1 0 85(_ent(_proc)))
			(_ext WRITE(0 24))
			(_ext WRITE(0 25))
			(_ext WRITE(3 5))
			(_ext WRITE(3 8))
			(_ext WRITELINE(0 17))
			(_ext WRITE(3 4))
			(_ext COMPATIBLE(4 2))
			(_ext COMPATIBLE(4 0))
		)
		(_type(_ext std.TEXTIO.TEXT(0 TEXT)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC_VECTOR(1 STD_ULOGIC_VECTOR)))
		(_type(_ext std.standard.TIME(2 TIME)))
		(_type(_ext std.standard.STRING(2 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.TEXTIO.LINE(0 LINE)))
		(_type(_ext std.TEXTIO.SIDE(0 SIDE)))
		(_type(_ext std.TEXTIO.WIDTH(0 WIDTH)))
	)
	(_use(std(TEXTIO))(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(WAVES_1164_UTILITIES)))
	(_static
		(1919905824 11892)
		(1869771333 1852776562 32)
		(1701669204 8250)
		(1867522107 2126962)
		(1886938400 1702126437 2112100)
		(1969430572 1852142194 2112116)
	)
	(_model . MONITOR_UTILITIES 2 -1)
)
