7:42:39 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:49:13 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@E: Can't open file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:49:13 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:49:13 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:49:33 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@E: Can't open file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:49:33 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:49:33 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:50:16 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@E: Can't open file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:50:16 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:50:16 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:50:49 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:50:49 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:50:49 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:50:56 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@E: Can't open file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:50:56 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:50:57 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:51:25 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module mux_8x16
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":3:7:3:14|Synthesizing module mux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":14:21:14:27|Referenced variable data_in is not in sensitivity list.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[7]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[6]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[5]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[4]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[3]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[2]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[1]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[127]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[126]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[125]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[124]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[123]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[122]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[121]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[120]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[119]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[118]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[117]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[116]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[115]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[114]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[113]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[112]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[111]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[110]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[109]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[108]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[107]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[106]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[105]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[104]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[103]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[102]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[101]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[100]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[99]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[98]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[97]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[96]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[95]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[94]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[93]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[92]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[91]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[90]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[89]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[88]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[87]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[86]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[85]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[84]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[83]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[82]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[81]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[80]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[79]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[78]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[77]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[76]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[75]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[74]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[73]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[72]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[71]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[70]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[69]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[68]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[67]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[66]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[65]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[64]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[63]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[62]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[61]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[60]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[59]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[58]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[57]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[56]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[55]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[54]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[53]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[52]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[51]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[50]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[49]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[48]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[47]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[46]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[45]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[44]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[43]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[42]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[41]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[40]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[39]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[38]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[37]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[36]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[35]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[34]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[33]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[32]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[31]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[30]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[29]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[28]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[27]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[26]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[25]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[24]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[23]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[22]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[21]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[20]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[19]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[18]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[17]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[16]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[15]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[14]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[13]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[12]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[11]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[10]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[9]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":12:2:12:5|Latch generated from always block for signal data_out[8]; possible missing assignment in an if or case statement.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:51:25 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":3:7:3:14|Selected library: work cell: mux_8x16 view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":3:7:3:14|Selected library: work cell: mux_8x16 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:51:25 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:51:25 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":3:7:3:14|Selected library: work cell: mux_8x16 view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\mux_8x16.v":3:7:3:14|Selected library: work cell: mux_8x16 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:51:26 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:51:27 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist mux_8x16

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

@W: MT531 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Found signal identified as System clock which controls 128 sequential elements including data_out_1[7].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:51:27 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:51:27 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		  40 /         0
@W: FX689 :|Unbuffered I/O data_out_1_loop[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":19:3:19:4|Unbuffered I/O un1_sel_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[120] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[104] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[112] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[88] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[96] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[72] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[80] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[56] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[64] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[40] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[48] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[24] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[32] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[16] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[3] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[4] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[7] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[8] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[9] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[10] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[10] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[11] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[11] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[12] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[12] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[13] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[13] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[14] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[14] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[15] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[15] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[16] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[16] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[17] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[17] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[18] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[18] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[19] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[19] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[20] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[20] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[21] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[21] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[22] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[22] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[23] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[23] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[24] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[24] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[25] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[25] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[26] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[26] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[27] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[27] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[28] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[28] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[29] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[29] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[30] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[30] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[31] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[31] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[32] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[32] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[33] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[33] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[34] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[34] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[35] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[35] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[36] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[36] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[37] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[37] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[38] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[38] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[39] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[39] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[40] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[40] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[41] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[41] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[42] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[42] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[43] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[43] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[44] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[44] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[45] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[45] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[46] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[46] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[47] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[47] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[48] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[48] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[49] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[49] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[50] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[50] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[51] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[51] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[52] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[52] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[53] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[53] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[54] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[54] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[55] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[55] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[56] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[56] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[57] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[57] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[58] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[58] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[59] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[59] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[60] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[60] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[61] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[61] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[62] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[62] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[63] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[63] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[64] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[64] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[65] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[65] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[66] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[66] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[67] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[67] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[68] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[68] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[69] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[69] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[70] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[70] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[71] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[71] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[72] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[72] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[73] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[73] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[74] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[74] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[75] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[75] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[76] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[76] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[77] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[77] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[78] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[78] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[79] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[79] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[80] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[80] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[81] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[81] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[82] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[82] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[83] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[83] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[84] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[84] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[85] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[85] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[86] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[86] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[87] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[87] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[88] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[88] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[89] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[89] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[90] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[90] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[91] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[91] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[92] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[92] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[93] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[93] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[94] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[94] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[95] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[95] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[96] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[96] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[97] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[97] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[98] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[98] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[99] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[99] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[100] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[100] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[101] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[101] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[102] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[102] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[103] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[103] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[104] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[104] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[105] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[105] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[106] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[106] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[107] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[107] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[108] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[108] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[109] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[109] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[110] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[110] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[111] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[111] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[112] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[112] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[113] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[113] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[114] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[114] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[115] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[115] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[116] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[116] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[117] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[117] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[118] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[118] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[119] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[119] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[120] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[120] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[121] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[121] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[122] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[122] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[123] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[123] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[124] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[124] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[125] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[125] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[126] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[126] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O data_out_1_loop[127] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[127] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":19:3:19:4|Unbuffered I/O un1_sel_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":31:3:31:5|Unbuffered I/O un1_sel_6_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":16:3:16:4|Unbuffered I/O un1_sel_1_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":55:3:55:8|Unbuffered I/O un1_sel_14_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":19:3:19:4|Unbuffered I/O un1_sel_2_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":40:3:40:6|Unbuffered I/O un1_sel_9_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":16:3:16:4|Unbuffered I/O un1_sel_1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":28:3:28:5|Unbuffered I/O un1_sel_5_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":34:3:34:6|Unbuffered I/O un1_sel_7_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":25:3:25:5|Unbuffered I/O un1_sel_4_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_x2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":46:3:46:7|Unbuffered I/O un1_sel_11_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":28:3:28:5|Unbuffered I/O un1_sel_5_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":25:3:25:5|Unbuffered I/O un1_sel_4_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":31:3:31:5|Unbuffered I/O un1_sel_6_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":16:3:16:4|Unbuffered I/O un1_sel_1_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":28:3:28:5|Unbuffered I/O un1_sel_5_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":34:3:34:6|Unbuffered I/O un1_sel_7_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":25:3:25:5|Unbuffered I/O un1_sel_4_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_x2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":37:3:37:6|Unbuffered I/O un1_sel_8_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":43:3:43:7|Unbuffered I/O un1_sel_10_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":49:3:49:7|Unbuffered I/O un1_sel_12_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":40:3:40:6|Unbuffered I/O un1_sel_9_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":16:3:16:4|Unbuffered I/O un1_sel_1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":37:3:37:6|Unbuffered I/O un1_sel_8_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":43:3:43:7|Unbuffered I/O un1_sel_10_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":49:3:49:7|Unbuffered I/O un1_sel_12_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":46:3:46:7|Unbuffered I/O un1_sel_11_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":28:3:28:5|Unbuffered I/O un1_sel_5_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":25:3:25:5|Unbuffered I/O un1_sel_4_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":58:3:58:8|Unbuffered I/O un1_sel_15_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":49:3:49:7|Unbuffered I/O un1_sel_12_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":37:3:37:6|Unbuffered I/O un1_sel_8_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":19:3:19:4|Unbuffered I/O un1_sel_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_1 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":22:3:22:4|Unbuffered I/O un1_sel_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":55:3:55:8|Unbuffered I/O un1_sel_14_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":19:3:19:4|Unbuffered I/O un1_sel_2_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":52:3:52:7|Unbuffered I/O un1_sel_13_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":13:3:58:8|Unbuffered I/O un1_sel_16_i_a9_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":58:3:58:8|Unbuffered I/O un1_sel_15_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":49:3:49:7|Unbuffered I/O un1_sel_12_0_a9 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":37:3:37:6|Unbuffered I/O un1_sel_8_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[120] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[104] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[112] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[88] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[96] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[72] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[80] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[56] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[64] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[40] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[48] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[24] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[32] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[8] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[16] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[113] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[121] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[105] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[89] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[97] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[73] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[81] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[57] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[65] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[41] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[49] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[25] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[33] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[9] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[17] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[2] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[114] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[122] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[98] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[106] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[90] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[74] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[82] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[58] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[66] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[42] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[50] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[26] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[34] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[10] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[18] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[3] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[115] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[123] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[99] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[107] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[83] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[91] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[75] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[59] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[67] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[43] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[51] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[27] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[35] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[11] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[19] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[4] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[116] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[124] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[100] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[108] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[84] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[92] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[68] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[76] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[60] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[44] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[52] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[28] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[36] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[12] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[20] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[5] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[117] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[125] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[101] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[109] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[85] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[93] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[69] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[77] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[53] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[61] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[45] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[29] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[37] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[13] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[21] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[6] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[118] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[126] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[102] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[110] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[86] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[94] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[70] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[78] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[54] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[62] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[38] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[46] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[30] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[14] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[22] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[7] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[119] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[127] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[103] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[111] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[87] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[95] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[71] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[79] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[55] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[63] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[39] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[47] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[23] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[31] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\mux_8x16.v":12:2:12:5|Unbuffered I/O data_out_1_latch[15] which could cause problems in P&R 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

Warning: Found 128 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net data_out[22]
1) instance data_out_1_latch[22] (in view: work.mux_8x16(verilog)), output net data_out[22] (in view: work.mux_8x16(verilog))
    net        data_out[22]
    input  pin data_out_1_latch[22]/I1
    instance   data_out_1_latch[22] (cell SB_LUT4)
    output pin data_out_1_latch[22]/O
    net        data_out[22]
@W: BN137 :|Found combinational loop during mapping at net data_out[21]
2) instance data_out_1_latch[21] (in view: work.mux_8x16(verilog)), output net data_out[21] (in view: work.mux_8x16(verilog))
    net        data_out[21]
    input  pin data_out_1_latch[21]/I1
    instance   data_out_1_latch[21] (cell SB_LUT4)
    output pin data_out_1_latch[21]/O
    net        data_out[21]
@W: BN137 :|Found combinational loop during mapping at net data_out[20]
3) instance data_out_1_latch[20] (in view: work.mux_8x16(verilog)), output net data_out[20] (in view: work.mux_8x16(verilog))
    net        data_out[20]
    input  pin data_out_1_latch[20]/I1
    instance   data_out_1_latch[20] (cell SB_LUT4)
    output pin data_out_1_latch[20]/O
    net        data_out[20]
@W: BN137 :|Found combinational loop during mapping at net data_out[19]
4) instance data_out_1_latch[19] (in view: work.mux_8x16(verilog)), output net data_out[19] (in view: work.mux_8x16(verilog))
    net        data_out[19]
    input  pin data_out_1_latch[19]/I1
    instance   data_out_1_latch[19] (cell SB_LUT4)
    output pin data_out_1_latch[19]/O
    net        data_out[19]
@W: BN137 :|Found combinational loop during mapping at net data_out[18]
5) instance data_out_1_latch[18] (in view: work.mux_8x16(verilog)), output net data_out[18] (in view: work.mux_8x16(verilog))
    net        data_out[18]
    input  pin data_out_1_latch[18]/I1
    instance   data_out_1_latch[18] (cell SB_LUT4)
    output pin data_out_1_latch[18]/O
    net        data_out[18]
@W: BN137 :|Found combinational loop during mapping at net data_out[17]
6) instance data_out_1_latch[17] (in view: work.mux_8x16(verilog)), output net data_out[17] (in view: work.mux_8x16(verilog))
    net        data_out[17]
    input  pin data_out_1_latch[17]/I1
    instance   data_out_1_latch[17] (cell SB_LUT4)
    output pin data_out_1_latch[17]/O
    net        data_out[17]
@W: BN137 :|Found combinational loop during mapping at net data_out[16]
7) instance data_out_1_latch[16] (in view: work.mux_8x16(verilog)), output net data_out[16] (in view: work.mux_8x16(verilog))
    net        data_out[16]
    input  pin data_out_1_latch[16]/I1
    instance   data_out_1_latch[16] (cell SB_LUT4)
    output pin data_out_1_latch[16]/O
    net        data_out[16]
@W: BN137 :|Found combinational loop during mapping at net data_out[15]
8) instance data_out_1_latch[15] (in view: work.mux_8x16(verilog)), output net data_out[15] (in view: work.mux_8x16(verilog))
    net        data_out[15]
    input  pin data_out_1_latch[15]/I1
    instance   data_out_1_latch[15] (cell SB_LUT4)
    output pin data_out_1_latch[15]/O
    net        data_out[15]
@W: BN137 :|Found combinational loop during mapping at net data_out[14]
9) instance data_out_1_latch[14] (in view: work.mux_8x16(verilog)), output net data_out[14] (in view: work.mux_8x16(verilog))
    net        data_out[14]
    input  pin data_out_1_latch[14]/I1
    instance   data_out_1_latch[14] (cell SB_LUT4)
    output pin data_out_1_latch[14]/O
    net        data_out[14]
@W: BN137 :|Found combinational loop during mapping at net data_out[13]
10) instance data_out_1_latch[13] (in view: work.mux_8x16(verilog)), output net data_out[13] (in view: work.mux_8x16(verilog))
    net        data_out[13]
    input  pin data_out_1_latch[13]/I1
    instance   data_out_1_latch[13] (cell SB_LUT4)
    output pin data_out_1_latch[13]/O
    net        data_out[13]
@W: BN137 :|Found combinational loop during mapping at net data_out[12]
11) instance data_out_1_latch[12] (in view: work.mux_8x16(verilog)), output net data_out[12] (in view: work.mux_8x16(verilog))
    net        data_out[12]
    input  pin data_out_1_latch[12]/I1
    instance   data_out_1_latch[12] (cell SB_LUT4)
    output pin data_out_1_latch[12]/O
    net        data_out[12]
@W: BN137 :|Found combinational loop during mapping at net data_out[11]
12) instance data_out_1_latch[11] (in view: work.mux_8x16(verilog)), output net data_out[11] (in view: work.mux_8x16(verilog))
    net        data_out[11]
    input  pin data_out_1_latch[11]/I1
    instance   data_out_1_latch[11] (cell SB_LUT4)
    output pin data_out_1_latch[11]/O
    net        data_out[11]
@W: BN137 :|Found combinational loop during mapping at net data_out[10]
13) instance data_out_1_latch[10] (in view: work.mux_8x16(verilog)), output net data_out[10] (in view: work.mux_8x16(verilog))
    net        data_out[10]
    input  pin data_out_1_latch[10]/I1
    instance   data_out_1_latch[10] (cell SB_LUT4)
    output pin data_out_1_latch[10]/O
    net        data_out[10]
@W: BN137 :|Found combinational loop during mapping at net data_out[9]
14) instance data_out_1_latch[9] (in view: work.mux_8x16(verilog)), output net data_out[9] (in view: work.mux_8x16(verilog))
    net        data_out[9]
    input  pin data_out_1_latch[9]/I1
    instance   data_out_1_latch[9] (cell SB_LUT4)
    output pin data_out_1_latch[9]/O
    net        data_out[9]
@W: BN137 :|Found combinational loop during mapping at net data_out[8]
15) instance data_out_1_latch[8] (in view: work.mux_8x16(verilog)), output net data_out[8] (in view: work.mux_8x16(verilog))
    net        data_out[8]
    input  pin data_out_1_latch[8]/I1
    instance   data_out_1_latch[8] (cell SB_LUT4)
    output pin data_out_1_latch[8]/O
    net        data_out[8]
@W: BN137 :|Found combinational loop during mapping at net data_out[37]
16) instance data_out_1_latch[37] (in view: work.mux_8x16(verilog)), output net data_out[37] (in view: work.mux_8x16(verilog))
    net        data_out[37]
    input  pin data_out_1_latch[37]/I1
    instance   data_out_1_latch[37] (cell SB_LUT4)
    output pin data_out_1_latch[37]/O
    net        data_out[37]
@W: BN137 :|Found combinational loop during mapping at net data_out[36]
17) instance data_out_1_latch[36] (in view: work.mux_8x16(verilog)), output net data_out[36] (in view: work.mux_8x16(verilog))
    net        data_out[36]
    input  pin data_out_1_latch[36]/I1
    instance   data_out_1_latch[36] (cell SB_LUT4)
    output pin data_out_1_latch[36]/O
    net        data_out[36]
@W: BN137 :|Found combinational loop during mapping at net data_out[35]
18) instance data_out_1_latch[35] (in view: work.mux_8x16(verilog)), output net data_out[35] (in view: work.mux_8x16(verilog))
    net        data_out[35]
    input  pin data_out_1_latch[35]/I1
    instance   data_out_1_latch[35] (cell SB_LUT4)
    output pin data_out_1_latch[35]/O
    net        data_out[35]
@W: BN137 :|Found combinational loop during mapping at net data_out[34]
19) instance data_out_1_latch[34] (in view: work.mux_8x16(verilog)), output net data_out[34] (in view: work.mux_8x16(verilog))
    net        data_out[34]
    input  pin data_out_1_latch[34]/I1
    instance   data_out_1_latch[34] (cell SB_LUT4)
    output pin data_out_1_latch[34]/O
    net        data_out[34]
@W: BN137 :|Found combinational loop during mapping at net data_out[33]
20) instance data_out_1_latch[33] (in view: work.mux_8x16(verilog)), output net data_out[33] (in view: work.mux_8x16(verilog))
    net        data_out[33]
    input  pin data_out_1_latch[33]/I1
    instance   data_out_1_latch[33] (cell SB_LUT4)
    output pin data_out_1_latch[33]/O
    net        data_out[33]
@W: BN137 :|Found combinational loop during mapping at net data_out[32]
21) instance data_out_1_latch[32] (in view: work.mux_8x16(verilog)), output net data_out[32] (in view: work.mux_8x16(verilog))
    net        data_out[32]
    input  pin data_out_1_latch[32]/I1
    instance   data_out_1_latch[32] (cell SB_LUT4)
    output pin data_out_1_latch[32]/O
    net        data_out[32]
@W: BN137 :|Found combinational loop during mapping at net data_out[31]
22) instance data_out_1_latch[31] (in view: work.mux_8x16(verilog)), output net data_out[31] (in view: work.mux_8x16(verilog))
    net        data_out[31]
    input  pin data_out_1_latch[31]/I1
    instance   data_out_1_latch[31] (cell SB_LUT4)
    output pin data_out_1_latch[31]/O
    net        data_out[31]
@W: BN137 :|Found combinational loop during mapping at net data_out[30]
23) instance data_out_1_latch[30] (in view: work.mux_8x16(verilog)), output net data_out[30] (in view: work.mux_8x16(verilog))
    net        data_out[30]
    input  pin data_out_1_latch[30]/I1
    instance   data_out_1_latch[30] (cell SB_LUT4)
    output pin data_out_1_latch[30]/O
    net        data_out[30]
@W: BN137 :|Found combinational loop during mapping at net data_out[29]
24) instance data_out_1_latch[29] (in view: work.mux_8x16(verilog)), output net data_out[29] (in view: work.mux_8x16(verilog))
    net        data_out[29]
    input  pin data_out_1_latch[29]/I1
    instance   data_out_1_latch[29] (cell SB_LUT4)
    output pin data_out_1_latch[29]/O
    net        data_out[29]
@W: BN137 :|Found combinational loop during mapping at net data_out[28]
25) instance data_out_1_latch[28] (in view: work.mux_8x16(verilog)), output net data_out[28] (in view: work.mux_8x16(verilog))
    net        data_out[28]
    input  pin data_out_1_latch[28]/I1
    instance   data_out_1_latch[28] (cell SB_LUT4)
    output pin data_out_1_latch[28]/O
    net        data_out[28]
@W: BN137 :|Found combinational loop during mapping at net data_out[27]
26) instance data_out_1_latch[27] (in view: work.mux_8x16(verilog)), output net data_out[27] (in view: work.mux_8x16(verilog))
    net        data_out[27]
    input  pin data_out_1_latch[27]/I1
    instance   data_out_1_latch[27] (cell SB_LUT4)
    output pin data_out_1_latch[27]/O
    net        data_out[27]
@W: BN137 :|Found combinational loop during mapping at net data_out[26]
27) instance data_out_1_latch[26] (in view: work.mux_8x16(verilog)), output net data_out[26] (in view: work.mux_8x16(verilog))
    net        data_out[26]
    input  pin data_out_1_latch[26]/I1
    instance   data_out_1_latch[26] (cell SB_LUT4)
    output pin data_out_1_latch[26]/O
    net        data_out[26]
@W: BN137 :|Found combinational loop during mapping at net data_out[25]
28) instance data_out_1_latch[25] (in view: work.mux_8x16(verilog)), output net data_out[25] (in view: work.mux_8x16(verilog))
    net        data_out[25]
    input  pin data_out_1_latch[25]/I1
    instance   data_out_1_latch[25] (cell SB_LUT4)
    output pin data_out_1_latch[25]/O
    net        data_out[25]
@W: BN137 :|Found combinational loop during mapping at net data_out[24]
29) instance data_out_1_latch[24] (in view: work.mux_8x16(verilog)), output net data_out[24] (in view: work.mux_8x16(verilog))
    net        data_out[24]
    input  pin data_out_1_latch[24]/I1
    instance   data_out_1_latch[24] (cell SB_LUT4)
    output pin data_out_1_latch[24]/O
    net        data_out[24]
@W: BN137 :|Found combinational loop during mapping at net data_out[23]
30) instance data_out_1_latch[23] (in view: work.mux_8x16(verilog)), output net data_out[23] (in view: work.mux_8x16(verilog))
    net        data_out[23]
    input  pin data_out_1_latch[23]/I1
    instance   data_out_1_latch[23] (cell SB_LUT4)
    output pin data_out_1_latch[23]/O
    net        data_out[23]
@W: BN137 :|Found combinational loop during mapping at net data_out[52]
31) instance data_out_1_latch[52] (in view: work.mux_8x16(verilog)), output net data_out[52] (in view: work.mux_8x16(verilog))
    net        data_out[52]
    input  pin data_out_1_latch[52]/I1
    instance   data_out_1_latch[52] (cell SB_LUT4)
    output pin data_out_1_latch[52]/O
    net        data_out[52]
@W: BN137 :|Found combinational loop during mapping at net data_out[51]
32) instance data_out_1_latch[51] (in view: work.mux_8x16(verilog)), output net data_out[51] (in view: work.mux_8x16(verilog))
    net        data_out[51]
    input  pin data_out_1_latch[51]/I1
    instance   data_out_1_latch[51] (cell SB_LUT4)
    output pin data_out_1_latch[51]/O
    net        data_out[51]
@W: BN137 :|Found combinational loop during mapping at net data_out[50]
33) instance data_out_1_latch[50] (in view: work.mux_8x16(verilog)), output net data_out[50] (in view: work.mux_8x16(verilog))
    net        data_out[50]
    input  pin data_out_1_latch[50]/I1
    instance   data_out_1_latch[50] (cell SB_LUT4)
    output pin data_out_1_latch[50]/O
    net        data_out[50]
@W: BN137 :|Found combinational loop during mapping at net data_out[49]
34) instance data_out_1_latch[49] (in view: work.mux_8x16(verilog)), output net data_out[49] (in view: work.mux_8x16(verilog))
    net        data_out[49]
    input  pin data_out_1_latch[49]/I1
    instance   data_out_1_latch[49] (cell SB_LUT4)
    output pin data_out_1_latch[49]/O
    net        data_out[49]
@W: BN137 :|Found combinational loop during mapping at net data_out[48]
35) instance data_out_1_latch[48] (in view: work.mux_8x16(verilog)), output net data_out[48] (in view: work.mux_8x16(verilog))
    net        data_out[48]
    input  pin data_out_1_latch[48]/I1
    instance   data_out_1_latch[48] (cell SB_LUT4)
    output pin data_out_1_latch[48]/O
    net        data_out[48]
@W: BN137 :|Found combinational loop during mapping at net data_out[47]
36) instance data_out_1_latch[47] (in view: work.mux_8x16(verilog)), output net data_out[47] (in view: work.mux_8x16(verilog))
    net        data_out[47]
    input  pin data_out_1_latch[47]/I1
    instance   data_out_1_latch[47] (cell SB_LUT4)
    output pin data_out_1_latch[47]/O
    net        data_out[47]
@W: BN137 :|Found combinational loop during mapping at net data_out[46]
37) instance data_out_1_latch[46] (in view: work.mux_8x16(verilog)), output net data_out[46] (in view: work.mux_8x16(verilog))
    net        data_out[46]
    input  pin data_out_1_latch[46]/I1
    instance   data_out_1_latch[46] (cell SB_LUT4)
    output pin data_out_1_latch[46]/O
    net        data_out[46]
@W: BN137 :|Found combinational loop during mapping at net data_out[45]
38) instance data_out_1_latch[45] (in view: work.mux_8x16(verilog)), output net data_out[45] (in view: work.mux_8x16(verilog))
    net        data_out[45]
    input  pin data_out_1_latch[45]/I1
    instance   data_out_1_latch[45] (cell SB_LUT4)
    output pin data_out_1_latch[45]/O
    net        data_out[45]
@W: BN137 :|Found combinational loop during mapping at net data_out[44]
39) instance data_out_1_latch[44] (in view: work.mux_8x16(verilog)), output net data_out[44] (in view: work.mux_8x16(verilog))
    net        data_out[44]
    input  pin data_out_1_latch[44]/I1
    instance   data_out_1_latch[44] (cell SB_LUT4)
    output pin data_out_1_latch[44]/O
    net        data_out[44]
@W: BN137 :|Found combinational loop during mapping at net data_out[43]
40) instance data_out_1_latch[43] (in view: work.mux_8x16(verilog)), output net data_out[43] (in view: work.mux_8x16(verilog))
    net        data_out[43]
    input  pin data_out_1_latch[43]/I1
    instance   data_out_1_latch[43] (cell SB_LUT4)
    output pin data_out_1_latch[43]/O
    net        data_out[43]
@W: BN137 :|Found combinational loop during mapping at net data_out[42]
41) instance data_out_1_latch[42] (in view: work.mux_8x16(verilog)), output net data_out[42] (in view: work.mux_8x16(verilog))
    net        data_out[42]
    input  pin data_out_1_latch[42]/I1
    instance   data_out_1_latch[42] (cell SB_LUT4)
    output pin data_out_1_latch[42]/O
    net        data_out[42]
@W: BN137 :|Found combinational loop during mapping at net data_out[41]
42) instance data_out_1_latch[41] (in view: work.mux_8x16(verilog)), output net data_out[41] (in view: work.mux_8x16(verilog))
    net        data_out[41]
    input  pin data_out_1_latch[41]/I1
    instance   data_out_1_latch[41] (cell SB_LUT4)
    output pin data_out_1_latch[41]/O
    net        data_out[41]
@W: BN137 :|Found combinational loop during mapping at net data_out[40]
43) instance data_out_1_latch[40] (in view: work.mux_8x16(verilog)), output net data_out[40] (in view: work.mux_8x16(verilog))
    net        data_out[40]
    input  pin data_out_1_latch[40]/I1
    instance   data_out_1_latch[40] (cell SB_LUT4)
    output pin data_out_1_latch[40]/O
    net        data_out[40]
@W: BN137 :|Found combinational loop during mapping at net data_out[39]
44) instance data_out_1_latch[39] (in view: work.mux_8x16(verilog)), output net data_out[39] (in view: work.mux_8x16(verilog))
    net        data_out[39]
    input  pin data_out_1_latch[39]/I1
    instance   data_out_1_latch[39] (cell SB_LUT4)
    output pin data_out_1_latch[39]/O
    net        data_out[39]
@W: BN137 :|Found combinational loop during mapping at net data_out[38]
45) instance data_out_1_latch[38] (in view: work.mux_8x16(verilog)), output net data_out[38] (in view: work.mux_8x16(verilog))
    net        data_out[38]
    input  pin data_out_1_latch[38]/I1
    instance   data_out_1_latch[38] (cell SB_LUT4)
    output pin data_out_1_latch[38]/O
    net        data_out[38]
@W: BN137 :|Found combinational loop during mapping at net data_out[67]
46) instance data_out_1_latch[67] (in view: work.mux_8x16(verilog)), output net data_out[67] (in view: work.mux_8x16(verilog))
    net        data_out[67]
    input  pin data_out_1_latch[67]/I1
    instance   data_out_1_latch[67] (cell SB_LUT4)
    output pin data_out_1_latch[67]/O
    net        data_out[67]
@W: BN137 :|Found combinational loop during mapping at net data_out[66]
47) instance data_out_1_latch[66] (in view: work.mux_8x16(verilog)), output net data_out[66] (in view: work.mux_8x16(verilog))
    net        data_out[66]
    input  pin data_out_1_latch[66]/I1
    instance   data_out_1_latch[66] (cell SB_LUT4)
    output pin data_out_1_latch[66]/O
    net        data_out[66]
@W: BN137 :|Found combinational loop during mapping at net data_out[65]
48) instance data_out_1_latch[65] (in view: work.mux_8x16(verilog)), output net data_out[65] (in view: work.mux_8x16(verilog))
    net        data_out[65]
    input  pin data_out_1_latch[65]/I1
    instance   data_out_1_latch[65] (cell SB_LUT4)
    output pin data_out_1_latch[65]/O
    net        data_out[65]
@W: BN137 :|Found combinational loop during mapping at net data_out[64]
49) instance data_out_1_latch[64] (in view: work.mux_8x16(verilog)), output net data_out[64] (in view: work.mux_8x16(verilog))
    net        data_out[64]
    input  pin data_out_1_latch[64]/I1
    instance   data_out_1_latch[64] (cell SB_LUT4)
    output pin data_out_1_latch[64]/O
    net        data_out[64]
@W: BN137 :|Found combinational loop during mapping at net data_out[63]
50) instance data_out_1_latch[63] (in view: work.mux_8x16(verilog)), output net data_out[63] (in view: work.mux_8x16(verilog))
    net        data_out[63]
    input  pin data_out_1_latch[63]/I1
    instance   data_out_1_latch[63] (cell SB_LUT4)
    output pin data_out_1_latch[63]/O
    net        data_out[63]
@W: BN137 :|Found combinational loop during mapping at net data_out[62]
51) instance data_out_1_latch[62] (in view: work.mux_8x16(verilog)), output net data_out[62] (in view: work.mux_8x16(verilog))
    net        data_out[62]
    input  pin data_out_1_latch[62]/I1
    instance   data_out_1_latch[62] (cell SB_LUT4)
    output pin data_out_1_latch[62]/O
    net        data_out[62]
@W: BN137 :|Found combinational loop during mapping at net data_out[61]
52) instance data_out_1_latch[61] (in view: work.mux_8x16(verilog)), output net data_out[61] (in view: work.mux_8x16(verilog))
    net        data_out[61]
    input  pin data_out_1_latch[61]/I1
    instance   data_out_1_latch[61] (cell SB_LUT4)
    output pin data_out_1_latch[61]/O
    net        data_out[61]
@W: BN137 :|Found combinational loop during mapping at net data_out[60]
53) instance data_out_1_latch[60] (in view: work.mux_8x16(verilog)), output net data_out[60] (in view: work.mux_8x16(verilog))
    net        data_out[60]
    input  pin data_out_1_latch[60]/I1
    instance   data_out_1_latch[60] (cell SB_LUT4)
    output pin data_out_1_latch[60]/O
    net        data_out[60]
@W: BN137 :|Found combinational loop during mapping at net data_out[59]
54) instance data_out_1_latch[59] (in view: work.mux_8x16(verilog)), output net data_out[59] (in view: work.mux_8x16(verilog))
    net        data_out[59]
    input  pin data_out_1_latch[59]/I1
    instance   data_out_1_latch[59] (cell SB_LUT4)
    output pin data_out_1_latch[59]/O
    net        data_out[59]
@W: BN137 :|Found combinational loop during mapping at net data_out[58]
55) instance data_out_1_latch[58] (in view: work.mux_8x16(verilog)), output net data_out[58] (in view: work.mux_8x16(verilog))
    net        data_out[58]
    input  pin data_out_1_latch[58]/I1
    instance   data_out_1_latch[58] (cell SB_LUT4)
    output pin data_out_1_latch[58]/O
    net        data_out[58]
@W: BN137 :|Found combinational loop during mapping at net data_out[57]
56) instance data_out_1_latch[57] (in view: work.mux_8x16(verilog)), output net data_out[57] (in view: work.mux_8x16(verilog))
    net        data_out[57]
    input  pin data_out_1_latch[57]/I1
    instance   data_out_1_latch[57] (cell SB_LUT4)
    output pin data_out_1_latch[57]/O
    net        data_out[57]
@W: BN137 :|Found combinational loop during mapping at net data_out[56]
57) instance data_out_1_latch[56] (in view: work.mux_8x16(verilog)), output net data_out[56] (in view: work.mux_8x16(verilog))
    net        data_out[56]
    input  pin data_out_1_latch[56]/I1
    instance   data_out_1_latch[56] (cell SB_LUT4)
    output pin data_out_1_latch[56]/O
    net        data_out[56]
@W: BN137 :|Found combinational loop during mapping at net data_out[55]
58) instance data_out_1_latch[55] (in view: work.mux_8x16(verilog)), output net data_out[55] (in view: work.mux_8x16(verilog))
    net        data_out[55]
    input  pin data_out_1_latch[55]/I1
    instance   data_out_1_latch[55] (cell SB_LUT4)
    output pin data_out_1_latch[55]/O
    net        data_out[55]
@W: BN137 :|Found combinational loop during mapping at net data_out[54]
59) instance data_out_1_latch[54] (in view: work.mux_8x16(verilog)), output net data_out[54] (in view: work.mux_8x16(verilog))
    net        data_out[54]
    input  pin data_out_1_latch[54]/I1
    instance   data_out_1_latch[54] (cell SB_LUT4)
    output pin data_out_1_latch[54]/O
    net        data_out[54]
@W: BN137 :|Found combinational loop during mapping at net data_out[53]
60) instance data_out_1_latch[53] (in view: work.mux_8x16(verilog)), output net data_out[53] (in view: work.mux_8x16(verilog))
    net        data_out[53]
    input  pin data_out_1_latch[53]/I1
    instance   data_out_1_latch[53] (cell SB_LUT4)
    output pin data_out_1_latch[53]/O
    net        data_out[53]
@W: BN137 :|Found combinational loop during mapping at net data_out[82]
61) instance data_out_1_latch[82] (in view: work.mux_8x16(verilog)), output net data_out[82] (in view: work.mux_8x16(verilog))
    net        data_out[82]
    input  pin data_out_1_latch[82]/I1
    instance   data_out_1_latch[82] (cell SB_LUT4)
    output pin data_out_1_latch[82]/O
    net        data_out[82]
@W: BN137 :|Found combinational loop during mapping at net data_out[81]
62) instance data_out_1_latch[81] (in view: work.mux_8x16(verilog)), output net data_out[81] (in view: work.mux_8x16(verilog))
    net        data_out[81]
    input  pin data_out_1_latch[81]/I1
    instance   data_out_1_latch[81] (cell SB_LUT4)
    output pin data_out_1_latch[81]/O
    net        data_out[81]
@W: BN137 :|Found combinational loop during mapping at net data_out[80]
63) instance data_out_1_latch[80] (in view: work.mux_8x16(verilog)), output net data_out[80] (in view: work.mux_8x16(verilog))
    net        data_out[80]
    input  pin data_out_1_latch[80]/I1
    instance   data_out_1_latch[80] (cell SB_LUT4)
    output pin data_out_1_latch[80]/O
    net        data_out[80]
@W: BN137 :|Found combinational loop during mapping at net data_out[79]
64) instance data_out_1_latch[79] (in view: work.mux_8x16(verilog)), output net data_out[79] (in view: work.mux_8x16(verilog))
    net        data_out[79]
    input  pin data_out_1_latch[79]/I1
    instance   data_out_1_latch[79] (cell SB_LUT4)
    output pin data_out_1_latch[79]/O
    net        data_out[79]
@W: BN137 :|Found combinational loop during mapping at net data_out[78]
65) instance data_out_1_latch[78] (in view: work.mux_8x16(verilog)), output net data_out[78] (in view: work.mux_8x16(verilog))
    net        data_out[78]
    input  pin data_out_1_latch[78]/I1
    instance   data_out_1_latch[78] (cell SB_LUT4)
    output pin data_out_1_latch[78]/O
    net        data_out[78]
@W: BN137 :|Found combinational loop during mapping at net data_out[77]
66) instance data_out_1_latch[77] (in view: work.mux_8x16(verilog)), output net data_out[77] (in view: work.mux_8x16(verilog))
    net        data_out[77]
    input  pin data_out_1_latch[77]/I1
    instance   data_out_1_latch[77] (cell SB_LUT4)
    output pin data_out_1_latch[77]/O
    net        data_out[77]
@W: BN137 :|Found combinational loop during mapping at net data_out[76]
67) instance data_out_1_latch[76] (in view: work.mux_8x16(verilog)), output net data_out[76] (in view: work.mux_8x16(verilog))
    net        data_out[76]
    input  pin data_out_1_latch[76]/I1
    instance   data_out_1_latch[76] (cell SB_LUT4)
    output pin data_out_1_latch[76]/O
    net        data_out[76]
@W: BN137 :|Found combinational loop during mapping at net data_out[75]
68) instance data_out_1_latch[75] (in view: work.mux_8x16(verilog)), output net data_out[75] (in view: work.mux_8x16(verilog))
    net        data_out[75]
    input  pin data_out_1_latch[75]/I1
    instance   data_out_1_latch[75] (cell SB_LUT4)
    output pin data_out_1_latch[75]/O
    net        data_out[75]
@W: BN137 :|Found combinational loop during mapping at net data_out[74]
69) instance data_out_1_latch[74] (in view: work.mux_8x16(verilog)), output net data_out[74] (in view: work.mux_8x16(verilog))
    net        data_out[74]
    input  pin data_out_1_latch[74]/I1
    instance   data_out_1_latch[74] (cell SB_LUT4)
    output pin data_out_1_latch[74]/O
    net        data_out[74]
@W: BN137 :|Found combinational loop during mapping at net data_out[73]
70) instance data_out_1_latch[73] (in view: work.mux_8x16(verilog)), output net data_out[73] (in view: work.mux_8x16(verilog))
    net        data_out[73]
    input  pin data_out_1_latch[73]/I1
    instance   data_out_1_latch[73] (cell SB_LUT4)
    output pin data_out_1_latch[73]/O
    net        data_out[73]
@W: BN137 :|Found combinational loop during mapping at net data_out[72]
71) instance data_out_1_latch[72] (in view: work.mux_8x16(verilog)), output net data_out[72] (in view: work.mux_8x16(verilog))
    net        data_out[72]
    input  pin data_out_1_latch[72]/I1
    instance   data_out_1_latch[72] (cell SB_LUT4)
    output pin data_out_1_latch[72]/O
    net        data_out[72]
@W: BN137 :|Found combinational loop during mapping at net data_out[71]
72) instance data_out_1_latch[71] (in view: work.mux_8x16(verilog)), output net data_out[71] (in view: work.mux_8x16(verilog))
    net        data_out[71]
    input  pin data_out_1_latch[71]/I1
    instance   data_out_1_latch[71] (cell SB_LUT4)
    output pin data_out_1_latch[71]/O
    net        data_out[71]
@W: BN137 :|Found combinational loop during mapping at net data_out[70]
73) instance data_out_1_latch[70] (in view: work.mux_8x16(verilog)), output net data_out[70] (in view: work.mux_8x16(verilog))
    net        data_out[70]
    input  pin data_out_1_latch[70]/I1
    instance   data_out_1_latch[70] (cell SB_LUT4)
    output pin data_out_1_latch[70]/O
    net        data_out[70]
@W: BN137 :|Found combinational loop during mapping at net data_out[69]
74) instance data_out_1_latch[69] (in view: work.mux_8x16(verilog)), output net data_out[69] (in view: work.mux_8x16(verilog))
    net        data_out[69]
    input  pin data_out_1_latch[69]/I1
    instance   data_out_1_latch[69] (cell SB_LUT4)
    output pin data_out_1_latch[69]/O
    net        data_out[69]
@W: BN137 :|Found combinational loop during mapping at net data_out[68]
75) instance data_out_1_latch[68] (in view: work.mux_8x16(verilog)), output net data_out[68] (in view: work.mux_8x16(verilog))
    net        data_out[68]
    input  pin data_out_1_latch[68]/I1
    instance   data_out_1_latch[68] (cell SB_LUT4)
    output pin data_out_1_latch[68]/O
    net        data_out[68]
@W: BN137 :|Found combinational loop during mapping at net data_out[97]
76) instance data_out_1_latch[97] (in view: work.mux_8x16(verilog)), output net data_out[97] (in view: work.mux_8x16(verilog))
    net        data_out[97]
    input  pin data_out_1_latch[97]/I1
    instance   data_out_1_latch[97] (cell SB_LUT4)
    output pin data_out_1_latch[97]/O
    net        data_out[97]
@W: BN137 :|Found combinational loop during mapping at net data_out[96]
77) instance data_out_1_latch[96] (in view: work.mux_8x16(verilog)), output net data_out[96] (in view: work.mux_8x16(verilog))
    net        data_out[96]
    input  pin data_out_1_latch[96]/I1
    instance   data_out_1_latch[96] (cell SB_LUT4)
    output pin data_out_1_latch[96]/O
    net        data_out[96]
@W: BN137 :|Found combinational loop during mapping at net data_out[95]
78) instance data_out_1_latch[95] (in view: work.mux_8x16(verilog)), output net data_out[95] (in view: work.mux_8x16(verilog))
    net        data_out[95]
    input  pin data_out_1_latch[95]/I1
    instance   data_out_1_latch[95] (cell SB_LUT4)
    output pin data_out_1_latch[95]/O
    net        data_out[95]
@W: BN137 :|Found combinational loop during mapping at net data_out[94]
79) instance data_out_1_latch[94] (in view: work.mux_8x16(verilog)), output net data_out[94] (in view: work.mux_8x16(verilog))
    net        data_out[94]
    input  pin data_out_1_latch[94]/I1
    instance   data_out_1_latch[94] (cell SB_LUT4)
    output pin data_out_1_latch[94]/O
    net        data_out[94]
@W: BN137 :|Found combinational loop during mapping at net data_out[93]
80) instance data_out_1_latch[93] (in view: work.mux_8x16(verilog)), output net data_out[93] (in view: work.mux_8x16(verilog))
    net        data_out[93]
    input  pin data_out_1_latch[93]/I1
    instance   data_out_1_latch[93] (cell SB_LUT4)
    output pin data_out_1_latch[93]/O
    net        data_out[93]
@W: BN137 :|Found combinational loop during mapping at net data_out[92]
81) instance data_out_1_latch[92] (in view: work.mux_8x16(verilog)), output net data_out[92] (in view: work.mux_8x16(verilog))
    net        data_out[92]
    input  pin data_out_1_latch[92]/I1
    instance   data_out_1_latch[92] (cell SB_LUT4)
    output pin data_out_1_latch[92]/O
    net        data_out[92]
@W: BN137 :|Found combinational loop during mapping at net data_out[91]
82) instance data_out_1_latch[91] (in view: work.mux_8x16(verilog)), output net data_out[91] (in view: work.mux_8x16(verilog))
    net        data_out[91]
    input  pin data_out_1_latch[91]/I1
    instance   data_out_1_latch[91] (cell SB_LUT4)
    output pin data_out_1_latch[91]/O
    net        data_out[91]
@W: BN137 :|Found combinational loop during mapping at net data_out[90]
83) instance data_out_1_latch[90] (in view: work.mux_8x16(verilog)), output net data_out[90] (in view: work.mux_8x16(verilog))
    net        data_out[90]
    input  pin data_out_1_latch[90]/I1
    instance   data_out_1_latch[90] (cell SB_LUT4)
    output pin data_out_1_latch[90]/O
    net        data_out[90]
@W: BN137 :|Found combinational loop during mapping at net data_out[89]
84) instance data_out_1_latch[89] (in view: work.mux_8x16(verilog)), output net data_out[89] (in view: work.mux_8x16(verilog))
    net        data_out[89]
    input  pin data_out_1_latch[89]/I1
    instance   data_out_1_latch[89] (cell SB_LUT4)
    output pin data_out_1_latch[89]/O
    net        data_out[89]
@W: BN137 :|Found combinational loop during mapping at net data_out[88]
85) instance data_out_1_latch[88] (in view: work.mux_8x16(verilog)), output net data_out[88] (in view: work.mux_8x16(verilog))
    net        data_out[88]
    input  pin data_out_1_latch[88]/I1
    instance   data_out_1_latch[88] (cell SB_LUT4)
    output pin data_out_1_latch[88]/O
    net        data_out[88]
@W: BN137 :|Found combinational loop during mapping at net data_out[87]
86) instance data_out_1_latch[87] (in view: work.mux_8x16(verilog)), output net data_out[87] (in view: work.mux_8x16(verilog))
    net        data_out[87]
    input  pin data_out_1_latch[87]/I1
    instance   data_out_1_latch[87] (cell SB_LUT4)
    output pin data_out_1_latch[87]/O
    net        data_out[87]
@W: BN137 :|Found combinational loop during mapping at net data_out[86]
87) instance data_out_1_latch[86] (in view: work.mux_8x16(verilog)), output net data_out[86] (in view: work.mux_8x16(verilog))
    net        data_out[86]
    input  pin data_out_1_latch[86]/I1
    instance   data_out_1_latch[86] (cell SB_LUT4)
    output pin data_out_1_latch[86]/O
    net        data_out[86]
@W: BN137 :|Found combinational loop during mapping at net data_out[85]
88) instance data_out_1_latch[85] (in view: work.mux_8x16(verilog)), output net data_out[85] (in view: work.mux_8x16(verilog))
    net        data_out[85]
    input  pin data_out_1_latch[85]/I1
    instance   data_out_1_latch[85] (cell SB_LUT4)
    output pin data_out_1_latch[85]/O
    net        data_out[85]
@W: BN137 :|Found combinational loop during mapping at net data_out[84]
89) instance data_out_1_latch[84] (in view: work.mux_8x16(verilog)), output net data_out[84] (in view: work.mux_8x16(verilog))
    net        data_out[84]
    input  pin data_out_1_latch[84]/I1
    instance   data_out_1_latch[84] (cell SB_LUT4)
    output pin data_out_1_latch[84]/O
    net        data_out[84]
@W: BN137 :|Found combinational loop during mapping at net data_out[83]
90) instance data_out_1_latch[83] (in view: work.mux_8x16(verilog)), output net data_out[83] (in view: work.mux_8x16(verilog))
    net        data_out[83]
    input  pin data_out_1_latch[83]/I1
    instance   data_out_1_latch[83] (cell SB_LUT4)
    output pin data_out_1_latch[83]/O
    net        data_out[83]
@W: BN137 :|Found combinational loop during mapping at net data_out[112]
91) instance data_out_1_latch[112] (in view: work.mux_8x16(verilog)), output net data_out[112] (in view: work.mux_8x16(verilog))
    net        data_out[112]
    input  pin data_out_1_latch[112]/I1
    instance   data_out_1_latch[112] (cell SB_LUT4)
    output pin data_out_1_latch[112]/O
    net        data_out[112]
@W: BN137 :|Found combinational loop during mapping at net data_out[111]
92) instance data_out_1_latch[111] (in view: work.mux_8x16(verilog)), output net data_out[111] (in view: work.mux_8x16(verilog))
    net        data_out[111]
    input  pin data_out_1_latch[111]/I1
    instance   data_out_1_latch[111] (cell SB_LUT4)
    output pin data_out_1_latch[111]/O
    net        data_out[111]
@W: BN137 :|Found combinational loop during mapping at net data_out[110]
93) instance data_out_1_latch[110] (in view: work.mux_8x16(verilog)), output net data_out[110] (in view: work.mux_8x16(verilog))
    net        data_out[110]
    input  pin data_out_1_latch[110]/I1
    instance   data_out_1_latch[110] (cell SB_LUT4)
    output pin data_out_1_latch[110]/O
    net        data_out[110]
@W: BN137 :|Found combinational loop during mapping at net data_out[109]
94) instance data_out_1_latch[109] (in view: work.mux_8x16(verilog)), output net data_out[109] (in view: work.mux_8x16(verilog))
    net        data_out[109]
    input  pin data_out_1_latch[109]/I1
    instance   data_out_1_latch[109] (cell SB_LUT4)
    output pin data_out_1_latch[109]/O
    net        data_out[109]
@W: BN137 :|Found combinational loop during mapping at net data_out[108]
95) instance data_out_1_latch[108] (in view: work.mux_8x16(verilog)), output net data_out[108] (in view: work.mux_8x16(verilog))
    net        data_out[108]
    input  pin data_out_1_latch[108]/I1
    instance   data_out_1_latch[108] (cell SB_LUT4)
    output pin data_out_1_latch[108]/O
    net        data_out[108]
@W: BN137 :|Found combinational loop during mapping at net data_out[107]
96) instance data_out_1_latch[107] (in view: work.mux_8x16(verilog)), output net data_out[107] (in view: work.mux_8x16(verilog))
    net        data_out[107]
    input  pin data_out_1_latch[107]/I1
    instance   data_out_1_latch[107] (cell SB_LUT4)
    output pin data_out_1_latch[107]/O
    net        data_out[107]
@W: BN137 :|Found combinational loop during mapping at net data_out[106]
97) instance data_out_1_latch[106] (in view: work.mux_8x16(verilog)), output net data_out[106] (in view: work.mux_8x16(verilog))
    net        data_out[106]
    input  pin data_out_1_latch[106]/I1
    instance   data_out_1_latch[106] (cell SB_LUT4)
    output pin data_out_1_latch[106]/O
    net        data_out[106]
@W: BN137 :|Found combinational loop during mapping at net data_out[105]
98) instance data_out_1_latch[105] (in view: work.mux_8x16(verilog)), output net data_out[105] (in view: work.mux_8x16(verilog))
    net        data_out[105]
    input  pin data_out_1_latch[105]/I1
    instance   data_out_1_latch[105] (cell SB_LUT4)
    output pin data_out_1_latch[105]/O
    net        data_out[105]
@W: BN137 :|Found combinational loop during mapping at net data_out[104]
99) instance data_out_1_latch[104] (in view: work.mux_8x16(verilog)), output net data_out[104] (in view: work.mux_8x16(verilog))
    net        data_out[104]
    input  pin data_out_1_latch[104]/I1
    instance   data_out_1_latch[104] (cell SB_LUT4)
    output pin data_out_1_latch[104]/O
    net        data_out[104]
@W: BN137 :|Found combinational loop during mapping at net data_out[103]
100) instance data_out_1_latch[103] (in view: work.mux_8x16(verilog)), output net data_out[103] (in view: work.mux_8x16(verilog))
    net        data_out[103]
    input  pin data_out_1_latch[103]/I1
    instance   data_out_1_latch[103] (cell SB_LUT4)
    output pin data_out_1_latch[103]/O
    net        data_out[103]
@W: BN137 :|Found combinational loop during mapping at net data_out[102]
101) instance data_out_1_latch[102] (in view: work.mux_8x16(verilog)), output net data_out[102] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[101]
102) instance data_out_1_latch[101] (in view: work.mux_8x16(verilog)), output net data_out[101] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[100]
103) instance data_out_1_latch[100] (in view: work.mux_8x16(verilog)), output net data_out[100] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[99]
104) instance data_out_1_latch[99] (in view: work.mux_8x16(verilog)), output net data_out[99] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[98]
105) instance data_out_1_latch[98] (in view: work.mux_8x16(verilog)), output net data_out[98] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[127]
106) instance data_out_1_latch[127] (in view: work.mux_8x16(verilog)), output net data_out[127] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[126]
107) instance data_out_1_latch[126] (in view: work.mux_8x16(verilog)), output net data_out[126] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[125]
108) instance data_out_1_latch[125] (in view: work.mux_8x16(verilog)), output net data_out[125] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[124]
109) instance data_out_1_latch[124] (in view: work.mux_8x16(verilog)), output net data_out[124] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[123]
110) instance data_out_1_latch[123] (in view: work.mux_8x16(verilog)), output net data_out[123] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[122]
111) instance data_out_1_latch[122] (in view: work.mux_8x16(verilog)), output net data_out[122] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[121]
112) instance data_out_1_latch[121] (in view: work.mux_8x16(verilog)), output net data_out[121] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[120]
113) instance data_out_1_latch[120] (in view: work.mux_8x16(verilog)), output net data_out[120] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[119]
114) instance data_out_1_latch[119] (in view: work.mux_8x16(verilog)), output net data_out[119] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[118]
115) instance data_out_1_latch[118] (in view: work.mux_8x16(verilog)), output net data_out[118] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[117]
116) instance data_out_1_latch[117] (in view: work.mux_8x16(verilog)), output net data_out[117] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[116]
117) instance data_out_1_latch[116] (in view: work.mux_8x16(verilog)), output net data_out[116] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[115]
118) instance data_out_1_latch[115] (in view: work.mux_8x16(verilog)), output net data_out[115] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[114]
119) instance data_out_1_latch[114] (in view: work.mux_8x16(verilog)), output net data_out[114] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[113]
120) instance data_out_1_latch[113] (in view: work.mux_8x16(verilog)), output net data_out[113] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[7]
121) instance data_out_1_latch[7] (in view: work.mux_8x16(verilog)), output net data_out[7] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[6]
122) instance data_out_1_latch[6] (in view: work.mux_8x16(verilog)), output net data_out[6] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[5]
123) instance data_out_1_latch[5] (in view: work.mux_8x16(verilog)), output net data_out[5] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[4]
124) instance data_out_1_latch[4] (in view: work.mux_8x16(verilog)), output net data_out[4] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[3]
125) instance data_out_1_latch[3] (in view: work.mux_8x16(verilog)), output net data_out[3] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[2]
126) instance data_out_1_latch[2] (in view: work.mux_8x16(verilog)), output net data_out[2] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[1]
127) instance data_out_1_latch[1] (in view: work.mux_8x16(verilog)), output net data_out[1] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[0]
128) instance data_out_1_latch[0] (in view: work.mux_8x16(verilog)), output net data_out[0] (in view: work.mux_8x16(verilog))
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 137MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)

Warning: Found 128 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net data_out[22]
1) instance data_in_RNI04CS3_8[6] (in view: work.mux_8x16(verilog)), output net data_out[22] (in view: work.mux_8x16(verilog))
    net        data_out[22]
    input  pin data_in_RNI04CS3_8[6]/I1
    instance   data_in_RNI04CS3_8[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_8[6]/O
    net        data_out[22]
@W: BN137 :|Found combinational loop during mapping at net data_out[21]
2) instance data_in_RNIV2CS3_8[5] (in view: work.mux_8x16(verilog)), output net data_out[21] (in view: work.mux_8x16(verilog))
    net        data_out[21]
    input  pin data_in_RNIV2CS3_8[5]/I1
    instance   data_in_RNIV2CS3_8[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_8[5]/O
    net        data_out[21]
@W: BN137 :|Found combinational loop during mapping at net data_out[20]
3) instance data_in_RNIU1CS3_8[4] (in view: work.mux_8x16(verilog)), output net data_out[20] (in view: work.mux_8x16(verilog))
    net        data_out[20]
    input  pin data_in_RNIU1CS3_8[4]/I1
    instance   data_in_RNIU1CS3_8[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_8[4]/O
    net        data_out[20]
@W: BN137 :|Found combinational loop during mapping at net data_out[19]
4) instance data_in_RNIT0CS3_9[3] (in view: work.mux_8x16(verilog)), output net data_out[19] (in view: work.mux_8x16(verilog))
    net        data_out[19]
    input  pin data_in_RNIT0CS3_9[3]/I1
    instance   data_in_RNIT0CS3_9[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_9[3]/O
    net        data_out[19]
@W: BN137 :|Found combinational loop during mapping at net data_out[18]
5) instance data_in_RNISVBS3_9[2] (in view: work.mux_8x16(verilog)), output net data_out[18] (in view: work.mux_8x16(verilog))
    net        data_out[18]
    input  pin data_in_RNISVBS3_9[2]/I1
    instance   data_in_RNISVBS3_9[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_9[2]/O
    net        data_out[18]
@W: BN137 :|Found combinational loop during mapping at net data_out[17]
6) instance data_in_RNIRUBS3_10[1] (in view: work.mux_8x16(verilog)), output net data_out[17] (in view: work.mux_8x16(verilog))
    net        data_out[17]
    input  pin data_in_RNIRUBS3_10[1]/I1
    instance   data_in_RNIRUBS3_10[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_10[1]/O
    net        data_out[17]
@W: BN137 :|Found combinational loop during mapping at net data_out[16]
7) instance data_in_RNIQTBS3_10[0] (in view: work.mux_8x16(verilog)), output net data_out[16] (in view: work.mux_8x16(verilog))
    net        data_out[16]
    input  pin data_in_RNIQTBS3_10[0]/I1
    instance   data_in_RNIQTBS3_10[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_10[0]/O
    net        data_out[16]
@W: BN137 :|Found combinational loop during mapping at net data_out[15]
8) instance data_in_RNI15CS3_9[7] (in view: work.mux_8x16(verilog)), output net data_out[15] (in view: work.mux_8x16(verilog))
    net        data_out[15]
    input  pin data_in_RNI15CS3_9[7]/I1
    instance   data_in_RNI15CS3_9[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_9[7]/O
    net        data_out[15]
@W: BN137 :|Found combinational loop during mapping at net data_out[14]
9) instance data_in_RNI04CS3_9[6] (in view: work.mux_8x16(verilog)), output net data_out[14] (in view: work.mux_8x16(verilog))
    net        data_out[14]
    input  pin data_in_RNI04CS3_9[6]/I1
    instance   data_in_RNI04CS3_9[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_9[6]/O
    net        data_out[14]
@W: BN137 :|Found combinational loop during mapping at net data_out[13]
10) instance data_in_RNIV2CS3_9[5] (in view: work.mux_8x16(verilog)), output net data_out[13] (in view: work.mux_8x16(verilog))
    net        data_out[13]
    input  pin data_in_RNIV2CS3_9[5]/I1
    instance   data_in_RNIV2CS3_9[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_9[5]/O
    net        data_out[13]
@W: BN137 :|Found combinational loop during mapping at net data_out[12]
11) instance data_in_RNIU1CS3_9[4] (in view: work.mux_8x16(verilog)), output net data_out[12] (in view: work.mux_8x16(verilog))
    net        data_out[12]
    input  pin data_in_RNIU1CS3_9[4]/I1
    instance   data_in_RNIU1CS3_9[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_9[4]/O
    net        data_out[12]
@W: BN137 :|Found combinational loop during mapping at net data_out[11]
12) instance data_in_RNIT0CS3_10[3] (in view: work.mux_8x16(verilog)), output net data_out[11] (in view: work.mux_8x16(verilog))
    net        data_out[11]
    input  pin data_in_RNIT0CS3_10[3]/I1
    instance   data_in_RNIT0CS3_10[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_10[3]/O
    net        data_out[11]
@W: BN137 :|Found combinational loop during mapping at net data_out[10]
13) instance data_in_RNISVBS3_10[2] (in view: work.mux_8x16(verilog)), output net data_out[10] (in view: work.mux_8x16(verilog))
    net        data_out[10]
    input  pin data_in_RNISVBS3_10[2]/I1
    instance   data_in_RNISVBS3_10[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_10[2]/O
    net        data_out[10]
@W: BN137 :|Found combinational loop during mapping at net data_out[9]
14) instance data_in_RNIRUBS3[1] (in view: work.mux_8x16(verilog)), output net data_out[9] (in view: work.mux_8x16(verilog))
    net        data_out[9]
    input  pin data_in_RNIRUBS3[1]/I1
    instance   data_in_RNIRUBS3[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3[1]/O
    net        data_out[9]
@W: BN137 :|Found combinational loop during mapping at net data_out[8]
15) instance data_in_RNIQTBS3[0] (in view: work.mux_8x16(verilog)), output net data_out[8] (in view: work.mux_8x16(verilog))
    net        data_out[8]
    input  pin data_in_RNIQTBS3[0]/I1
    instance   data_in_RNIQTBS3[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3[0]/O
    net        data_out[8]
@W: BN137 :|Found combinational loop during mapping at net data_out[37]
16) instance data_in_RNIV2CS3_6[5] (in view: work.mux_8x16(verilog)), output net data_out[37] (in view: work.mux_8x16(verilog))
    net        data_out[37]
    input  pin data_in_RNIV2CS3_6[5]/I1
    instance   data_in_RNIV2CS3_6[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_6[5]/O
    net        data_out[37]
@W: BN137 :|Found combinational loop during mapping at net data_out[36]
17) instance data_in_RNIU1CS3_6[4] (in view: work.mux_8x16(verilog)), output net data_out[36] (in view: work.mux_8x16(verilog))
    net        data_out[36]
    input  pin data_in_RNIU1CS3_6[4]/I1
    instance   data_in_RNIU1CS3_6[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_6[4]/O
    net        data_out[36]
@W: BN137 :|Found combinational loop during mapping at net data_out[35]
18) instance data_in_RNIT0CS3_7[3] (in view: work.mux_8x16(verilog)), output net data_out[35] (in view: work.mux_8x16(verilog))
    net        data_out[35]
    input  pin data_in_RNIT0CS3_7[3]/I1
    instance   data_in_RNIT0CS3_7[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_7[3]/O
    net        data_out[35]
@W: BN137 :|Found combinational loop during mapping at net data_out[34]
19) instance data_in_RNISVBS3_7[2] (in view: work.mux_8x16(verilog)), output net data_out[34] (in view: work.mux_8x16(verilog))
    net        data_out[34]
    input  pin data_in_RNISVBS3_7[2]/I1
    instance   data_in_RNISVBS3_7[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_7[2]/O
    net        data_out[34]
@W: BN137 :|Found combinational loop during mapping at net data_out[33]
20) instance data_in_RNIRUBS3_8[1] (in view: work.mux_8x16(verilog)), output net data_out[33] (in view: work.mux_8x16(verilog))
    net        data_out[33]
    input  pin data_in_RNIRUBS3_8[1]/I1
    instance   data_in_RNIRUBS3_8[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_8[1]/O
    net        data_out[33]
@W: BN137 :|Found combinational loop during mapping at net data_out[32]
21) instance data_in_RNIQTBS3_8[0] (in view: work.mux_8x16(verilog)), output net data_out[32] (in view: work.mux_8x16(verilog))
    net        data_out[32]
    input  pin data_in_RNIQTBS3_8[0]/I1
    instance   data_in_RNIQTBS3_8[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_8[0]/O
    net        data_out[32]
@W: BN137 :|Found combinational loop during mapping at net data_out[31]
22) instance data_in_RNI15CS3_7[7] (in view: work.mux_8x16(verilog)), output net data_out[31] (in view: work.mux_8x16(verilog))
    net        data_out[31]
    input  pin data_in_RNI15CS3_7[7]/I1
    instance   data_in_RNI15CS3_7[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_7[7]/O
    net        data_out[31]
@W: BN137 :|Found combinational loop during mapping at net data_out[30]
23) instance data_in_RNI04CS3_7[6] (in view: work.mux_8x16(verilog)), output net data_out[30] (in view: work.mux_8x16(verilog))
    net        data_out[30]
    input  pin data_in_RNI04CS3_7[6]/I1
    instance   data_in_RNI04CS3_7[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_7[6]/O
    net        data_out[30]
@W: BN137 :|Found combinational loop during mapping at net data_out[29]
24) instance data_in_RNIV2CS3_7[5] (in view: work.mux_8x16(verilog)), output net data_out[29] (in view: work.mux_8x16(verilog))
    net        data_out[29]
    input  pin data_in_RNIV2CS3_7[5]/I1
    instance   data_in_RNIV2CS3_7[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_7[5]/O
    net        data_out[29]
@W: BN137 :|Found combinational loop during mapping at net data_out[28]
25) instance data_in_RNIU1CS3_7[4] (in view: work.mux_8x16(verilog)), output net data_out[28] (in view: work.mux_8x16(verilog))
    net        data_out[28]
    input  pin data_in_RNIU1CS3_7[4]/I1
    instance   data_in_RNIU1CS3_7[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_7[4]/O
    net        data_out[28]
@W: BN137 :|Found combinational loop during mapping at net data_out[27]
26) instance data_in_RNIT0CS3_8[3] (in view: work.mux_8x16(verilog)), output net data_out[27] (in view: work.mux_8x16(verilog))
    net        data_out[27]
    input  pin data_in_RNIT0CS3_8[3]/I1
    instance   data_in_RNIT0CS3_8[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_8[3]/O
    net        data_out[27]
@W: BN137 :|Found combinational loop during mapping at net data_out[26]
27) instance data_in_RNISVBS3_8[2] (in view: work.mux_8x16(verilog)), output net data_out[26] (in view: work.mux_8x16(verilog))
    net        data_out[26]
    input  pin data_in_RNISVBS3_8[2]/I1
    instance   data_in_RNISVBS3_8[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_8[2]/O
    net        data_out[26]
@W: BN137 :|Found combinational loop during mapping at net data_out[25]
28) instance data_in_RNIRUBS3_9[1] (in view: work.mux_8x16(verilog)), output net data_out[25] (in view: work.mux_8x16(verilog))
    net        data_out[25]
    input  pin data_in_RNIRUBS3_9[1]/I1
    instance   data_in_RNIRUBS3_9[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_9[1]/O
    net        data_out[25]
@W: BN137 :|Found combinational loop during mapping at net data_out[24]
29) instance data_in_RNIQTBS3_9[0] (in view: work.mux_8x16(verilog)), output net data_out[24] (in view: work.mux_8x16(verilog))
    net        data_out[24]
    input  pin data_in_RNIQTBS3_9[0]/I1
    instance   data_in_RNIQTBS3_9[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_9[0]/O
    net        data_out[24]
@W: BN137 :|Found combinational loop during mapping at net data_out[23]
30) instance data_in_RNI15CS3_8[7] (in view: work.mux_8x16(verilog)), output net data_out[23] (in view: work.mux_8x16(verilog))
    net        data_out[23]
    input  pin data_in_RNI15CS3_8[7]/I1
    instance   data_in_RNI15CS3_8[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_8[7]/O
    net        data_out[23]
@W: BN137 :|Found combinational loop during mapping at net data_out[52]
31) instance data_in_RNIU1CS3_4[4] (in view: work.mux_8x16(verilog)), output net data_out[52] (in view: work.mux_8x16(verilog))
    net        data_out[52]
    input  pin data_in_RNIU1CS3_4[4]/I1
    instance   data_in_RNIU1CS3_4[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_4[4]/O
    net        data_out[52]
@W: BN137 :|Found combinational loop during mapping at net data_out[51]
32) instance data_in_RNIT0CS3_5[3] (in view: work.mux_8x16(verilog)), output net data_out[51] (in view: work.mux_8x16(verilog))
    net        data_out[51]
    input  pin data_in_RNIT0CS3_5[3]/I1
    instance   data_in_RNIT0CS3_5[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_5[3]/O
    net        data_out[51]
@W: BN137 :|Found combinational loop during mapping at net data_out[50]
33) instance data_in_RNISVBS3_5[2] (in view: work.mux_8x16(verilog)), output net data_out[50] (in view: work.mux_8x16(verilog))
    net        data_out[50]
    input  pin data_in_RNISVBS3_5[2]/I1
    instance   data_in_RNISVBS3_5[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_5[2]/O
    net        data_out[50]
@W: BN137 :|Found combinational loop during mapping at net data_out[49]
34) instance data_in_RNIRUBS3_6[1] (in view: work.mux_8x16(verilog)), output net data_out[49] (in view: work.mux_8x16(verilog))
    net        data_out[49]
    input  pin data_in_RNIRUBS3_6[1]/I1
    instance   data_in_RNIRUBS3_6[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_6[1]/O
    net        data_out[49]
@W: BN137 :|Found combinational loop during mapping at net data_out[48]
35) instance data_in_RNIQTBS3_6[0] (in view: work.mux_8x16(verilog)), output net data_out[48] (in view: work.mux_8x16(verilog))
    net        data_out[48]
    input  pin data_in_RNIQTBS3_6[0]/I1
    instance   data_in_RNIQTBS3_6[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_6[0]/O
    net        data_out[48]
@W: BN137 :|Found combinational loop during mapping at net data_out[47]
36) instance data_in_RNI15CS3_5[7] (in view: work.mux_8x16(verilog)), output net data_out[47] (in view: work.mux_8x16(verilog))
    net        data_out[47]
    input  pin data_in_RNI15CS3_5[7]/I1
    instance   data_in_RNI15CS3_5[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_5[7]/O
    net        data_out[47]
@W: BN137 :|Found combinational loop during mapping at net data_out[46]
37) instance data_in_RNI04CS3_5[6] (in view: work.mux_8x16(verilog)), output net data_out[46] (in view: work.mux_8x16(verilog))
    net        data_out[46]
    input  pin data_in_RNI04CS3_5[6]/I1
    instance   data_in_RNI04CS3_5[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_5[6]/O
    net        data_out[46]
@W: BN137 :|Found combinational loop during mapping at net data_out[45]
38) instance data_in_RNIV2CS3_5[5] (in view: work.mux_8x16(verilog)), output net data_out[45] (in view: work.mux_8x16(verilog))
    net        data_out[45]
    input  pin data_in_RNIV2CS3_5[5]/I1
    instance   data_in_RNIV2CS3_5[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_5[5]/O
    net        data_out[45]
@W: BN137 :|Found combinational loop during mapping at net data_out[44]
39) instance data_in_RNIU1CS3_5[4] (in view: work.mux_8x16(verilog)), output net data_out[44] (in view: work.mux_8x16(verilog))
    net        data_out[44]
    input  pin data_in_RNIU1CS3_5[4]/I1
    instance   data_in_RNIU1CS3_5[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_5[4]/O
    net        data_out[44]
@W: BN137 :|Found combinational loop during mapping at net data_out[43]
40) instance data_in_RNIT0CS3_6[3] (in view: work.mux_8x16(verilog)), output net data_out[43] (in view: work.mux_8x16(verilog))
    net        data_out[43]
    input  pin data_in_RNIT0CS3_6[3]/I1
    instance   data_in_RNIT0CS3_6[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_6[3]/O
    net        data_out[43]
@W: BN137 :|Found combinational loop during mapping at net data_out[42]
41) instance data_in_RNISVBS3_6[2] (in view: work.mux_8x16(verilog)), output net data_out[42] (in view: work.mux_8x16(verilog))
    net        data_out[42]
    input  pin data_in_RNISVBS3_6[2]/I1
    instance   data_in_RNISVBS3_6[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_6[2]/O
    net        data_out[42]
@W: BN137 :|Found combinational loop during mapping at net data_out[41]
42) instance data_in_RNIRUBS3_7[1] (in view: work.mux_8x16(verilog)), output net data_out[41] (in view: work.mux_8x16(verilog))
    net        data_out[41]
    input  pin data_in_RNIRUBS3_7[1]/I1
    instance   data_in_RNIRUBS3_7[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_7[1]/O
    net        data_out[41]
@W: BN137 :|Found combinational loop during mapping at net data_out[40]
43) instance data_in_RNIQTBS3_7[0] (in view: work.mux_8x16(verilog)), output net data_out[40] (in view: work.mux_8x16(verilog))
    net        data_out[40]
    input  pin data_in_RNIQTBS3_7[0]/I1
    instance   data_in_RNIQTBS3_7[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_7[0]/O
    net        data_out[40]
@W: BN137 :|Found combinational loop during mapping at net data_out[39]
44) instance data_in_RNI15CS3_6[7] (in view: work.mux_8x16(verilog)), output net data_out[39] (in view: work.mux_8x16(verilog))
    net        data_out[39]
    input  pin data_in_RNI15CS3_6[7]/I1
    instance   data_in_RNI15CS3_6[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_6[7]/O
    net        data_out[39]
@W: BN137 :|Found combinational loop during mapping at net data_out[38]
45) instance data_in_RNI04CS3_6[6] (in view: work.mux_8x16(verilog)), output net data_out[38] (in view: work.mux_8x16(verilog))
    net        data_out[38]
    input  pin data_in_RNI04CS3_6[6]/I1
    instance   data_in_RNI04CS3_6[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_6[6]/O
    net        data_out[38]
@W: BN137 :|Found combinational loop during mapping at net data_out[67]
46) instance data_in_RNIT0CS3_3[3] (in view: work.mux_8x16(verilog)), output net data_out[67] (in view: work.mux_8x16(verilog))
    net        data_out[67]
    input  pin data_in_RNIT0CS3_3[3]/I1
    instance   data_in_RNIT0CS3_3[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_3[3]/O
    net        data_out[67]
@W: BN137 :|Found combinational loop during mapping at net data_out[66]
47) instance data_in_RNISVBS3_3[2] (in view: work.mux_8x16(verilog)), output net data_out[66] (in view: work.mux_8x16(verilog))
    net        data_out[66]
    input  pin data_in_RNISVBS3_3[2]/I1
    instance   data_in_RNISVBS3_3[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_3[2]/O
    net        data_out[66]
@W: BN137 :|Found combinational loop during mapping at net data_out[65]
48) instance data_in_RNIRUBS3_4[1] (in view: work.mux_8x16(verilog)), output net data_out[65] (in view: work.mux_8x16(verilog))
    net        data_out[65]
    input  pin data_in_RNIRUBS3_4[1]/I1
    instance   data_in_RNIRUBS3_4[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_4[1]/O
    net        data_out[65]
@W: BN137 :|Found combinational loop during mapping at net data_out[64]
49) instance data_in_RNIQTBS3_4[0] (in view: work.mux_8x16(verilog)), output net data_out[64] (in view: work.mux_8x16(verilog))
    net        data_out[64]
    input  pin data_in_RNIQTBS3_4[0]/I1
    instance   data_in_RNIQTBS3_4[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_4[0]/O
    net        data_out[64]
@W: BN137 :|Found combinational loop during mapping at net data_out[63]
50) instance data_in_RNI15CS3_3[7] (in view: work.mux_8x16(verilog)), output net data_out[63] (in view: work.mux_8x16(verilog))
    net        data_out[63]
    input  pin data_in_RNI15CS3_3[7]/I1
    instance   data_in_RNI15CS3_3[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_3[7]/O
    net        data_out[63]
@W: BN137 :|Found combinational loop during mapping at net data_out[62]
51) instance data_in_RNI04CS3_3[6] (in view: work.mux_8x16(verilog)), output net data_out[62] (in view: work.mux_8x16(verilog))
    net        data_out[62]
    input  pin data_in_RNI04CS3_3[6]/I1
    instance   data_in_RNI04CS3_3[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_3[6]/O
    net        data_out[62]
@W: BN137 :|Found combinational loop during mapping at net data_out[61]
52) instance data_in_RNIV2CS3_3[5] (in view: work.mux_8x16(verilog)), output net data_out[61] (in view: work.mux_8x16(verilog))
    net        data_out[61]
    input  pin data_in_RNIV2CS3_3[5]/I1
    instance   data_in_RNIV2CS3_3[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_3[5]/O
    net        data_out[61]
@W: BN137 :|Found combinational loop during mapping at net data_out[60]
53) instance data_in_RNIU1CS3_3[4] (in view: work.mux_8x16(verilog)), output net data_out[60] (in view: work.mux_8x16(verilog))
    net        data_out[60]
    input  pin data_in_RNIU1CS3_3[4]/I1
    instance   data_in_RNIU1CS3_3[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_3[4]/O
    net        data_out[60]
@W: BN137 :|Found combinational loop during mapping at net data_out[59]
54) instance data_in_RNIT0CS3_4[3] (in view: work.mux_8x16(verilog)), output net data_out[59] (in view: work.mux_8x16(verilog))
    net        data_out[59]
    input  pin data_in_RNIT0CS3_4[3]/I1
    instance   data_in_RNIT0CS3_4[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_4[3]/O
    net        data_out[59]
@W: BN137 :|Found combinational loop during mapping at net data_out[58]
55) instance data_in_RNISVBS3_4[2] (in view: work.mux_8x16(verilog)), output net data_out[58] (in view: work.mux_8x16(verilog))
    net        data_out[58]
    input  pin data_in_RNISVBS3_4[2]/I1
    instance   data_in_RNISVBS3_4[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_4[2]/O
    net        data_out[58]
@W: BN137 :|Found combinational loop during mapping at net data_out[57]
56) instance data_in_RNIRUBS3_5[1] (in view: work.mux_8x16(verilog)), output net data_out[57] (in view: work.mux_8x16(verilog))
    net        data_out[57]
    input  pin data_in_RNIRUBS3_5[1]/I1
    instance   data_in_RNIRUBS3_5[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_5[1]/O
    net        data_out[57]
@W: BN137 :|Found combinational loop during mapping at net data_out[56]
57) instance data_in_RNIQTBS3_5[0] (in view: work.mux_8x16(verilog)), output net data_out[56] (in view: work.mux_8x16(verilog))
    net        data_out[56]
    input  pin data_in_RNIQTBS3_5[0]/I1
    instance   data_in_RNIQTBS3_5[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_5[0]/O
    net        data_out[56]
@W: BN137 :|Found combinational loop during mapping at net data_out[55]
58) instance data_in_RNI15CS3_4[7] (in view: work.mux_8x16(verilog)), output net data_out[55] (in view: work.mux_8x16(verilog))
    net        data_out[55]
    input  pin data_in_RNI15CS3_4[7]/I1
    instance   data_in_RNI15CS3_4[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_4[7]/O
    net        data_out[55]
@W: BN137 :|Found combinational loop during mapping at net data_out[54]
59) instance data_in_RNI04CS3_4[6] (in view: work.mux_8x16(verilog)), output net data_out[54] (in view: work.mux_8x16(verilog))
    net        data_out[54]
    input  pin data_in_RNI04CS3_4[6]/I1
    instance   data_in_RNI04CS3_4[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_4[6]/O
    net        data_out[54]
@W: BN137 :|Found combinational loop during mapping at net data_out[53]
60) instance data_in_RNIV2CS3_4[5] (in view: work.mux_8x16(verilog)), output net data_out[53] (in view: work.mux_8x16(verilog))
    net        data_out[53]
    input  pin data_in_RNIV2CS3_4[5]/I1
    instance   data_in_RNIV2CS3_4[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_4[5]/O
    net        data_out[53]
@W: BN137 :|Found combinational loop during mapping at net data_out[82]
61) instance data_in_RNISVBS3_1[2] (in view: work.mux_8x16(verilog)), output net data_out[82] (in view: work.mux_8x16(verilog))
    net        data_out[82]
    input  pin data_in_RNISVBS3_1[2]/I1
    instance   data_in_RNISVBS3_1[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_1[2]/O
    net        data_out[82]
@W: BN137 :|Found combinational loop during mapping at net data_out[81]
62) instance data_in_RNIRUBS3_2[1] (in view: work.mux_8x16(verilog)), output net data_out[81] (in view: work.mux_8x16(verilog))
    net        data_out[81]
    input  pin data_in_RNIRUBS3_2[1]/I1
    instance   data_in_RNIRUBS3_2[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_2[1]/O
    net        data_out[81]
@W: BN137 :|Found combinational loop during mapping at net data_out[80]
63) instance data_in_RNIQTBS3_2[0] (in view: work.mux_8x16(verilog)), output net data_out[80] (in view: work.mux_8x16(verilog))
    net        data_out[80]
    input  pin data_in_RNIQTBS3_2[0]/I1
    instance   data_in_RNIQTBS3_2[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_2[0]/O
    net        data_out[80]
@W: BN137 :|Found combinational loop during mapping at net data_out[79]
64) instance data_in_RNI15CS3_1[7] (in view: work.mux_8x16(verilog)), output net data_out[79] (in view: work.mux_8x16(verilog))
    net        data_out[79]
    input  pin data_in_RNI15CS3_1[7]/I1
    instance   data_in_RNI15CS3_1[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_1[7]/O
    net        data_out[79]
@W: BN137 :|Found combinational loop during mapping at net data_out[78]
65) instance data_in_RNI04CS3_1[6] (in view: work.mux_8x16(verilog)), output net data_out[78] (in view: work.mux_8x16(verilog))
    net        data_out[78]
    input  pin data_in_RNI04CS3_1[6]/I1
    instance   data_in_RNI04CS3_1[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_1[6]/O
    net        data_out[78]
@W: BN137 :|Found combinational loop during mapping at net data_out[77]
66) instance data_in_RNIV2CS3_1[5] (in view: work.mux_8x16(verilog)), output net data_out[77] (in view: work.mux_8x16(verilog))
    net        data_out[77]
    input  pin data_in_RNIV2CS3_1[5]/I1
    instance   data_in_RNIV2CS3_1[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_1[5]/O
    net        data_out[77]
@W: BN137 :|Found combinational loop during mapping at net data_out[76]
67) instance data_in_RNIU1CS3_1[4] (in view: work.mux_8x16(verilog)), output net data_out[76] (in view: work.mux_8x16(verilog))
    net        data_out[76]
    input  pin data_in_RNIU1CS3_1[4]/I1
    instance   data_in_RNIU1CS3_1[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_1[4]/O
    net        data_out[76]
@W: BN137 :|Found combinational loop during mapping at net data_out[75]
68) instance data_in_RNIT0CS3_2[3] (in view: work.mux_8x16(verilog)), output net data_out[75] (in view: work.mux_8x16(verilog))
    net        data_out[75]
    input  pin data_in_RNIT0CS3_2[3]/I1
    instance   data_in_RNIT0CS3_2[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_2[3]/O
    net        data_out[75]
@W: BN137 :|Found combinational loop during mapping at net data_out[74]
69) instance data_in_RNISVBS3_2[2] (in view: work.mux_8x16(verilog)), output net data_out[74] (in view: work.mux_8x16(verilog))
    net        data_out[74]
    input  pin data_in_RNISVBS3_2[2]/I1
    instance   data_in_RNISVBS3_2[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_2[2]/O
    net        data_out[74]
@W: BN137 :|Found combinational loop during mapping at net data_out[73]
70) instance data_in_RNIRUBS3_3[1] (in view: work.mux_8x16(verilog)), output net data_out[73] (in view: work.mux_8x16(verilog))
    net        data_out[73]
    input  pin data_in_RNIRUBS3_3[1]/I1
    instance   data_in_RNIRUBS3_3[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_3[1]/O
    net        data_out[73]
@W: BN137 :|Found combinational loop during mapping at net data_out[72]
71) instance data_in_RNIQTBS3_3[0] (in view: work.mux_8x16(verilog)), output net data_out[72] (in view: work.mux_8x16(verilog))
    net        data_out[72]
    input  pin data_in_RNIQTBS3_3[0]/I1
    instance   data_in_RNIQTBS3_3[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_3[0]/O
    net        data_out[72]
@W: BN137 :|Found combinational loop during mapping at net data_out[71]
72) instance data_in_RNI15CS3_2[7] (in view: work.mux_8x16(verilog)), output net data_out[71] (in view: work.mux_8x16(verilog))
    net        data_out[71]
    input  pin data_in_RNI15CS3_2[7]/I1
    instance   data_in_RNI15CS3_2[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_2[7]/O
    net        data_out[71]
@W: BN137 :|Found combinational loop during mapping at net data_out[70]
73) instance data_in_RNI04CS3_2[6] (in view: work.mux_8x16(verilog)), output net data_out[70] (in view: work.mux_8x16(verilog))
    net        data_out[70]
    input  pin data_in_RNI04CS3_2[6]/I1
    instance   data_in_RNI04CS3_2[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_2[6]/O
    net        data_out[70]
@W: BN137 :|Found combinational loop during mapping at net data_out[69]
74) instance data_in_RNIV2CS3_2[5] (in view: work.mux_8x16(verilog)), output net data_out[69] (in view: work.mux_8x16(verilog))
    net        data_out[69]
    input  pin data_in_RNIV2CS3_2[5]/I1
    instance   data_in_RNIV2CS3_2[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_2[5]/O
    net        data_out[69]
@W: BN137 :|Found combinational loop during mapping at net data_out[68]
75) instance data_in_RNIU1CS3_2[4] (in view: work.mux_8x16(verilog)), output net data_out[68] (in view: work.mux_8x16(verilog))
    net        data_out[68]
    input  pin data_in_RNIU1CS3_2[4]/I1
    instance   data_in_RNIU1CS3_2[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_2[4]/O
    net        data_out[68]
@W: BN137 :|Found combinational loop during mapping at net data_out[97]
76) instance data_in_RNIRUBS3_0[1] (in view: work.mux_8x16(verilog)), output net data_out[97] (in view: work.mux_8x16(verilog))
    net        data_out[97]
    input  pin data_in_RNIRUBS3_0[1]/I1
    instance   data_in_RNIRUBS3_0[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_0[1]/O
    net        data_out[97]
@W: BN137 :|Found combinational loop during mapping at net data_out[96]
77) instance data_in_RNIQTBS3_0[0] (in view: work.mux_8x16(verilog)), output net data_out[96] (in view: work.mux_8x16(verilog))
    net        data_out[96]
    input  pin data_in_RNIQTBS3_0[0]/I1
    instance   data_in_RNIQTBS3_0[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_0[0]/O
    net        data_out[96]
@W: BN137 :|Found combinational loop during mapping at net data_out[95]
78) instance data_in_RNI15CS3[7] (in view: work.mux_8x16(verilog)), output net data_out[95] (in view: work.mux_8x16(verilog))
    net        data_out[95]
    input  pin data_in_RNI15CS3[7]/I1
    instance   data_in_RNI15CS3[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3[7]/O
    net        data_out[95]
@W: BN137 :|Found combinational loop during mapping at net data_out[94]
79) instance data_in_RNI04CS3[6] (in view: work.mux_8x16(verilog)), output net data_out[94] (in view: work.mux_8x16(verilog))
    net        data_out[94]
    input  pin data_in_RNI04CS3[6]/I1
    instance   data_in_RNI04CS3[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3[6]/O
    net        data_out[94]
@W: BN137 :|Found combinational loop during mapping at net data_out[93]
80) instance data_in_RNIV2CS3[5] (in view: work.mux_8x16(verilog)), output net data_out[93] (in view: work.mux_8x16(verilog))
    net        data_out[93]
    input  pin data_in_RNIV2CS3[5]/I1
    instance   data_in_RNIV2CS3[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3[5]/O
    net        data_out[93]
@W: BN137 :|Found combinational loop during mapping at net data_out[92]
81) instance data_in_RNIU1CS3[4] (in view: work.mux_8x16(verilog)), output net data_out[92] (in view: work.mux_8x16(verilog))
    net        data_out[92]
    input  pin data_in_RNIU1CS3[4]/I1
    instance   data_in_RNIU1CS3[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3[4]/O
    net        data_out[92]
@W: BN137 :|Found combinational loop during mapping at net data_out[91]
82) instance data_in_RNIT0CS3_0[3] (in view: work.mux_8x16(verilog)), output net data_out[91] (in view: work.mux_8x16(verilog))
    net        data_out[91]
    input  pin data_in_RNIT0CS3_0[3]/I1
    instance   data_in_RNIT0CS3_0[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_0[3]/O
    net        data_out[91]
@W: BN137 :|Found combinational loop during mapping at net data_out[90]
83) instance data_in_RNISVBS3_0[2] (in view: work.mux_8x16(verilog)), output net data_out[90] (in view: work.mux_8x16(verilog))
    net        data_out[90]
    input  pin data_in_RNISVBS3_0[2]/I1
    instance   data_in_RNISVBS3_0[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_0[2]/O
    net        data_out[90]
@W: BN137 :|Found combinational loop during mapping at net data_out[89]
84) instance data_in_RNIRUBS3_1[1] (in view: work.mux_8x16(verilog)), output net data_out[89] (in view: work.mux_8x16(verilog))
    net        data_out[89]
    input  pin data_in_RNIRUBS3_1[1]/I1
    instance   data_in_RNIRUBS3_1[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_1[1]/O
    net        data_out[89]
@W: BN137 :|Found combinational loop during mapping at net data_out[88]
85) instance data_in_RNIQTBS3_1[0] (in view: work.mux_8x16(verilog)), output net data_out[88] (in view: work.mux_8x16(verilog))
    net        data_out[88]
    input  pin data_in_RNIQTBS3_1[0]/I1
    instance   data_in_RNIQTBS3_1[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_1[0]/O
    net        data_out[88]
@W: BN137 :|Found combinational loop during mapping at net data_out[87]
86) instance data_in_RNI15CS3_0[7] (in view: work.mux_8x16(verilog)), output net data_out[87] (in view: work.mux_8x16(verilog))
    net        data_out[87]
    input  pin data_in_RNI15CS3_0[7]/I1
    instance   data_in_RNI15CS3_0[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_0[7]/O
    net        data_out[87]
@W: BN137 :|Found combinational loop during mapping at net data_out[86]
87) instance data_in_RNI04CS3_0[6] (in view: work.mux_8x16(verilog)), output net data_out[86] (in view: work.mux_8x16(verilog))
    net        data_out[86]
    input  pin data_in_RNI04CS3_0[6]/I1
    instance   data_in_RNI04CS3_0[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_0[6]/O
    net        data_out[86]
@W: BN137 :|Found combinational loop during mapping at net data_out[85]
88) instance data_in_RNIV2CS3_0[5] (in view: work.mux_8x16(verilog)), output net data_out[85] (in view: work.mux_8x16(verilog))
    net        data_out[85]
    input  pin data_in_RNIV2CS3_0[5]/I1
    instance   data_in_RNIV2CS3_0[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_0[5]/O
    net        data_out[85]
@W: BN137 :|Found combinational loop during mapping at net data_out[84]
89) instance data_in_RNIU1CS3_0[4] (in view: work.mux_8x16(verilog)), output net data_out[84] (in view: work.mux_8x16(verilog))
    net        data_out[84]
    input  pin data_in_RNIU1CS3_0[4]/I1
    instance   data_in_RNIU1CS3_0[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_0[4]/O
    net        data_out[84]
@W: BN137 :|Found combinational loop during mapping at net data_out[83]
90) instance data_in_RNIT0CS3_1[3] (in view: work.mux_8x16(verilog)), output net data_out[83] (in view: work.mux_8x16(verilog))
    net        data_out[83]
    input  pin data_in_RNIT0CS3_1[3]/I1
    instance   data_in_RNIT0CS3_1[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_1[3]/O
    net        data_out[83]
@W: BN137 :|Found combinational loop during mapping at net data_out[112]
91) instance data_in_RNIQTBS3_12[0] (in view: work.mux_8x16(verilog)), output net data_out[112] (in view: work.mux_8x16(verilog))
    net        data_out[112]
    input  pin data_in_RNIQTBS3_12[0]/I1
    instance   data_in_RNIQTBS3_12[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_12[0]/O
    net        data_out[112]
@W: BN137 :|Found combinational loop during mapping at net data_out[111]
92) instance data_in_RNI15CS3_12[7] (in view: work.mux_8x16(verilog)), output net data_out[111] (in view: work.mux_8x16(verilog))
    net        data_out[111]
    input  pin data_in_RNI15CS3_12[7]/I1
    instance   data_in_RNI15CS3_12[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_12[7]/O
    net        data_out[111]
@W: BN137 :|Found combinational loop during mapping at net data_out[110]
93) instance data_in_RNI04CS3_12[6] (in view: work.mux_8x16(verilog)), output net data_out[110] (in view: work.mux_8x16(verilog))
    net        data_out[110]
    input  pin data_in_RNI04CS3_12[6]/I1
    instance   data_in_RNI04CS3_12[6] (cell SB_LUT4)
    output pin data_in_RNI04CS3_12[6]/O
    net        data_out[110]
@W: BN137 :|Found combinational loop during mapping at net data_out[109]
94) instance data_in_RNIV2CS3_12[5] (in view: work.mux_8x16(verilog)), output net data_out[109] (in view: work.mux_8x16(verilog))
    net        data_out[109]
    input  pin data_in_RNIV2CS3_12[5]/I1
    instance   data_in_RNIV2CS3_12[5] (cell SB_LUT4)
    output pin data_in_RNIV2CS3_12[5]/O
    net        data_out[109]
@W: BN137 :|Found combinational loop during mapping at net data_out[108]
95) instance data_in_RNIU1CS3_12[4] (in view: work.mux_8x16(verilog)), output net data_out[108] (in view: work.mux_8x16(verilog))
    net        data_out[108]
    input  pin data_in_RNIU1CS3_12[4]/I1
    instance   data_in_RNIU1CS3_12[4] (cell SB_LUT4)
    output pin data_in_RNIU1CS3_12[4]/O
    net        data_out[108]
@W: BN137 :|Found combinational loop during mapping at net data_out[107]
96) instance data_in_RNIT0CS3_13[3] (in view: work.mux_8x16(verilog)), output net data_out[107] (in view: work.mux_8x16(verilog))
    net        data_out[107]
    input  pin data_in_RNIT0CS3_13[3]/I1
    instance   data_in_RNIT0CS3_13[3] (cell SB_LUT4)
    output pin data_in_RNIT0CS3_13[3]/O
    net        data_out[107]
@W: BN137 :|Found combinational loop during mapping at net data_out[106]
97) instance data_in_RNISVBS3_13[2] (in view: work.mux_8x16(verilog)), output net data_out[106] (in view: work.mux_8x16(verilog))
    net        data_out[106]
    input  pin data_in_RNISVBS3_13[2]/I1
    instance   data_in_RNISVBS3_13[2] (cell SB_LUT4)
    output pin data_in_RNISVBS3_13[2]/O
    net        data_out[106]
@W: BN137 :|Found combinational loop during mapping at net data_out[105]
98) instance data_in_RNIRUBS3_13[1] (in view: work.mux_8x16(verilog)), output net data_out[105] (in view: work.mux_8x16(verilog))
    net        data_out[105]
    input  pin data_in_RNIRUBS3_13[1]/I1
    instance   data_in_RNIRUBS3_13[1] (cell SB_LUT4)
    output pin data_in_RNIRUBS3_13[1]/O
    net        data_out[105]
@W: BN137 :|Found combinational loop during mapping at net data_out[104]
99) instance data_in_RNIQTBS3_13[0] (in view: work.mux_8x16(verilog)), output net data_out[104] (in view: work.mux_8x16(verilog))
    net        data_out[104]
    input  pin data_in_RNIQTBS3_13[0]/I1
    instance   data_in_RNIQTBS3_13[0] (cell SB_LUT4)
    output pin data_in_RNIQTBS3_13[0]/O
    net        data_out[104]
@W: BN137 :|Found combinational loop during mapping at net data_out[103]
100) instance data_in_RNI15CS3_13[7] (in view: work.mux_8x16(verilog)), output net data_out[103] (in view: work.mux_8x16(verilog))
    net        data_out[103]
    input  pin data_in_RNI15CS3_13[7]/I1
    instance   data_in_RNI15CS3_13[7] (cell SB_LUT4)
    output pin data_in_RNI15CS3_13[7]/O
    net        data_out[103]
@W: BN137 :|Found combinational loop during mapping at net data_out[102]
101) instance data_in_RNI04CS3_13[6] (in view: work.mux_8x16(verilog)), output net data_out[102] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[101]
102) instance data_in_RNIV2CS3_13[5] (in view: work.mux_8x16(verilog)), output net data_out[101] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[100]
103) instance data_in_RNIU1CS3_13[4] (in view: work.mux_8x16(verilog)), output net data_out[100] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[99]
104) instance data_in_RNIT0CS3[3] (in view: work.mux_8x16(verilog)), output net data_out[99] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[98]
105) instance data_in_RNISVBS3[2] (in view: work.mux_8x16(verilog)), output net data_out[98] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[127]
106) instance data_in_RNI15CS3_10[7] (in view: work.mux_8x16(verilog)), output net data_out[127] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[126]
107) instance data_in_RNI04CS3_10[6] (in view: work.mux_8x16(verilog)), output net data_out[126] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[125]
108) instance data_in_RNIV2CS3_10[5] (in view: work.mux_8x16(verilog)), output net data_out[125] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[124]
109) instance data_in_RNIU1CS3_10[4] (in view: work.mux_8x16(verilog)), output net data_out[124] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[123]
110) instance data_in_RNIT0CS3_11[3] (in view: work.mux_8x16(verilog)), output net data_out[123] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[122]
111) instance data_in_RNISVBS3_11[2] (in view: work.mux_8x16(verilog)), output net data_out[122] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[121]
112) instance data_in_RNIRUBS3_11[1] (in view: work.mux_8x16(verilog)), output net data_out[121] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[120]
113) instance data_in_RNIQTBS3_11[0] (in view: work.mux_8x16(verilog)), output net data_out[120] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[119]
114) instance data_in_RNI15CS3_11[7] (in view: work.mux_8x16(verilog)), output net data_out[119] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[118]
115) instance data_in_RNI04CS3_11[6] (in view: work.mux_8x16(verilog)), output net data_out[118] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[117]
116) instance data_in_RNIV2CS3_11[5] (in view: work.mux_8x16(verilog)), output net data_out[117] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[116]
117) instance data_in_RNIU1CS3_11[4] (in view: work.mux_8x16(verilog)), output net data_out[116] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[115]
118) instance data_in_RNIT0CS3_12[3] (in view: work.mux_8x16(verilog)), output net data_out[115] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[114]
119) instance data_in_RNISVBS3_12[2] (in view: work.mux_8x16(verilog)), output net data_out[114] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[113]
120) instance data_in_RNIRUBS3_12[1] (in view: work.mux_8x16(verilog)), output net data_out[113] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[7]
121) instance data_in_RNIFABLU[7] (in view: work.mux_8x16(verilog)), output net data_out[7] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[6]
122) instance data_in_RNIE9BLU[6] (in view: work.mux_8x16(verilog)), output net data_out[6] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[5]
123) instance data_in_RNID8BLU[5] (in view: work.mux_8x16(verilog)), output net data_out[5] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[4]
124) instance data_in_RNIC7BLU[4] (in view: work.mux_8x16(verilog)), output net data_out[4] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[3]
125) instance data_in_RNIB6BLU[3] (in view: work.mux_8x16(verilog)), output net data_out[3] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[2]
126) instance data_in_RNIA5BLU[2] (in view: work.mux_8x16(verilog)), output net data_out[2] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[1]
127) instance data_in_RNI94BLU[1] (in view: work.mux_8x16(verilog)), output net data_out[1] (in view: work.mux_8x16(verilog))
@W: BN137 :|Found combinational loop during mapping at net data_out[0]
128) instance data_in_RNI83BLU[0] (in view: work.mux_8x16(verilog)), output net data_out[0] (in view: work.mux_8x16(verilog))
End of loops


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:51:28 2021
#


Top view:               mux_8x16
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)

---------------------------------------
Resource Usage Report for mux_8x16 

Mapping to part: ice40ul640swg16
Cell usage:
SB_LUT4         168 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 168 (26%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 168 = 168 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:51:28 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:51:59 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@E: CG791 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":111:36:111:36|Could not resolve hierarchical name 'mux_data_in[7:0]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:51:59 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:51:59 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 19:52:25 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":50:67:50:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":42:0:42:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:52:26 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:52:26 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:52:26 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 19:52:27 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 19:52:27 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     565  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Found inferred clock top|clk_sb_inferred_clock which controls 565 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 19:52:27 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 19:52:28 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":56:0:56:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":56:0:56:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 154MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 155MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 155MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 155MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 155MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 155MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 155MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     2.35ns		 586 /       305
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_o2_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_337_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m15 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_o2_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_337_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":27:0:27:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m5_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m11 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m15 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m26 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":85:0:85:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":56:0:56:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":66:2:66:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1156 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net N_31.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 178MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 178MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 337 clock pin(s) of sequential element(s)
0 instances converted, 337 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               337        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 178MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 173MB peak: 178MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 174MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)

@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 19:52:31 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.804

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      37.8 MHz      20.830        26.438        -2.804     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -1.623  |  No paths    -      |  10.415      6.770  |  10.415      -2.804
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                           Arrival           
Instance                                      Reference                     Type              Pin          Net                   Time        Slack 
                                              Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     demux_data_in[8]      0.920       -2.804
genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     demux_data_in[88]     0.920       -2.711
sb_translator_1.rgb_data_out[2]               top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[2]       0.796       -1.623
sb_translator_1.rgb_data_out[0]               top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[0]       0.796       -1.551
sb_translator_1.rgb_data_out[18]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[18]      0.796       -1.551
ws2812.rgb_counter[2]                         top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[2]        0.796       -1.520
sb_translator_1.rgb_data_out[16]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[16]      0.796       -1.478
ws2812.rgb_counter_0[3]                       top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[4]        0.796       -1.427
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[12]     0.920       -0.937
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[13]     0.920       -0.937
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required           
Instance                             Reference                     Type         Pin     Net                 Time         Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[0]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[0]     10.260       -2.804
sb_translator_1.rgb_data_tmp[0]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[0]     10.260       -2.804
sb_translator_1.rgb_data_tmp[8]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[0]     10.260       -2.804
sb_translator_1.rgb_data_tmp[16]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[0]     10.260       -2.804
ws2812.data                          top|clk_sb_inferred_clock     SB_DFF       D       data                20.675       -1.623
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[4]     10.260       -0.937
sb_translator_1.instr_out[5]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[5]     10.260       -0.937
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[6]     10.260       -0.937
sb_translator_1.instr_out[7]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[7]     10.260       -0.937
sb_translator_1.rgb_data_tmp[4]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.937
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.instr_out[0]                 SB_DFFE           D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[16] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[16]             SB_DFFER          D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[8] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[8]              SB_DFFER          D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[0]              SB_DFFER          D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      12.971
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.711

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                  Pin          Pin               Arrival     No. of    
Name                                          Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[88]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                        SB_LUT4           I3           In      -         3.179       -         
demux.data_out_iv_0[0]                        SB_LUT4           O            Out     0.465     3.644       -         
data_out_iv_0[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                        SB_LUT4           I0           In      -         5.015       -         
demux.data_out_iv_6[0]                        SB_LUT4           O            Out     0.661     5.676       -         
data_out_iv_6[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                       SB_LUT4           I0           In      -         7.048       -         
demux.data_out_iv_10[0]                       SB_LUT4           O            Out     0.661     7.709       -         
data_out_iv_10[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                       SB_LUT4           I1           In      -         9.080       -         
demux.data_out_iv_12[0]                       SB_LUT4           O            Out     0.589     9.669       -         
data_out_iv_12[0]                             Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                         SB_LUT4           I3           In      -         11.040      -         
demux.data_out_0_i[0]                         SB_LUT4           O            Out     0.424     11.464      -         
data_out_0_i[0]                               Net               -            -       1.507     -           4         
sb_translator_1.instr_out[0]                  SB_DFFE           D            In      -         12.971      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.126 is 3.876(29.5%) logic and 9.250(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         121 uses
SB_DFFER        125 uses
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             20 uses
SB_LUT4         549 uses

I/O Register bits:                  0
Register bits not including I/Os:   305 (47%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:
   top|clk_sb_inferred_clock: 337

@S |Mapping Summary:
Total  LUTs: 549 (85%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 549 = 549 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 178MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 19:52:31 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:14:45 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@E: CG288 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":26:32:26:32|Expecting delimiter: , or ;
@E: CG737 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:7:118:14|miso_out already exists in this scope - a variable by this name exists
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":132:0:132:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:14:45 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:14:45 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:16:22 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":21:22:21:22|Expecting )
@W: CS133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":25:16:25:35|Ignoring property ROUTE_THROUGH_FABRIC
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:17:117:17|Expecting )
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:0:129:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:16:22 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:16:22 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:17:33 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@E: CS110 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":21:19:21:19|Expecting terminal list
@W: CS133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":25:16:25:35|Ignoring property ROUTE_THROUGH_FABRIC
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:17:117:17|Expecting )
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:0:129:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:17:33 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:17:33 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:19:23 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@E: CG737 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:7:118:14|miso_out already exists in this scope - a variable by this name exists
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":132:0:132:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:19:23 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:19:23 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:19:46 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@E: CG1168 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:10:129:32|Illegal defparam. Parameter PINTYPE cannot be found in module SB_IO.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:19:47 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:19:47 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:20:02 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":120:20:120:20|Input LATCH_INPUT_VALUE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:15:121:15|Input CLOCK_ENABLE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:12:122:12|Input INPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:13:123:13|Input OUTPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":126:10:126:10|Input D_OUT_1 on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:20:02 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:20:02 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:20:02 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:20:03 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 20:20:04 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@E: FX1086 |Illegal value of CLKHF_DIV parameter for Oscillator primitive 
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:20:04 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:21:21 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":120:20:120:20|Input LATCH_INPUT_VALUE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:15:121:15|Input CLOCK_ENABLE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:12:122:12|Input INPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:13:123:13|Input OUTPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":126:10:126:10|Input D_OUT_1 on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:21:22 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:21:22 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:21:22 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:21:23 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 20:21:23 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     566  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 566 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:21:24 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 20:21:24 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[15\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[14\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 155MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 155MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 155MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 155MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 155MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 155MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 155MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 178MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     2.35ns		 585 /       306
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_60_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":28:0:28:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m10_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_en_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m13 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m22 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m23 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m95 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.N_60_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":28:0:28:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m10_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_en_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m13 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m22 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m23 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m95 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1161 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un1_mosi_rx7_0.
@N: FX1017 :|SB_GB inserted on the net N_129.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 178MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 175MB peak: 178MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 338 clock pin(s) of sequential element(s)
0 instances converted, 338 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               338        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 178MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 174MB peak: 178MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)

@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 20:21:27 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.804

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      37.8 MHz      20.830        26.438        -2.804     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -1.623  |  No paths    -      |  10.415      6.770  |  10.415      -2.804
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                           Arrival           
Instance                                      Reference                     Type              Pin          Net                   Time        Slack 
                                              Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     demux_data_in[8]      0.920       -2.804
genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     demux_data_in[88]     0.920       -2.711
sb_translator_1.rgb_data_out[2]               top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[2]       0.796       -1.623
sb_translator_1.rgb_data_out[0]               top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[0]       0.796       -1.551
sb_translator_1.rgb_data_out[18]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[18]      0.796       -1.551
ws2812.rgb_counter[2]                         top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[2]        0.796       -1.520
sb_translator_1.rgb_data_out[16]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[16]      0.796       -1.478
ws2812.rgb_counter_0[3]                       top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[4]        0.796       -1.427
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[12]     0.920       -0.937
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[13]     0.920       -0.937
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required           
Instance                             Reference                     Type         Pin     Net                 Time         Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[0]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[0]     10.260       -2.804
sb_translator_1.rgb_data_tmp[0]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[0]     10.260       -2.804
sb_translator_1.rgb_data_tmp[8]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[0]     10.260       -2.804
sb_translator_1.rgb_data_tmp[16]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[0]     10.260       -2.804
ws2812.data                          top|clk_sb_inferred_clock     SB_DFF       D       data                20.675       -1.623
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[4]     10.260       -0.937
sb_translator_1.instr_out[5]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[5]     10.260       -0.937
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[6]     10.260       -0.937
sb_translator_1.instr_out[7]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[7]     10.260       -0.937
sb_translator_1.rgb_data_tmp[4]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.937
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.instr_out[0]                 SB_DFFE           D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[16] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[16]             SB_DFFER          D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[8] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[8]              SB_DFFER          D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      13.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.804

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.rgb_data_tmp[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[8]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                       SB_LUT4           I2           In      -         3.179       -         
demux.data_out_iv_0[0]                       SB_LUT4           O            Out     0.558     3.737       -         
data_out_iv_0[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                       SB_LUT4           I0           In      -         5.108       -         
demux.data_out_iv_6[0]                       SB_LUT4           O            Out     0.661     5.769       -         
data_out_iv_6[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                      SB_LUT4           I0           In      -         7.141       -         
demux.data_out_iv_10[0]                      SB_LUT4           O            Out     0.661     7.802       -         
data_out_iv_10[0]                            Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                      SB_LUT4           I1           In      -         9.173       -         
demux.data_out_iv_12[0]                      SB_LUT4           O            Out     0.589     9.762       -         
data_out_iv_12[0]                            Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                        SB_LUT4           I3           In      -         11.133      -         
demux.data_out_0_i[0]                        SB_LUT4           O            Out     0.424     11.557      -         
data_out_0_i[0]                              Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[0]              SB_DFFER          D            In      -         13.064      -         
====================================================================================================================
Total path delay (propagation time + setup) of 13.219 is 3.969(30.0%) logic and 9.250(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      12.971
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.711

    Number of logic level(s):                5
    Starting point:                          genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 / RDATA[0]
    Ending point:                            sb_translator_1.instr_out[0] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                  Pin          Pin               Arrival     No. of    
Name                                          Type              Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[0]     Out     0.920     0.920       -         
demux_data_in[88]                             Net               -            -       2.259     -           1         
demux.data_out_iv_0[0]                        SB_LUT4           I3           In      -         3.179       -         
demux.data_out_iv_0[0]                        SB_LUT4           O            Out     0.465     3.644       -         
data_out_iv_0[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_6[0]                        SB_LUT4           I0           In      -         5.015       -         
demux.data_out_iv_6[0]                        SB_LUT4           O            Out     0.661     5.676       -         
data_out_iv_6[0]                              Net               -            -       1.371     -           1         
demux.data_out_iv_10[0]                       SB_LUT4           I0           In      -         7.048       -         
demux.data_out_iv_10[0]                       SB_LUT4           O            Out     0.661     7.709       -         
data_out_iv_10[0]                             Net               -            -       1.371     -           1         
demux.data_out_iv_12[0]                       SB_LUT4           I1           In      -         9.080       -         
demux.data_out_iv_12[0]                       SB_LUT4           O            Out     0.589     9.669       -         
data_out_iv_12[0]                             Net               -            -       1.371     -           1         
demux.data_out_0_i[0]                         SB_LUT4           I3           In      -         11.040      -         
demux.data_out_0_i[0]                         SB_LUT4           O            Out     0.424     11.464      -         
data_out_0_i[0]                               Net               -            -       1.507     -           4         
sb_translator_1.instr_out[0]                  SB_DFFE           D            In      -         12.971      -         
=====================================================================================================================
Total path delay (propagation time + setup) of 13.126 is 3.876(29.5%) logic and 9.250(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 178MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             20 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         121 uses
SB_DFFER        125 uses
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           6 uses
SB_HFOSC        1 use
SB_RAM512x8NR   16 uses
VCC             20 uses
SB_LUT4         550 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   306 (47%)

RAM/ROM usage summary
Block Rams : 16 of 16 (100%)

Total load per clock:
   top|clk_sb_inferred_clock: 338

@S |Mapping Summary:
Total  LUTs: 550 (85%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 550 = 550 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 178MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 20:21:27 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
WS2812_Implmnt: newer file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Design RAM Count (16) exceeded Device RAM Count (14)
Error: Design Feasibility Failed


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Design RAM Count (16) exceeded Device RAM Count (14)
Error: Design Feasibility Failed
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
WS2812_Implmnt: newer file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Design RAM Count (16) exceeded Device RAM Count (14)
Error: Design Feasibility Failed


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Design RAM Count (16) exceeded Device RAM Count (14)
Error: Design Feasibility Failed


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Design RAM Count (16) exceeded Device RAM Count (14)
Error: Design Feasibility Failed
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:33:55 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":120:20:120:20|Input LATCH_INPUT_VALUE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:15:121:15|Input CLOCK_ENABLE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:12:122:12|Input INPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:13:123:13|Input OUTPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":126:10:126:10|Input D_OUT_1 on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:33:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:33:55 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:33:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:33:56 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 20:33:57 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:33:57 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 20:33:57 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     3.75ns		 570 /       302
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":28:0:28:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m10_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_en_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m13 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m22 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m23 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m95 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":28:0:28:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m10_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_en_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m13 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m22 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m23 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m95 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1134 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 170MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 170MB)

@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 20:34:00 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.623

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.2 MHz      20.830        22.642        -1.623     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -1.623  |  No paths    -      |  10.415      6.770  |  10.415      -0.906
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                           Arrival           
Instance                                     Reference                     Type              Pin          Net                   Time        Slack 
                                             Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[2]       0.796       -1.623
sb_translator_1.rgb_data_out[0]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[0]       0.796       -1.551
sb_translator_1.rgb_data_out[18]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[18]      0.796       -1.551
ws2812.rgb_counter[2]                        top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[2]        0.796       -1.520
sb_translator_1.rgb_data_out[16]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[16]      0.796       -1.478
ws2812.rgb_counter_0[3]                      top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[4]        0.796       -1.427
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[26]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[28]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[30]     0.920       -0.906
genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[18]     0.920       -0.885
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required           
Instance                             Reference                     Type         Pin     Net                 Time         Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
ws2812.data                          top|clk_sb_inferred_clock     SB_DFF       D       data                20.675       -1.623
sb_translator_1.instr_out[2]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[2]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[4]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[6]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[10]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[12]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[14]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.298
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.623

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.754      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.786      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.157      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.726      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.097      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.758      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.129      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.791      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.298      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.453 is 7.008(31.2%) logic and 15.445(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[0]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[0]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_3_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_130                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I1       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.589     6.853       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.689       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.649      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.682      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.714      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.686      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.718      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.226      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[18] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[18]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[18]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_6_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_127                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I0       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.661     6.853       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.689       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.649      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.682      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.714      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.686      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.718      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.226      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.520

    Number of logic level(s):                10
    Starting point:                          ws2812.rgb_counter[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ws2812.rgb_counter[2]               SB_DFFS     Q        Out     0.796     0.796       -         
rgb_counter[2]                      Net         -        -       1.599     -           16        
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     I2       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     O        Out     0.558     2.953       -         
rgb_data_pmux_6_i_m2_ns_1           Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     I3       In      -         4.324       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     O        Out     0.465     4.789       -         
N_127                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     I0       In      -         6.160       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     O        Out     0.661     6.822       -         
rgb_data_pmux_15_i_m2_ns_1          Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     I3       In      -         8.193       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     O        Out     0.465     8.658       -         
N_118                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     I1       In      -         10.029      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     O        Out     0.589     10.618      -         
N_110                               Net         -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4     I0       In      -         11.989      -         
ws2812.data_RNO_7                   SB_LUT4     O        Out     0.661     12.650      -         
N_6                                 Net         -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4     I0       In      -         14.021      -         
ws2812.data_RNO_4                   SB_LUT4     O        Out     0.661     14.683      -         
N_11                                Net         -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4     I0       In      -         16.054      -         
ws2812.data_RNO_1                   SB_LUT4     O        Out     0.569     16.622      -         
data_5_u_0_a2_0_0                   Net         -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4     I0       In      -         17.993      -         
ws2812.data_RNO_0                   SB_LUT4     O        Out     0.661     18.655      -         
N_140                               Net         -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4     I0       In      -         20.026      -         
ws2812.data_RNO                     SB_LUT4     O        Out     0.661     20.687      -         
data                                Net         -        -       1.507     -           1         
ws2812.data                         SB_DFF      D        In      -         22.194      -         
=================================================================================================
Total path delay (propagation time + setup) of 22.349 is 6.904(30.9%) logic and 15.445(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.478

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[16] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[16]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[16]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_3_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_130                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I1       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.589     6.780       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.151       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.617       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         9.988       -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.577      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         11.948      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.609      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         13.980      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.642      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.013      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.581      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         17.952      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.614      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         19.985      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.646      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.153      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.308 is 6.863(30.8%) logic and 15.445(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 170MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         117 uses
SB_DFFER        125 uses
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         539 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 539 (84%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 539 = 539 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 170MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 20:34:00 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal miso_pin_output:CLOCKENABLE
Warning: Undriven input terminal miso_pin_output:INPUTCLK
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal miso_pin_output:CLOCKENABLE
Warning: Undriven input terminal miso_pin_output:INPUTCLK
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 20:42:02 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":120:20:120:20|Input LATCH_INPUT_VALUE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:15:121:15|Input CLOCK_ENABLE on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:12:122:12|Input INPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:13:123:13|Input OUTPUT_CLK on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":126:10:126:10|Input D_OUT_1 on instance miso_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:42:02 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:42:02 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:42:02 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 20:42:03 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 20:42:03 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 20:42:04 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 20:42:04 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     3.75ns		 570 /       302
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":28:0:28:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m10_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_en_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m13 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m22 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m23 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m95 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":50:1:50:2|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m24 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.send_leds_n_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.new_data_req_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_1_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.un1_addr_out_0_sqmuxa_2_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.addr_out_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Unbuffered I/O sb_translator_1.instr_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m25 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.reset_n_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":28:0:28:5|Unbuffered I/O spi_slave_1.clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m10_3 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_en_e which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m13 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m22 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m23 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O spi_slave_1.m95 which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Unbuffered I/O spi_slave_1.bitcnt_rxe_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":69:2:69:3|Unbuffered I/O spi_slave_1.mosi_buffer_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|Unbuffered I/O ws2812.data_e which could cause problems in P&R 
Re-levelizing using alternate method
Assigned 0 out of 1134 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 170MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 170MB)

@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 20:42:07 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.623

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.2 MHz      20.830        22.642        -1.623     inferred     Autoconstr_clkgroup_0
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -1.623  |  No paths    -      |  10.415      6.770  |  10.415      -0.906
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                           Arrival           
Instance                                     Reference                     Type              Pin          Net                   Time        Slack 
                                             Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[2]       0.796       -1.623
sb_translator_1.rgb_data_out[0]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[0]       0.796       -1.551
sb_translator_1.rgb_data_out[18]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[18]      0.796       -1.551
ws2812.rgb_counter[2]                        top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[2]        0.796       -1.520
sb_translator_1.rgb_data_out[16]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[16]      0.796       -1.478
ws2812.rgb_counter_0[3]                      top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[4]        0.796       -1.427
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[26]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[28]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[30]     0.920       -0.906
genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[18]     0.920       -0.885
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required           
Instance                             Reference                     Type         Pin     Net                 Time         Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
ws2812.data                          top|clk_sb_inferred_clock     SB_DFF       D       data                20.675       -1.623
sb_translator_1.instr_out[2]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[2]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[4]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[6]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[10]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[12]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[14]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.298
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.623

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.754      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.786      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.157      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.726      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.097      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.758      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.129      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.791      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.298      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.453 is 7.008(31.2%) logic and 15.445(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[0]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[0]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_3_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_130                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I1       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.589     6.853       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.689       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.649      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.682      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.714      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.686      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.718      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.226      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[18] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[18]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[18]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_6_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_127                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I0       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.661     6.853       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.689       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.649      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.682      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.714      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.686      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.718      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.226      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.520

    Number of logic level(s):                10
    Starting point:                          ws2812.rgb_counter[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ws2812.rgb_counter[2]               SB_DFFS     Q        Out     0.796     0.796       -         
rgb_counter[2]                      Net         -        -       1.599     -           16        
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     I2       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     O        Out     0.558     2.953       -         
rgb_data_pmux_6_i_m2_ns_1           Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     I3       In      -         4.324       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     O        Out     0.465     4.789       -         
N_127                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     I0       In      -         6.160       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     O        Out     0.661     6.822       -         
rgb_data_pmux_15_i_m2_ns_1          Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     I3       In      -         8.193       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     O        Out     0.465     8.658       -         
N_118                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     I1       In      -         10.029      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     O        Out     0.589     10.618      -         
N_110                               Net         -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4     I0       In      -         11.989      -         
ws2812.data_RNO_7                   SB_LUT4     O        Out     0.661     12.650      -         
N_6                                 Net         -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4     I0       In      -         14.021      -         
ws2812.data_RNO_4                   SB_LUT4     O        Out     0.661     14.683      -         
N_11                                Net         -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4     I0       In      -         16.054      -         
ws2812.data_RNO_1                   SB_LUT4     O        Out     0.569     16.622      -         
data_5_u_0_a2_0_0                   Net         -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4     I0       In      -         17.993      -         
ws2812.data_RNO_0                   SB_LUT4     O        Out     0.661     18.655      -         
N_140                               Net         -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4     I0       In      -         20.026      -         
ws2812.data_RNO                     SB_LUT4     O        Out     0.661     20.687      -         
data                                Net         -        -       1.507     -           1         
ws2812.data                         SB_DFF      D        In      -         22.194      -         
=================================================================================================
Total path delay (propagation time + setup) of 22.349 is 6.904(30.9%) logic and 15.445(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.478

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[16] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[16]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[16]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_3_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_130                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I1       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.589     6.780       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.151       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.617       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         9.988       -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.577      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         11.948      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.609      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         13.980      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.642      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.013      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.581      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         17.952      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.614      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         19.985      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.646      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.153      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.308 is 6.863(30.8%) logic and 15.445(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 166MB peak: 170MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         117 uses
SB_DFFER        125 uses
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         539 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 539 (84%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 539 = 539 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 170MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 20:42:07 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal miso_pin_output:CLOCKENABLE
Warning: Undriven input terminal miso_pin_output:INPUTCLK
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 1
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 5
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 10
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 6
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 6
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:30:32 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:12|mosi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:15:118:24|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:33|cs_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:36:118:45|reset_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:48:118:58|led_out_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:61:118:68|miso_out is already declared in this scope.
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:1:163:1|Expecting .
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":168:0:168:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:30:32 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:30:32 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:30:43 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:12|mosi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:15:118:24|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:33|cs_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:36:118:45|reset_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:48:118:58|led_out_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:61:118:68|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@E: CG317 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:16:130:22|Expression does not evaluate to a constant
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:30:43 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:30:43 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:31:28 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:12|mosi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:15:118:24|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:33|cs_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:36:118:45|reset_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:48:118:58|led_out_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:61:118:68|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:14:123:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:14:140:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:14:148:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:14:156:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@E: CS168 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:13:164:13|Port PACKAGEPIN does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:31:28 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:31:28 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:31:55 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:12|mosi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:15:118:24|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:33|cs_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:36:118:45|reset_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:48:118:58|led_out_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:61:118:68|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:14:123:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:14:140:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:14:148:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:14:156:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:31:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:31:55 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:31:55 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:31:56 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 21:31:56 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:31:57 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 21:31:57 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":130:3:130:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":122:3:122:17|Removing instance mosi_pin_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":155:3:155:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 21:31:59 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:31:59 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:33:16 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:12|mosi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:15:118:24|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:33|cs_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:36:118:45|reset_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:48:118:58|led_out_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:61:118:68|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:14:123:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:14:140:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:14:148:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:14:156:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:16 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:17 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:18 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 21:33:18 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:33:18 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 21:33:18 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":130:3:130:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":122:3:122:17|Removing instance mosi_pin_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":155:3:155:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 21:33:20 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:33:20 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
WS2812_Implmnt: newer file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf detected. Need to run "Import P&R Input Files"
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:33:52 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:12|mosi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:15:118:24|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:33|cs_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:36:118:45|reset_n_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:48:118:58|led_out_out is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:61:118:68|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:14:123:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:14:140:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:14:148:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:14:156:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:52 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:52 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:52 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:33:53 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 21:33:53 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:33:53 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 21:33:54 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":130:3:130:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":122:3:122:17|Removing instance mosi_pin_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":155:3:155:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 21:33:55 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:33:55 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin cs_n doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin reset_n doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin clk_spi doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin led_out doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Removing the net 'mosi_in' becasue it is not driving any logic
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	175/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	93
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	103
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	280
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	125
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	109
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	285
    PLBs                        :	42/156
    BRAMs                       :	1/14
    IOs and GBIOs               :	3/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_mosi_in
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:35:17 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":121:3:121:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:14:122:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:3:129:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:3:129:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:3:129:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:3:129:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":129:3:129:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":138:3:138:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:14:139:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":146:3:146:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:14:147:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":154:3:154:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:14:155:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":162:3:162:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":162:3:162:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":162:3:162:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":162:3:162:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":162:3:162:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":162:3:162:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:35:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:35:17 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:35:17 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:35:18 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 21:35:18 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:35:19 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 21:35:19 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":129:3:129:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":121:3:121:17|Removing instance mosi_pin_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":154:3:154:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 21:35:20 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:35:21 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:36:54 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:48|led_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":124:14:124:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":141:14:141:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":149:14:149:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":157:14:157:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Removing wire miso, as there is no assignment to it.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:36:54 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:36:54 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:36:54 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:36:56 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 21:36:56 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:36:56 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 21:36:56 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":131:3:131:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":123:3:123:17|Removing instance mosi_pin_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":156:3:156:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 21:36:58 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:36:58 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 21:37:31 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input LATCHINPUTVALUE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input CLOCKENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input INPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input OUTPUTCLK on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input OUTPUTENABLE on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input DOUT1 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Input DOUT0 on instance mosi_pin_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":124:14:124:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":141:14:141:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":149:14:149:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":157:14:157:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Removing wire miso, as there is no assignment to it.
@W: CL168 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:17|Removing instance mosi_pin_output because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|*Input miso to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":6:7:6:13|Input mosi_in is unused.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:37:31 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:37:31 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:37:31 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 21:37:33 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 21:37:33 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:37:33 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 21:37:33 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":131:3:131:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":156:3:156:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 21:37:35 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 21:37:35 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
Warning: pin cs_n doesn't exist in the design netlist.ignoring the set_io command on line 9 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin reset_n doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin clk_spi doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin miso doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
Warning: pin mosi doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf 
parse file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Removing the net 'mosi_in' becasue it is not driving any logic
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	175/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	93
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	103
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	280
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	125
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	109
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	285
    PLBs                        :	42/156
    BRAMs                       :	1/14
    IOs and GBIOs               :	3/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_mosi_in
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance ipInertedIOPad_miso_out incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	175/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	93
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	103
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	280
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	125
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	109
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	285
    PLBs                        :	42/156
    BRAMs                       :	1/14
    IOs and GBIOs               :	3/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_mosi_in
E2792: Instance ipInertedIOPad_mosi_in incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 22:35:48 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input LATCHINPUTVALUE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input CLOCKENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input INPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input OUTPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input OUTPUTENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input DOUT1 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input DOUT0 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":124:14:124:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":141:14:141:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":149:14:149:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":157:14:157:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Removing wire miso, as there is no assignment to it.
@W: CL168 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Removing instance mosi_input because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":38:8:38:15|*Input mosi_out to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|*Input miso to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":6:7:6:13|Input mosi_in is unused.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:35:48 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:35:48 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:35:48 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:35:49 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 22:35:50 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 22:35:50 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 22:35:50 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":131:3:131:13|Removing instance miso_output (in view: work.top(verilog)) of black box view:work.SB_IO_OD(verilog) because it does not drive other instances.
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance mosi_data_out[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance mosi_data_in[0] (in view: work.spi_slave(verilog)) because it does not drive other instances.
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_en (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":45:0:45:5|Removing sequential instance spi_slave_1.mosi_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Removing sequential instance spi_slave_1.miso_data_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Removing sequential instance spi_slave_1.mosi_data_in[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.data_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_tmp[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.instr_out[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.num_leds[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.state[6] (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[8\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[7\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[6\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[12\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[13\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[9\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[10\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@W: BN114 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|Removing instance genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0 (in view: work.top(verilog)) of black box view:sb_ice.SB_RAM512x8(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_sel[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[11] (in view: work.top(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.ram_we[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance sb_translator_1.cnt[6] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		     7.96ns		 172 /       151
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso which could cause problems in P&R 
@W: FX689 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Unbuffered I/O spi_slave_1.miso_e which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_561.
@N: FX1017 :|SB_GB inserted on the net N_468_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 153 clock pin(s) of sequential element(s)
0 instances converted, 153 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               153        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 153MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":156:3:156:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 22:35:52 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.389

                              Requested     Estimated     Requested     Estimated               Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack     Type         Group                
----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      48.9 MHz      20.830        20.441        0.389     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      992.017       7.983     system       system_clkgroup      
==================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      7.983  |  No paths    -      |  No paths    -      |  No paths    -    
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389  |  No paths    -      |  10.415      6.770  |  10.415      6.996
============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                Arrival          
Instance                             Reference                     Type         Pin     Net                  Time        Slack
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[2]      0.796       0.389
sb_translator_1.rgb_data_out[0]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[0]      0.796       0.461
sb_translator_1.rgb_data_out[18]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[18]     0.796       0.461
ws2812.rgb_counter[2]                top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[2]       0.796       0.492
sb_translator_1.rgb_data_out[16]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[16]     0.796       0.533
ws2812.rgb_counter_0[3]              top|clk_sb_inferred_clock     SB_DFFS      Q       rgb_counter[4]       0.796       0.585
sb_translator_1.rgb_data_out[3]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[3]      0.796       2.225
sb_translator_1.rgb_data_out[8]      top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[8]      0.796       2.246
sb_translator_1.rgb_data_out[10]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[10]     0.796       2.256
sb_translator_1.rgb_data_out[12]     top|clk_sb_inferred_clock     SB_DFFER     Q       rgb_data_out[12]     0.796       2.256
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                                     Required          
Instance                                     Reference                     Type              Pin          Net             Time         Slack
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
ws2812.data                                  top|clk_sb_inferred_clock     SB_DFF            D            data            20.675       0.389
ws2812.bit_counter_0[4]                      top|clk_sb_inferred_clock     SB_DFFS           D            N_40            20.675       6.254
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[0]     addr_out[0]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[1]     addr_out[1]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[2]     addr_out[2]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[3]     addr_out[3]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[4]     addr_out[4]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[5]     addr_out[5]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[6]     addr_out[6]     10.115       6.770
genblk1\.genblk1\[0\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RADDR[7]     addr_out[7]     10.115       6.770
============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      20.286
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.389

    Number of logic level(s):                9
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_5                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_5                   SB_LUT4      O        Out     0.661     12.754      -         
N_581                               Net          -        -       1.371     -           1         
ws2812.data_RNO_2                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_2                   SB_LUT4      O        Out     0.661     14.786      -         
data_5_0_0_o2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I1       In      -         16.157      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.589     16.747      -         
N_577                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         18.118      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     18.779      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         20.286      -         
==================================================================================================
Total path delay (propagation time + setup) of 20.441 is 6.367(31.1%) logic and 14.074(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       7.983 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                         Required          
Instance                            Reference     Type          Pin     Net          Time         Slack
                                    Clock                                                              
-------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out_esr[0]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[1]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[2]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[3]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[4]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[5]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[6]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[7]     System        SB_DFFESR     E       N_278_0      20.830       7.983
sb_translator_1.addr_out_esr[8]     System        SB_DFFESR     E       N_278_0      20.830       7.983
spi_slave_1.bitcnt_tx[4]            System        SB_DFF        D       N_82_0_i     20.675       9.123
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.847
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 7.983

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out_esr[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reset_n_input                         SB_IO_OD      DIN0     Out     0.000     0.000       -         
reset_n                               Net           -        -       6.717     -           7         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       I0       In      -         6.717       -         
sb_translator_1.state_RNIP3DU[0]      SB_LUT4       O        Out     0.661     7.378       -         
state_RNIP3DU[0]                      Net           -        -       1.371     -           2         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       I0       In      -         8.749       -         
sb_translator_1.state_RNI5TU21[7]     SB_LUT4       O        Out     0.661     9.411       -         
state_RNI5TU21[7]                     Net           -        -       1.371     -           10        
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       I2       In      -         10.782      -         
sb_translator_1.state_RNIU0C12[0]     SB_LUT4       O        Out     0.558     11.340      -         
N_278_0                               Net           -        -       1.507     -           9         
sb_translator_1.addr_out_esr[0]       SB_DFFESR     E        In      -         12.847      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.847 is 1.881(14.6%) logic and 10.966(85.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 153MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             4 uses
SB_CARRY        51 uses
SB_DFF          10 uses
SB_DFFE         34 uses
SB_DFFER        65 uses
SB_DFFESR       9 uses
SB_DFFR         22 uses
SB_DFFS         10 uses
SB_DFFSR        1 use
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        3 uses
SB_RAM512x8NR   1 use
VCC             4 uses
SB_LUT4         175 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   151 (23%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   top|clk_sb_inferred_clock: 153

@S |Mapping Summary:
Total  LUTs: 175 (27%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 175 = 175 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 153MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 22:35:52 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Removing the net 'mosi_in' becasue it is not driving any logic
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	175/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	93
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	103
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	280
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	125
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	109
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	285
    PLBs                        :	42/156
    BRAMs                       :	1/14
    IOs and GBIOs               :	3/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_mosi_in
Error during constrained IO placement
I2723: placment information file is dumped at : C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top.pcf
I2709: Tool unable to complete IOPlacement for the design
E2792: Instance ipInertedIOPad_mosi_in incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Removing the net 'mosi_in' becasue it is not driving any logic
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	175/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	93
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	103
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	280
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	125
        LUT, DFF and CARRY	:	26
    Combinational LogicCells
        Only LUT         	:	109
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	285
    PLBs                        :	42/156
    BRAMs                       :	1/14
    IOs and GBIOs               :	3/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_mosi_in
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 317.4 (sec)

Final Design Statistics
    Number of LUTs      	:	280
    Number of DFFs      	:	151
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	51
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	3
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	285
    PLBs                        :	73/156
    BRAMs                       :	1/14
    IOs and GBIOs               :	3/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	3/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OSCInst0/CLKHF | Frequency: 65.16 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 318.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_mosi_in
Total HPWL cost is 892
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_mosi_in (ICE_IO)
used logic cells: 285
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_mosi_in
Total HPWL cost is 892
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_mosi_in (ICE_IO)
used logic cells: 285
Translating sdc file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_mosi_in (ICE_IO)
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router --sdf_file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL640
Info-1409: Inferred clock at OSCInst0/CLKHF
Read device time: 3
I1209: Started routing
I1223: Total Nets : 358 
I1212: Iteration  1 :    51 unrouted : 1 seconds
I1212: Iteration  2 :    11 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at OSCInst0/CLKHF
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL640 --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency high --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 22:53:42 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:9|Redeclaration of implicit signal mosi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Redeclaration of implicit signal miso
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input LATCHINPUTVALUE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input CLOCKENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input INPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input OUTPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input OUTPUTENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input DOUT1 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input DOUT0 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":124:14:124:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":141:14:141:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":149:14:149:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":157:14:157:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:53:43 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:53:43 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:53:43 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 22:53:44 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 22:53:45 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 22:53:45 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 22:53:46 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     3.75ns		 570 /       302
Re-levelizing using alternate method
Assigned 0 out of 1145 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 170MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 170MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":156:3:156:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 22:53:49 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.623

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.2 MHz      20.830        22.642        -1.623     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      991.749       8.251      system       system_clkgroup      
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      8.251   |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  System                     |  20.830      17.806  |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -1.623  |  No paths    -      |  10.415      6.770  |  10.415      -0.906
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                           Arrival           
Instance                                     Reference                     Type              Pin          Net                   Time        Slack 
                                             Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[2]       0.796       -1.623
sb_translator_1.rgb_data_out[0]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[0]       0.796       -1.551
sb_translator_1.rgb_data_out[18]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[18]      0.796       -1.551
ws2812.rgb_counter[2]                        top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[2]        0.796       -1.520
sb_translator_1.rgb_data_out[16]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[16]      0.796       -1.478
ws2812.rgb_counter_0[3]                      top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[4]        0.796       -1.427
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[26]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[28]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[30]     0.920       -0.906
genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[18]     0.920       -0.885
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required           
Instance                             Reference                     Type         Pin     Net                 Time         Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
ws2812.data                          top|clk_sb_inferred_clock     SB_DFF       D       data                20.675       -1.623
sb_translator_1.instr_out[2]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[2]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[4]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[6]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[10]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[12]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[14]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.298
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.623

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.754      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.786      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.157      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.726      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.097      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.758      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.129      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.791      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.298      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.453 is 7.008(31.2%) logic and 15.445(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[0]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[0]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_3_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_130                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I1       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.589     6.853       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.689       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.649      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.682      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.714      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.686      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.718      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.226      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[18] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[18]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[18]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_6_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_127                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I0       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.661     6.853       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.689       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.649      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.682      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.714      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.686      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.718      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.226      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.520

    Number of logic level(s):                10
    Starting point:                          ws2812.rgb_counter[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ws2812.rgb_counter[2]               SB_DFFS     Q        Out     0.796     0.796       -         
rgb_counter[2]                      Net         -        -       1.599     -           16        
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     I2       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     O        Out     0.558     2.953       -         
rgb_data_pmux_6_i_m2_ns_1           Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     I3       In      -         4.324       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     O        Out     0.465     4.789       -         
N_127                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     I0       In      -         6.160       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     O        Out     0.661     6.822       -         
rgb_data_pmux_15_i_m2_ns_1          Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     I3       In      -         8.193       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     O        Out     0.465     8.658       -         
N_118                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     I1       In      -         10.029      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     O        Out     0.589     10.618      -         
N_110                               Net         -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4     I0       In      -         11.989      -         
ws2812.data_RNO_7                   SB_LUT4     O        Out     0.661     12.650      -         
N_6                                 Net         -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4     I0       In      -         14.021      -         
ws2812.data_RNO_4                   SB_LUT4     O        Out     0.661     14.683      -         
N_11                                Net         -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4     I0       In      -         16.054      -         
ws2812.data_RNO_1                   SB_LUT4     O        Out     0.569     16.622      -         
data_5_u_0_a2_0_0                   Net         -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4     I0       In      -         17.993      -         
ws2812.data_RNO_0                   SB_LUT4     O        Out     0.661     18.655      -         
N_140                               Net         -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4     I0       In      -         20.026      -         
ws2812.data_RNO                     SB_LUT4     O        Out     0.661     20.687      -         
data                                Net         -        -       1.507     -           1         
ws2812.data                         SB_DFF      D        In      -         22.194      -         
=================================================================================================
Total path delay (propagation time + setup) of 22.349 is 6.904(30.9%) logic and 15.445(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.478

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[16] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[16]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[16]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_3_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_130                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I1       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.589     6.780       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.151       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.617       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         9.988       -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.577      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         11.948      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.609      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         13.980      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.642      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.013      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.581      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         17.952      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.614      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         19.985      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.646      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.153      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.308 is 6.863(30.8%) logic and 15.445(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       8.251 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
mosi_input        System        SB_IO_OD     DIN0     mosi        0.000       11.862
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required          
Instance                        Reference     Type        Pin     Net                             Time         Slack
                                Clock                                                                               
--------------------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out[0]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[1]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[2]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[3]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[4]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[5]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[6]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[7]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[8]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
spi_slave_1.bitcnt_tx[4]        System        SB_DFF      D       N_81_0_i                        20.675       9.123
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.578
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.251

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
reset_n_input                           SB_IO_OD     DIN0     Out     0.000     0.000       -         
reset_n                                 Net          -        -       6.717     -           11        
sb_translator_1.state_RNI9D2D[0]        SB_LUT4      I1       In      -         6.717       -         
sb_translator_1.state_RNI9D2D[0]        SB_LUT4      O        Out     0.589     7.306       -         
addr_out_0_sqmuxa                       Net          -        -       1.371     -           16        
sb_translator_1.state_leds_RNIOK831     SB_LUT4      I1       In      -         8.677       -         
sb_translator_1.state_leds_RNIOK831     SB_LUT4      O        Out     0.558     9.235       -         
un1_addr_out_0_sqmuxa_2_0_0             Net          -        -       1.371     -           1         
sb_translator_1.state_RNI5R4VA[6]       SB_LUT4      I3       In      -         10.606      -         
sb_translator_1.state_RNI5R4VA[6]       SB_LUT4      O        Out     0.465     11.071      -         
un1_addr_out_0_sqmuxa_2_0_i             Net          -        -       1.507     -           9         
sb_translator_1.addr_out[0]             SB_DFFE      E        In      -         12.578      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.579 is 1.612(12.8%) logic and 10.966(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 170MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         117 uses
SB_DFFER        125 uses
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        5 uses
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         539 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 539 (84%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 539 = 539 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 170MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 22:53:49 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal connectivity miso_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	113
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	26
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	684
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	256
        LUT, DFF and CARRY	:	46
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	5
        LUT with CARRY   	:	65
    LogicCells                  :	689
    PLBs                        :	98/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.8 (sec)

Phase 6


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal connectivity miso_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	113
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	26
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	684
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	256
        LUT, DFF and CARRY	:	46
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	5
        LUT with CARRY   	:	65
    LogicCells                  :	689
    PLBs                        :	98/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.0 (sec)

Phase 6


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	113
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	26
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	684
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	256
        LUT, DFF and CARRY	:	46
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	5
        LUT with CARRY   	:	65
    LogicCells                  :	689
    PLBs                        :	98/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 49.5 (sec)

Final Design Statistics
    Number of LUTs      	:	684
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	689
    PLBs                        :	122/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OSCInst0/CLKHF | Frequency: 35.52 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 58.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3161
used logic cells: 689
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3161
used logic cells: 689
Translating sdc file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 3 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router --sdf_file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL640
Info-1409: Inferred clock at OSCInst0/CLKHF
Read device time: 8
I1209: Started routing
I1223: Total Nets : 938 
I1212: Iteration  1 :   140 unrouted : 2 seconds
I1212: Iteration  2 :    20 unrouted : 1 seconds
I1212: Iteration  3 :    16 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at OSCInst0/CLKHF
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL640 --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency high --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Fri Dec 03 23:21:29 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:9|Redeclaration of implicit signal mosi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Redeclaration of implicit signal miso
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal send_leds_n. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_we[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_sel[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal ram_re[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal data_out[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Feedback mux created for signal addr_out[8:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@W: CG296 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":10:10:10:12|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":14:16:14:22|Referenced variable data_in is not in sensitivity list.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@W: CG133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:12:51:12|Object i is declared but not assigned. Either assign a value or remove the declaration.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal new_data_req. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Feedback mux created for signal data. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:10:71:15|Port-width mismatch for port ram_re. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":84:7:84:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input LATCHINPUTVALUE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input CLOCKENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input INPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input OUTPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input OUTPUTENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input DOUT1 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:3:123:12|Input DOUT0 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":124:14:124:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":131:3:131:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:3:140:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":141:14:141:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:3:148:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":149:14:149:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:3:156:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":157:14:157:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":164:3:164:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":79:14:79:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":53:4:53:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":48:0:48:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 23:21:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 23:21:29 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 23:21:29 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Dec 03 23:21:30 2021

###########################################################]
Pre-mapping Report

# Fri Dec 03 23:21:31 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_re[15:0] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Dec 03 23:21:31 2021

###########################################################]
Map & Optimize Report

# Fri Dec 03 23:21:31 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":53:4:53:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":48:0:48:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 149MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     3.75ns		 570 /       302
Re-levelizing using alternate method
Assigned 0 out of 1145 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.instr_out_1_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 167MB peak: 170MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 170MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 165MB peak: 170MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":156:3:156:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Dec 03 23:21:35 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.623

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.2 MHz      20.830        22.642        -1.623     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      991.749       8.251      system       system_clkgroup      
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      8.251   |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  System                     |  20.830      17.806  |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      -1.623  |  No paths    -      |  10.415      6.770  |  10.415      -0.906
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                           Arrival           
Instance                                     Reference                     Type              Pin          Net                   Time        Slack 
                                             Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[2]       0.796       -1.623
sb_translator_1.rgb_data_out[0]              top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[0]       0.796       -1.551
sb_translator_1.rgb_data_out[18]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[18]      0.796       -1.551
ws2812.rgb_counter[2]                        top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[2]        0.796       -1.520
sb_translator_1.rgb_data_out[16]             top|clk_sb_inferred_clock     SB_DFFER          Q            rgb_data_out[16]      0.796       -1.478
ws2812.rgb_counter_0[3]                      top|clk_sb_inferred_clock     SB_DFFS           Q            rgb_counter[4]        0.796       -1.427
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[26]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[28]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[30]     0.920       -0.906
genblk1\.genblk1\[2\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[18]     0.920       -0.885
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                               Required           
Instance                             Reference                     Type         Pin     Net                 Time         Slack 
                                     Clock                                                                                     
-------------------------------------------------------------------------------------------------------------------------------
ws2812.data                          top|clk_sb_inferred_clock     SB_DFF       D       data                20.675       -1.623
sb_translator_1.instr_out[2]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.instr_out[4]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.instr_out[6]         top|clk_sb_inferred_clock     SB_DFFE      D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[2]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[4]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[6]      top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
sb_translator_1.rgb_data_tmp[10]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[2]     10.260       -0.906
sb_translator_1.rgb_data_tmp[12]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[4]     10.260       -0.906
sb_translator_1.rgb_data_tmp[14]     top|clk_sb_inferred_clock     SB_DFFER     D       data_out_0_i[6]     10.260       -0.906
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.298
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.623

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[2]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[2]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_6_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_127                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I0       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.661     6.925       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.296       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.761       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.132      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.721      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.092      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.754      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.125      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.786      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.157      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.726      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.097      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.758      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.129      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.791      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.298      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.453 is 7.008(31.2%) logic and 15.445(68.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[0] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[0]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[0]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      I0       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]     SB_LUT4      O        Out     0.661     3.056       -         
rgb_data_pmux_3_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      I3       In      -         4.427       -         
ws2812.rgb_counter_RNIKHAI1[2]      SB_LUT4      O        Out     0.465     4.893       -         
N_130                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      I1       In      -         6.263       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4      O        Out     0.589     6.853       -         
rgb_data_pmux_15_i_m2_ns_1          Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4      O        Out     0.465     8.689       -         
N_118                               Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4      O        Out     0.589     10.649      -         
N_110                               Net          -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                   SB_LUT4      O        Out     0.661     12.682      -         
N_6                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                   SB_LUT4      O        Out     0.661     14.714      -         
N_11                                Net          -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                   SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                   Net          -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                   SB_LUT4      O        Out     0.661     18.686      -         
N_140                               Net          -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                     SB_LUT4      O        Out     0.661     20.718      -         
data                                Net          -        -       1.507     -           1         
ws2812.data                         SB_DFF       D        In      -         22.226      -         
==================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.226
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.551

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[18] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[18]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[18]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_6_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNISPAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_127                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I0       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.661     6.853       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.224       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.689       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         10.060      -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.649      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         12.020      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.682      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         14.053      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.714      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.085      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.654      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         18.025      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.686      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         20.057      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.718      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.226      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.380 is 6.935(31.0%) logic and 15.445(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.520

    Number of logic level(s):                10
    Starting point:                          ws2812.rgb_counter[2] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
ws2812.rgb_counter[2]               SB_DFFS     Q        Out     0.796     0.796       -         
rgb_counter[2]                      Net         -        -       1.599     -           16        
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     I2       In      -         2.395       -         
ws2812.rgb_counter_0_RNIR82Q[3]     SB_LUT4     O        Out     0.558     2.953       -         
rgb_data_pmux_6_i_m2_ns_1           Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     I3       In      -         4.324       -         
ws2812.rgb_counter_RNISPAI1[2]      SB_LUT4     O        Out     0.465     4.789       -         
N_127                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     I0       In      -         6.160       -         
ws2812.rgb_counter_RNIVOJT3[1]      SB_LUT4     O        Out     0.661     6.822       -         
rgb_data_pmux_15_i_m2_ns_1          Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     I3       In      -         8.193       -         
ws2812.rgb_counter_RNIUIOE7[0]      SB_LUT4     O        Out     0.465     8.658       -         
N_118                               Net         -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     I1       In      -         10.029      -         
ws2812.rgb_counter_RNI0NBTB[3]      SB_LUT4     O        Out     0.589     10.618      -         
N_110                               Net         -        -       1.371     -           2         
ws2812.data_RNO_7                   SB_LUT4     I0       In      -         11.989      -         
ws2812.data_RNO_7                   SB_LUT4     O        Out     0.661     12.650      -         
N_6                                 Net         -        -       1.371     -           1         
ws2812.data_RNO_4                   SB_LUT4     I0       In      -         14.021      -         
ws2812.data_RNO_4                   SB_LUT4     O        Out     0.661     14.683      -         
N_11                                Net         -        -       1.371     -           1         
ws2812.data_RNO_1                   SB_LUT4     I0       In      -         16.054      -         
ws2812.data_RNO_1                   SB_LUT4     O        Out     0.569     16.622      -         
data_5_u_0_a2_0_0                   Net         -        -       1.371     -           1         
ws2812.data_RNO_0                   SB_LUT4     I0       In      -         17.993      -         
ws2812.data_RNO_0                   SB_LUT4     O        Out     0.661     18.655      -         
N_140                               Net         -        -       1.371     -           1         
ws2812.data_RNO                     SB_LUT4     I0       In      -         20.026      -         
ws2812.data_RNO                     SB_LUT4     O        Out     0.661     20.687      -         
data                                Net         -        -       1.507     -           1         
ws2812.data                         SB_DFF      D        In      -         22.194      -         
=================================================================================================
Total path delay (propagation time + setup) of 22.349 is 6.904(30.9%) logic and 15.445(69.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      22.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.478

    Number of logic level(s):                10
    Starting point:                          sb_translator_1.rgb_data_out[16] / Q
    Ending point:                            ws2812.data / D
    The start point is clocked by            top|clk_sb_inferred_clock [rising] on pin C
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sb_translator_1.rgb_data_out[16]     SB_DFFER     Q        Out     0.796     0.796       -         
rgb_data_out[16]                     Net          -        -       1.599     -           1         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      I1       In      -         2.395       -         
ws2812.rgb_counter_0_RNIN42Q[3]      SB_LUT4      O        Out     0.589     2.984       -         
rgb_data_pmux_3_i_m2_ns_1            Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      I3       In      -         4.355       -         
ws2812.rgb_counter_RNIKHAI1[2]       SB_LUT4      O        Out     0.465     4.820       -         
N_130                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      I1       In      -         6.191       -         
ws2812.rgb_counter_RNIVOJT3[1]       SB_LUT4      O        Out     0.589     6.780       -         
rgb_data_pmux_15_i_m2_ns_1           Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      I3       In      -         8.151       -         
ws2812.rgb_counter_RNIUIOE7[0]       SB_LUT4      O        Out     0.465     8.617       -         
N_118                                Net          -        -       1.371     -           1         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      I1       In      -         9.988       -         
ws2812.rgb_counter_RNI0NBTB[3]       SB_LUT4      O        Out     0.589     10.577      -         
N_110                                Net          -        -       1.371     -           2         
ws2812.data_RNO_7                    SB_LUT4      I0       In      -         11.948      -         
ws2812.data_RNO_7                    SB_LUT4      O        Out     0.661     12.609      -         
N_6                                  Net          -        -       1.371     -           1         
ws2812.data_RNO_4                    SB_LUT4      I0       In      -         13.980      -         
ws2812.data_RNO_4                    SB_LUT4      O        Out     0.661     14.642      -         
N_11                                 Net          -        -       1.371     -           1         
ws2812.data_RNO_1                    SB_LUT4      I0       In      -         16.013      -         
ws2812.data_RNO_1                    SB_LUT4      O        Out     0.569     16.581      -         
data_5_u_0_a2_0_0                    Net          -        -       1.371     -           1         
ws2812.data_RNO_0                    SB_LUT4      I0       In      -         17.952      -         
ws2812.data_RNO_0                    SB_LUT4      O        Out     0.661     18.614      -         
N_140                                Net          -        -       1.371     -           1         
ws2812.data_RNO                      SB_LUT4      I0       In      -         19.985      -         
ws2812.data_RNO                      SB_LUT4      O        Out     0.661     20.646      -         
data                                 Net          -        -       1.507     -           1         
ws2812.data                          SB_DFF       D        In      -         22.153      -         
===================================================================================================
Total path delay (propagation time + setup) of 22.308 is 6.863(30.8%) logic and 15.445(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       8.251 
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
mosi_input        System        SB_IO_OD     DIN0     mosi        0.000       11.862
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required          
Instance                        Reference     Type        Pin     Net                             Time         Slack
                                Clock                                                                               
--------------------------------------------------------------------------------------------------------------------
sb_translator_1.addr_out[0]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[1]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[2]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[3]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[4]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[5]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[6]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[7]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
sb_translator_1.addr_out[8]     System        SB_DFFE     E       un1_addr_out_0_sqmuxa_2_0_i     20.830       8.251
spi_slave_1.bitcnt_tx[4]        System        SB_DFF      D       N_81_0_i                        20.675       9.123
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.830

    - Propagation time:                      12.578
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.251

    Number of logic level(s):                3
    Starting point:                          reset_n_input / DIN0
    Ending point:                            sb_translator_1.addr_out[0] / E
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
reset_n_input                           SB_IO_OD     DIN0     Out     0.000     0.000       -         
reset_n                                 Net          -        -       6.717     -           11        
sb_translator_1.state_RNI9D2D[0]        SB_LUT4      I1       In      -         6.717       -         
sb_translator_1.state_RNI9D2D[0]        SB_LUT4      O        Out     0.589     7.306       -         
addr_out_0_sqmuxa                       Net          -        -       1.371     -           16        
sb_translator_1.state_leds_RNIOK831     SB_LUT4      I1       In      -         8.677       -         
sb_translator_1.state_leds_RNIOK831     SB_LUT4      O        Out     0.558     9.235       -         
un1_addr_out_0_sqmuxa_2_0_0             Net          -        -       1.371     -           1         
sb_translator_1.state_RNI5R4VA[6]       SB_LUT4      I3       In      -         10.606      -         
sb_translator_1.state_RNI5R4VA[6]       SB_LUT4      O        Out     0.465     11.071      -         
un1_addr_out_0_sqmuxa_2_0_i             Net          -        -       1.507     -           9         
sb_translator_1.addr_out[0]             SB_DFFE      E        In      -         12.578      -         
======================================================================================================
Total path delay (propagation time + setup) of 12.579 is 1.612(12.8%) logic and 10.966(87.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 166MB peak: 170MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          10 uses
SB_DFFE         117 uses
SB_DFFER        125 uses
SB_DFFR         38 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        5 uses
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         539 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 539 (84%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 539 = 539 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 170MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Fri Dec 03 23:21:35 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal connectivity miso_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level high --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level high --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - high

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	539
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	539/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	113
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	26
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	5
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	144
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	684
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	256
        LUT, DFF and CARRY	:	46
    Combinational LogicCells
        Only LUT         	:	317
        CARRY Only       	:	5
        LUT with CARRY   	:	65
    LogicCells                  :	689
    PLBs                        :	98/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1790.6 (sec)

Final Design Statistics
    Number of LUTs      	:	684
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	689
    PLBs                        :	130/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OSCInst0/CLKHF | Frequency: 39.05 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1800.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2796
used logic cells: 689
Warning: LUT cascading ignored at 12,10,2
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2796
used logic cells: 689
Warning: LUT cascading ignored at 12,10,2
Translating sdc file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router --sdf_file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL640
Info-1409: Inferred clock at OSCInst0/CLKHF
Read device time: 3
I1209: Started routing
I1223: Total Nets : 938 
I1212: Iteration  1 :   116 unrouted : 2 seconds
I1212: Iteration  2 :    30 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     3 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at OSCInst0/CLKHF
Timer run-time: 11 seconds
timer succeed.
timer succeeded.
Initializing timer and loading data ...
Timer loaded summary data. Total time 1(sec)


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL640 --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency high --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Sat Dec 04 00:15:49 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@E: CG342 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":80:5:80:10|Expecting target variable, found ram_re -- possible misspelling
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":194:0:194:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CS133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":25:16:25:35|Ignoring property ROUTE_THROUGH_FABRIC
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:9|Redeclaration of implicit signal mosi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Redeclaration of implicit signal miso
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:15:49 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:15:49 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Sat Dec 04 00:17:07 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@E: CG342 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":148:6:148:11|Expecting target variable, found ram_re -- possible misspelling
@E: CS187 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":193:0:193:8|Expecting endmodule
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CS133 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":25:16:25:35|Ignoring property ROUTE_THROUGH_FABRIC
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:9|Redeclaration of implicit signal mosi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Redeclaration of implicit signal miso
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:17:08 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:17:08 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Sat Dec 04 00:18:07 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:6:118:9|Redeclaration of implicit signal mosi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:12:118:15|Redeclaration of implicit signal miso
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:18:118:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:27:118:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:33:118:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":118:42:118:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@E: CS168 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":71:9:71:9|Port ram_re does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:18:07 2021

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:18:07 2021

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Sat Dec 04 00:18:41 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":18:14:18:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":29:24:29:31|miso_out is already declared in this scope.
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:6:117:9|Redeclaration of implicit signal mosi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:12:117:15|Redeclaration of implicit signal miso
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:18:117:24|Redeclaration of implicit signal clk_spi
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:27:117:30|Redeclaration of implicit signal cs_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:33:117:39|Redeclaration of implicit signal reset_n
@W: CG1249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":117:42:117:44|Redeclaration of implicit signal led
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":53:67:53:79|Removing redundant assignment.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":45:0:45:5|Feedback mux created for signal mosi_data_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Feedback mux created for signal instr_out[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":69:11:69:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":70:10:70:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":83:7:83:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input LATCHINPUTVALUE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input CLOCKENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input INPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input OUTPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input OUTPUTENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input DOUT1 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input DOUT0 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:14:123:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:14:140:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:14:148:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:14:156:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":78:14:78:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:4:51:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:4:51:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:18:41 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:18:41 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:18:41 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:18:43 2021

###########################################################]
Pre-mapping Report

# Sat Dec 04 00:18:43 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:18:43 2021

###########################################################]
Map & Optimize Report

# Sat Dec 04 00:18:44 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":88:0:88:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":51:4:51:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":59:0:59:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 163MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     3.75ns		 573 /       302
Re-levelizing using alternate method
Assigned 0 out of 1137 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net N_234.
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_tx_0_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net N_247_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 163MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 163MB peak: 165MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 165MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 162MB peak: 165MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 165MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":155:3:155:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 04 00:18:47 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.772

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.7 MHz      20.830        22.373        -0.772     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      994.101       5.899      system       system_clkgroup      
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      5.899   |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  System                     |  20.830      17.806  |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.389   |  No paths    -      |  10.415      6.770  |  10.415      -0.772
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                           Arrival           
Instance                                     Reference                     Type              Pin          Net                   Time        Slack 
                                             Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     demux_data_in[41]     0.920       -0.772
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     demux_data_in[43]     0.920       -0.772
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[44]     0.920       -0.772
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[45]     0.920       -0.772
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[46]     0.920       -0.772
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     demux_data_in[9]      0.920       -0.761
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     demux_data_in[11]     0.920       -0.761
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[12]     0.920       -0.761
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[13]     0.920       -0.761
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[14]     0.920       -0.761
==================================================================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                                       Required           
Instance                            Reference                     Type         Pin     Net         Time         Slack 
                                    Clock                                                                             
----------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[1]        top|clk_sb_inferred_clock     SB_DFFE      D       N_308_i     10.260       -0.772
sb_translator_1.instr_out[3]        top|clk_sb_inferred_clock     SB_DFFE      D       N_310_i     10.260       -0.772
sb_translator_1.instr_out[4]        top|clk_sb_inferred_clock     SB_DFFE      D       N_311_i     10.260       -0.772
sb_translator_1.instr_out[5]        top|clk_sb_inferred_clock     SB_DFFE      D       N_312_i     10.260       -0.772
sb_translator_1.instr_out[6]        top|clk_sb_inferred_clock     SB_DFFE      D       N_313_i     10.260       -0.772
sb_translator_1.rgb_data_tmp[1]     top|clk_sb_inferred_clock     SB_DFFER     D       N_308_i     10.260       -0.772
sb_translator_1.rgb_data_tmp[3]     top|clk_sb_inferred_clock     SB_DFFER     D       N_310_i     10.260       -0.772
sb_translator_1.rgb_data_tmp[4]     top|clk_sb_inferred_clock     SB_DFFER     D       N_311_i     10.260       -0.772
sb_translator_1.rgb_data_tmp[5]     top|clk_sb_inferred_clock     SB_DFFER     D       N_312_i     10.260       -0.772
sb_translator_1.rgb_data_tmp[6]     top|clk_sb_inferred_clock     SB_DFFER     D       N_313_i     10.260       -0.772
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.772

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.instr_out[1] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[41]                            Net               -            -       2.259     -           1         
demux.data_out_0_i_i_a3_7[1]                 SB_LUT4           I1           In      -         3.179       -         
demux.data_out_0_i_i_a3_7[1]                 SB_LUT4           O            Out     0.589     3.768       -         
N_651                                        Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_8[1]                 SB_LUT4           I0           In      -         5.139       -         
demux.data_out_0_i_i_o2_8[1]                 SB_LUT4           O            Out     0.661     5.801       -         
data_out_0_i_i_o2_8[1]                       Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_10[1]                SB_LUT4           I3           In      -         7.172       -         
demux.data_out_0_i_i_o2_10[1]                SB_LUT4           O            Out     0.465     7.637       -         
data_out_0_i_i_o2_10[1]                      Net               -            -       1.371     -           1         
demux.N_308_i                                SB_LUT4           I2           In      -         9.008       -         
demux.N_308_i                                SB_LUT4           O            Out     0.517     9.524       -         
N_308_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[1]                 SB_DFFE           D            In      -         11.031      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.186 is 3.307(29.6%) logic and 7.879(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.772

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[3]
    Ending point:                            sb_translator_1.instr_out[3] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[3]     Out     0.920     0.920       -         
demux_data_in[43]                            Net               -            -       2.259     -           1         
demux.data_out_0_i_i_a3_7[3]                 SB_LUT4           I1           In      -         3.179       -         
demux.data_out_0_i_i_a3_7[3]                 SB_LUT4           O            Out     0.589     3.768       -         
N_679                                        Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_8[3]                 SB_LUT4           I0           In      -         5.139       -         
demux.data_out_0_i_i_o2_8[3]                 SB_LUT4           O            Out     0.661     5.801       -         
data_out_0_i_i_o2_8[3]                       Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_10[3]                SB_LUT4           I3           In      -         7.172       -         
demux.data_out_0_i_i_o2_10[3]                SB_LUT4           O            Out     0.465     7.637       -         
data_out_0_i_i_o2_10[3]                      Net               -            -       1.371     -           1         
demux.N_310_i                                SB_LUT4           I2           In      -         9.008       -         
demux.N_310_i                                SB_LUT4           O            Out     0.517     9.524       -         
N_310_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[3]                 SB_DFFE           D            In      -         11.031      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.186 is 3.307(29.6%) logic and 7.879(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.772

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[4]
    Ending point:                            sb_translator_1.instr_out[4] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[4]     Out     0.920     0.920       -         
demux_data_in[44]                            Net               -            -       2.259     -           1         
demux.data_out_0_i_i_a3_7[4]                 SB_LUT4           I1           In      -         3.179       -         
demux.data_out_0_i_i_a3_7[4]                 SB_LUT4           O            Out     0.589     3.768       -         
N_693                                        Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_8[4]                 SB_LUT4           I0           In      -         5.139       -         
demux.data_out_0_i_i_o2_8[4]                 SB_LUT4           O            Out     0.661     5.801       -         
data_out_0_i_i_o2_8[4]                       Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_10[4]                SB_LUT4           I3           In      -         7.172       -         
demux.data_out_0_i_i_o2_10[4]                SB_LUT4           O            Out     0.465     7.637       -         
data_out_0_i_i_o2_10[4]                      Net               -            -       1.371     -           1         
demux.N_311_i                                SB_LUT4           I2           In      -         9.008       -         
demux.N_311_i                                SB_LUT4           O            Out     0.517     9.524       -         
N_311_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[4]                 SB_DFFE           D            In      -         11.031      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.186 is 3.307(29.6%) logic and 7.879(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.772

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[5]
    Ending point:                            sb_translator_1.instr_out[5] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[5]     Out     0.920     0.920       -         
demux_data_in[45]                            Net               -            -       2.259     -           1         
demux.data_out_0_i_i_a3_7[5]                 SB_LUT4           I1           In      -         3.179       -         
demux.data_out_0_i_i_a3_7[5]                 SB_LUT4           O            Out     0.589     3.768       -         
N_707                                        Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_8[5]                 SB_LUT4           I0           In      -         5.139       -         
demux.data_out_0_i_i_o2_8[5]                 SB_LUT4           O            Out     0.661     5.801       -         
data_out_0_i_i_o2_8[5]                       Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_10[5]                SB_LUT4           I3           In      -         7.172       -         
demux.data_out_0_i_i_o2_10[5]                SB_LUT4           O            Out     0.465     7.637       -         
data_out_0_i_i_o2_10[5]                      Net               -            -       1.371     -           1         
demux.N_312_i                                SB_LUT4           I2           In      -         9.008       -         
demux.N_312_i                                SB_LUT4           O            Out     0.517     9.524       -         
N_312_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[5]                 SB_DFFE           D            In      -         11.031      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.186 is 3.307(29.6%) logic and 7.879(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.031
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.772

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[6]
    Ending point:                            sb_translator_1.instr_out[6] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[6]     Out     0.920     0.920       -         
demux_data_in[46]                            Net               -            -       2.259     -           1         
demux.data_out_0_i_i_a3_7[6]                 SB_LUT4           I1           In      -         3.179       -         
demux.data_out_0_i_i_a3_7[6]                 SB_LUT4           O            Out     0.589     3.768       -         
N_721                                        Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_8[6]                 SB_LUT4           I0           In      -         5.139       -         
demux.data_out_0_i_i_o2_8[6]                 SB_LUT4           O            Out     0.661     5.801       -         
data_out_0_i_i_o2_8[6]                       Net               -            -       1.371     -           1         
demux.data_out_0_i_i_o2_10[6]                SB_LUT4           I3           In      -         7.172       -         
demux.data_out_0_i_i_o2_10[6]                SB_LUT4           O            Out     0.465     7.637       -         
data_out_0_i_i_o2_10[6]                      Net               -            -       1.371     -           1         
demux.N_313_i                                SB_LUT4           I2           In      -         9.008       -         
demux.N_313_i                                SB_LUT4           O            Out     0.517     9.524       -         
N_313_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[6]                 SB_DFFE           D            In      -         11.031      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.186 is 3.307(29.6%) logic and 7.879(70.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       5.899 
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       8.527 
mosi_input        System        SB_IO_OD     DIN0     mosi        0.000       11.862
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                         Required           
Instance                         Reference     Type         Pin     Net           Time         Slack 
                                 Clock                                                               
-----------------------------------------------------------------------------------------------------
spi_slave_1.miso                 System        SB_DFFSR     D       miso_0        20.675       5.899 
spi_slave_1.bitcnt_tx[0]         System        SB_DFF       D       N_77_0_i      20.675       8.527 
spi_slave_1.bitcnt_tx[1]         System        SB_DFF       D       N_78_0_i      20.675       8.527 
spi_slave_1.bitcnt_tx[2]         System        SB_DFF       D       N_79_0_i      20.675       8.527 
spi_slave_1.bitcnt_tx[4]         System        SB_DFF       D       N_81_0_i      20.675       8.527 
spi_slave_1.bitcnt_tx[3]         System        SB_DFF       D       bitcnt_tx     20.675       9.551 
spi_slave_1.mosi_rx              System        SB_DFFR      D       N_453_i       20.675       9.902 
spi_slave_1.mosi_data_out[0]     System        SB_DFFE      E       N_237_i       20.830       10.149
spi_slave_1.mosi_data_out[1]     System        SB_DFFE      E       N_237_i       20.830       10.149
spi_slave_1.mosi_data_out[2]     System        SB_DFFE      E       N_237_i       20.830       10.149
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      14.776
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.899

    Number of logic level(s):                4
    Starting point:                          cs_n_input / DIN0
    Ending point:                            spi_slave_1.miso / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
cs_n_input                            SB_IO_OD     DIN0     Out     0.000     0.000       -         
cs_n                                  Net          -        -       6.717     -           14        
spi_slave_1.bitcnt_tx_RNIBOL61[3]     SB_LUT4      I0       In      -         6.717       -         
spi_slave_1.bitcnt_tx_RNIBOL61[3]     SB_LUT4      O        Out     0.661     7.378       -         
N_966                                 Net          -        -       1.371     -           2         
spi_slave_1.miso_RNO_5                SB_LUT4      I0       In      -         8.749       -         
spi_slave_1.miso_RNO_5                SB_LUT4      O        Out     0.661     9.411       -         
m95_i_0                               Net          -        -       1.371     -           1         
spi_slave_1.miso_RNO_1                SB_LUT4      I2       In      -         10.782      -         
spi_slave_1.miso_RNO_1                SB_LUT4      O        Out     0.558     11.340      -         
m95_i_3                               Net          -        -       1.371     -           1         
spi_slave_1.miso_RNO                  SB_LUT4      I2       In      -         12.711      -         
spi_slave_1.miso_RNO                  SB_LUT4      O        Out     0.558     13.269      -         
miso_0                                Net          -        -       1.507     -           1         
spi_slave_1.miso                      SB_DFFSR     D        In      -         14.776      -         
====================================================================================================
Total path delay (propagation time + setup) of 14.931 is 2.594(17.4%) logic and 12.337(82.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 165MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 161MB peak: 165MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          7 uses
SB_DFFE         72 uses
SB_DFFER        170 uses
SB_DFFR         41 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        5 uses
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         547 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 547 (85%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 547 = 547 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 31MB peak: 165MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Dec 04 00:18:47 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal connectivity miso_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	547
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	547/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	113
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	24
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	140
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	688
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	257
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	320
        CARRY Only       	:	5
        LUT with CARRY   	:	66
    LogicCells                  :	693
    PLBs                        :	95/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 98.1 (sec)

Final Design Statistics
    Number of LUTs      	:	688
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	693
    PLBs                        :	113/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OSCInst0/CLKHF | Frequency: 34.85 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 104.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3509
used logic cells: 693
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3509
used logic cells: 693
Translating sdc file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router --sdf_file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL640
Info-1409: Inferred clock at OSCInst0/CLKHF
Read device time: 3
I1209: Started routing
I1223: Total Nets : 945 
I1212: Iteration  1 :   155 unrouted : 2 seconds
I1212: Iteration  2 :    25 unrouted : 1 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at OSCInst0/CLKHF
Timer run-time: 19 seconds
timer succeed.
timer succeeded.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "WS2812_syn.prj" -log "WS2812_Implmnt/WS2812.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of WS2812_Implmnt/WS2812.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: THOLLIS2-LT

# Sat Dec 04 00:23:03 2021

#Implementation: WS2812_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v" (library work)
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v" (library work)
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":21:14:21:23|clk_spi_in is already declared in this scope.
@W: CG921 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":32:24:32:31|miso_out is already declared in this scope.
@I::"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v" (library work)
Verilog syntax check successful!
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v changed - recompiling
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4020:7:4020:14|Synthesizing module SB_HFOSC in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":3:7:3:15|Synthesizing module spi_slave in library work.

@N: CG179 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\spi_slave.v":54:67:54:79|Removing redundant assignment.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":1:7:1:19|Synthesizing module sb_translator in library work.

@W: CL271 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Pruning unused bits 16 to 8 of instr_tmp[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\demux_8x16.v":3:7:3:16|Synthesizing module demux_8x16 in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":1:7:1:12|Synthesizing module ws2812 in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":4073:7:4073:14|Synthesizing module SB_IO_OD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Synthesizing module top in library work.

@N: CG364 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":1:7:1:9|Synthesizing module ram in library work.

@N: CL134 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ram.v":12:1:12:6|Found RAM mem, depth=512, width=8
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":72:11:72:17|Port-width mismatch for port ram_sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":73:10:73:15|Port-width mismatch for port ram_we. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":86:7:86:13|Port-width mismatch for port sel. The port definition is 16 bits, but the actual port connection bit width is 14. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input LATCHINPUTVALUE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input CLOCKENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input INPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input OUTPUTCLK on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input OUTPUTENABLE on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input DOUT1 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":122:3:122:12|Input DOUT0 on instance mosi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":123:14:123:20|An input port (port mosi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input LATCHINPUTVALUE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input CLOCKENABLE on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input INPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input OUTPUTCLK on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":130:3:130:13|Input DOUT1 on instance miso_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input LATCHINPUTVALUE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input CLOCKENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input INPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTCLK on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input OUTPUTENABLE on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT1 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":139:3:139:15|Input DOUT0 on instance clk_spi_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":140:14:140:23|An input port (port clk_spi_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input LATCHINPUTVALUE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input CLOCKENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input INPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTCLK on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input OUTPUTENABLE on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT1 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":147:3:147:12|Input DOUT0 on instance cs_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":148:14:148:20|An input port (port cs_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input LATCHINPUTVALUE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input CLOCKENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input INPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTCLK on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input OUTPUTENABLE on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT1 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":155:3:155:15|Input DOUT0 on instance reset_n_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":156:14:156:23|An input port (port reset_n_in) is the target of an assignment - please check if this is intentional
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input LATCH_INPUT_VALUE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input CLOCK_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input INPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_CLK on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input OUTPUT_ENABLE on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":163:3:163:12|Input D_OUT_1 on instance led_output is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":81:14:81:26|*Input demux_data_in[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:4:51:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\ws2812.v":51:4:51:9|Initial value is not supported on state machine state
@N: CL201 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\sb_translator.v":47:0:47:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 76MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:04 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:04 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:04 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_comp.srs changed - recompiling
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\top.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 04 00:23:05 2021

###########################################################]
Pre-mapping Report

# Sat Dec 04 00:23:06 2021

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt 
Printing clock  summary report in "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                         Requested     Requested     Clock        Clock                     Clock
Clock                         Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
System                        1.0 MHz       1000.000      system       system_clkgroup           0    
top|clk_sb_inferred_clock     48.0 MHz      20.830        inferred     Autoconstr_clkgroup_0     534  
======================================================================================================

@W: MT529 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":89:0:89:5|Found inferred clock top|clk_sb_inferred_clock which controls 534 sequential elements including spi_slave_1.bitcnt_tx[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Dec 04 00:23:06 2021

###########################################################]
Map & Optimize Report

# Sat Dec 04 00:23:07 2021

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":89:0:89:5|User-specified initial value defined for instance spi_slave_1.bitcnt_tx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":60:0:60:5|User-specified initial value defined for instance spi_slave_1.bitcnt_rx[4:0] is being ignored. 
@W: FX1039 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ws2812.v":51:4:51:9|User-specified initial value defined for instance ws2812.bit_counter[11:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[0\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[7\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[5\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[12\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[6\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[13\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[9\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[1\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[8\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[2\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[11\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[3\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[10\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\ram.v":12:1:12:6|RAM genblk1\.genblk1\[4\]\.ram_i.mem[7:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\spi_slave.v":60:0:60:5|Found counter in view:work.spi_slave(verilog) instance bitcnt_rx[4:0] 
Encoding state machine state[7:0] (in view: work.sb_translator(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_sel[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[14] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance ram_we[15] (in view: work.sb_translator(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Found counter in view:work.sb_translator(verilog) instance cnt_leds[16:0] 
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance state[2] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance state[3] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|Removing sequential instance state[4] (in view: work.sb_translator(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine state[2:0] (in view: work.ws2812(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 152MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 152MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 152MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 152MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 172MB peak: 175MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     3.75ns		 560 /       302
Re-levelizing using alternate method
Assigned 0 out of 1138 signals to level zero using alternate method
@N: FX1017 :|SB_GB inserted on the net reset_n_i.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.bitcnt_rxe_0_i.
@N: FX1017 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\sb_translator.v":47:0:47:5|SB_GB inserted on the net sb_translator_1.state[1].
@N: FX1017 :|SB_GB inserted on the net sb_translator_1.state_leds_2_sqmuxa.
@N: FX1017 :|SB_GB inserted on the net spi_slave_1.un3_mosi_data_out.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 172MB peak: 175MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 173MB peak: 175MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 330 clock pin(s) of sequential element(s)
0 instances converted, 330 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0            SB_HFOSC               330        ws2812.state[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 145MB peak: 175MB)

Writing Analyst data base C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\synwork\WS2812_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 170MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\WS2812.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 170MB peak: 175MB)

@W: MT246 :"c:\users\thollis\google drive\verilog\ws2812_non_configurable_new_mux\top.v":155:3:155:15|Blackbox SB_IO_OD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top|clk_sb_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:clk_sb"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Dec 04 00:23:11 2021
#


Top view:               top
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.937

                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------
top|clk_sb_inferred_clock     48.0 MHz      44.0 MHz      20.830        22.704        -0.937     inferred     Autoconstr_clkgroup_0
System                        1.0 MHz       1.0 MHz       1000.000      990.877       9.123      system       system_clkgroup      
===================================================================================================================================





Clock Relationships
*******************

Clocks                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                   Ending                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------
System                     top|clk_sb_inferred_clock  |  20.830      9.123   |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  System                     |  20.830      17.806  |  No paths    -      |  No paths    -      |  No paths    -     
top|clk_sb_inferred_clock  top|clk_sb_inferred_clock  |  20.830      0.285   |  No paths    -      |  10.415      6.770  |  10.415      -0.937
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|clk_sb_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                           Arrival           
Instance                                      Reference                     Type              Pin          Net                   Time        Slack 
                                              Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     demux_data_in[9]      0.920       -0.937
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     demux_data_in[43]     0.920       -0.937
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[13]     0.920       -0.937
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[1]     demux_data_in[25]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[3]     demux_data_in[27]     0.920       -0.906
genblk1\.genblk1\[3\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[5]     demux_data_in[29]     0.920       -0.906
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[0]     demux_data_in[32]     0.920       -0.834
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[2]     demux_data_in[34]     0.920       -0.834
genblk1\.genblk1\[4\]\.ram_i.mem_mem_0_0      top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[4]     demux_data_in[36]     0.920       -0.834
genblk1\.genblk1\[11\]\.ram_i.mem_mem_0_0     top|clk_sb_inferred_clock     SB_RAM512x8NR     RDATA[6]     demux_data_in[94]     0.920       -0.834
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                       Required           
Instance                             Reference                     Type         Pin     Net         Time         Slack 
                                     Clock                                                                             
-----------------------------------------------------------------------------------------------------------------------
sb_translator_1.instr_out[1]         top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
sb_translator_1.instr_out[3]         top|clk_sb_inferred_clock     SB_DFFER     D       N_421_i     10.260       -0.937
sb_translator_1.instr_out[5]         top|clk_sb_inferred_clock     SB_DFFER     D       N_419_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[1]      top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[3]      top|clk_sb_inferred_clock     SB_DFFER     D       N_421_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[5]      top|clk_sb_inferred_clock     SB_DFFER     D       N_419_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[9]      top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[11]     top|clk_sb_inferred_clock     SB_DFFER     D       N_421_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[13]     top|clk_sb_inferred_clock     SB_DFFER     D       N_419_i     10.260       -0.937
sb_translator_1.rgb_data_tmp[17]     top|clk_sb_inferred_clock     SB_DFFER     D       N_423_i     10.260       -0.937
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.instr_out[1] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[9]                             Net               -            -       2.259     -           1         
demux.N_423_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_423_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_423_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_423_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_423_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_423_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_423_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_423_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_423_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_423_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[1]                 SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0 / RDATA[3]
    Ending point:                            sb_translator_1.instr_out[3] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[5\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[3]     Out     0.920     0.920       -         
demux_data_in[43]                            Net               -            -       2.259     -           1         
demux.N_421_i_0_a3_4                         SB_LUT4           I1           In      -         3.179       -         
demux.N_421_i_0_a3_4                         SB_LUT4           O            Out     0.589     3.768       -         
N_837                                        Net               -            -       1.371     -           1         
demux.N_421_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_421_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_421_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_421_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_421_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_421_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_421_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_421_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_421_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[3]                 SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[5]
    Ending point:                            sb_translator_1.instr_out[5] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[5]     Out     0.920     0.920       -         
demux_data_in[13]                            Net               -            -       2.259     -           1         
demux.N_419_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_419_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_419_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_419_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_419_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_419_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_419_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_419_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_419_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_419_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_419_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_419_i                                      Net               -            -       1.507     -           4         
sb_translator_1.instr_out[5]                 SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.rgb_data_tmp[17] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[9]                             Net               -            -       2.259     -           1         
demux.N_423_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_423_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_423_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_423_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_423_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_423_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_423_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_423_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_423_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_423_i                                      Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[17]             SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.415
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.260

    - Propagation time:                      11.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.937

    Number of logic level(s):                4
    Starting point:                          genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0 / RDATA[1]
    Ending point:                            sb_translator_1.rgb_data_tmp[9] / D
    The start point is clocked by            top|clk_sb_inferred_clock [falling] on pin RCLKN
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                                 Pin          Pin               Arrival     No. of    
Name                                         Type              Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.genblk1\[1\]\.ram_i.mem_mem_0_0     SB_RAM512x8NR     RDATA[1]     Out     0.920     0.920       -         
demux_data_in[9]                             Net               -            -       2.259     -           1         
demux.N_423_i_0_a3_5                         SB_LUT4           I1           In      -         3.179       -         
demux.N_423_i_0_a3_5                         SB_LUT4           O            Out     0.589     3.768       -         
N_423_i_0_a3_5                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_2                         SB_LUT4           I0           In      -         5.139       -         
demux.N_423_i_0_o2_2                         SB_LUT4           O            Out     0.661     5.801       -         
N_423_i_0_o2_2                               Net               -            -       1.371     -           1         
demux.N_423_i_0_o2_10                        SB_LUT4           I1           In      -         7.172       -         
demux.N_423_i_0_o2_10                        SB_LUT4           O            Out     0.589     7.761       -         
N_423_i_0_o2_10                              Net               -            -       1.371     -           1         
demux.N_423_i_0_o2                           SB_LUT4           I2           In      -         9.132       -         
demux.N_423_i_0_o2                           SB_LUT4           O            Out     0.558     9.690       -         
N_423_i                                      Net               -            -       1.507     -           4         
sb_translator_1.rgb_data_tmp[9]              SB_DFFER          D            In      -         11.197      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.352 is 3.473(30.6%) logic and 7.879(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                  Starting                                        Arrival           
Instance          Reference     Type         Pin      Net         Time        Slack 
                  Clock                                                             
------------------------------------------------------------------------------------
cs_n_input        System        SB_IO_OD     DIN0     cs_n        0.000       9.123 
reset_n_input     System        SB_IO_OD     DIN0     reset_n     0.000       10.311
mosi_input        System        SB_IO_OD     DIN0     mosi        0.000       11.862
clk_spi_input     System        SB_IO_OD     DIN0     clk_spi     0.000       13.878
====================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                     Required           
Instance                         Reference     Type         Pin     Net                       Time         Slack 
                                 Clock                                                                           
-----------------------------------------------------------------------------------------------------------------
spi_slave_1.bitcnt_tx[4]         System        SB_DFF       D       N_79_0_i                  20.675       9.123 
spi_slave_1.bitcnt_tx[3]         System        SB_DFF       D       bitcnt_tx                 20.675       9.447 
spi_slave_1.bitcnt_tx[2]         System        SB_DFF       D       N_77_0_i                  20.675       9.523 
spi_slave_1.bitcnt_tx[1]         System        SB_DFF       D       N_76_0_i                  20.675       9.723 
spi_slave_1.bitcnt_tx[0]         System        SB_DFF       D       N_75_0_i                  20.675       9.829 
spi_slave_1.miso                 System        SB_DFFSR     D       miso_0                    20.675       9.860 
spi_slave_1.mosi_rx              System        SB_DFFR      D       bitcnt_rx_RNIPNM61[4]     20.675       9.860 
spi_slave_1.miso_data_out[0]     System        SB_DFFE      E       bitcnt_tx_0_sqmuxa        20.830       10.056
spi_slave_1.miso_data_out[1]     System        SB_DFFE      E       bitcnt_tx_0_sqmuxa        20.830       10.056
spi_slave_1.miso_data_out[2]     System        SB_DFFE      E       bitcnt_tx_0_sqmuxa        20.830       10.056
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      11.552
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 9.123

    Number of logic level(s):                6
    Starting point:                          cs_n_input / DIN0
    Ending point:                            spi_slave_1.bitcnt_tx[4] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|clk_sb_inferred_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
cs_n_input                              SB_IO_OD     DIN0     Out     0.000     0.000       -         
cs_n                                    Net          -        -       6.717     -           9         
spi_slave_1.clk_RNIFQ8K3[1]             SB_LUT4      I0       In      -         6.717       -         
spi_slave_1.clk_RNIFQ8K3[1]             SB_LUT4      O        Out     0.661     7.378       -         
bitcnt_tx10                             Net          -        -       0.905     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_0_c     SB_CARRY     CI       In      -         8.284       -         
spi_slave_1.un1_bitcnt_tx_1_cry_0_c     SB_CARRY     CO       Out     0.186     8.470       -         
un1_bitcnt_tx_1_cry_0                   Net          -        -       0.014     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_1_c     SB_CARRY     CI       In      -         8.483       -         
spi_slave_1.un1_bitcnt_tx_1_cry_1_c     SB_CARRY     CO       Out     0.186     8.669       -         
un1_bitcnt_tx_1_cry_1                   Net          -        -       0.014     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_2_c     SB_CARRY     CI       In      -         8.684       -         
spi_slave_1.un1_bitcnt_tx_1_cry_2_c     SB_CARRY     CO       Out     0.186     8.870       -         
un1_bitcnt_tx_1_cry_2                   Net          -        -       0.014     -           2         
spi_slave_1.un1_bitcnt_tx_1_cry_3_c     SB_CARRY     CI       In      -         8.883       -         
spi_slave_1.un1_bitcnt_tx_1_cry_3_c     SB_CARRY     CO       Out     0.186     9.069       -         
un1_bitcnt_tx_1_cry_3                   Net          -        -       0.386     -           1         
spi_slave_1.bitcnt_tx_RNO[4]            SB_LUT4      I1       In      -         9.456       -         
spi_slave_1.bitcnt_tx_RNO[4]            SB_LUT4      O        Out     0.589     10.045      -         
N_79_0_i                                Net          -        -       1.507     -           1         
spi_slave_1.bitcnt_tx[4]                SB_DFF       D        In      -         11.552      -         
======================================================================================================
Total path delay (propagation time + setup) of 11.707 is 2.150(18.4%) logic and 9.557(81.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 175MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40ul640swg16
Cell usage:
GND             18 uses
SB_CARRY        115 uses
SB_DFF          7 uses
SB_DFFE         24 uses
SB_DFFER        211 uses
SB_DFFR         48 uses
SB_DFFS         10 uses
SB_DFFSR        2 uses
SB_GB           5 uses
SB_HFOSC        1 use
SB_IO_OD        5 uses
SB_RAM512x8NR   14 uses
VCC             18 uses
SB_LUT4         555 uses

I/O ports: 6
I/O primitives: 1
SB_IO          1 use

I/O Register bits:                  0
Register bits not including I/Os:   302 (47%)

RAM/ROM usage summary
Block Rams : 14 of 16 (87%)

Total load per clock:
   top|clk_sb_inferred_clock: 330

@S |Mapping Summary:
Total  LUTs: 555 (86%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 555 = 555 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 31MB peak: 175MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Dec 04 00:23:11 2021

###########################################################]


Synthesis exit by 0.
Current Implementation WS2812_Implmnt its sbt path: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal connectivity miso_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	555
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	555/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	106
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	25
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	134
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	690
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	272
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	5
        LUT with CARRY   	:	81
    LogicCells                  :	695
    PLBs                        :	97/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.0 (sec)

Final Design Statistics
    Number of LUTs      	:	690
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	695
    PLBs                        :	111/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OSCInst0/CLKHF | Frequency: 38.16 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3437
used logic cells: 695
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3440
used logic cells: 695
Translating sdc file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router --sdf_file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL640
Info-1409: Inferred clock at OSCInst0/CLKHF
Read device time: 3
I1209: Started routing
I1223: Total Nets : 947 
I1212: Iteration  1 :   132 unrouted : 2 seconds
I1212: Iteration  2 :    25 unrouted : 1 seconds
I1212: Iteration  3 :    11 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at OSCInst0/CLKHF
Timer run-time: 14 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf " "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist" "-pSWG16" "-yC:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c -e --devicename iCE40UL640
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.edf...
Parsing constraint file: C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
sdc_reader OK C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/WS2812.scf
SB_RAM SB_RAM512x8NR SB_RAM40_4KNR
Stored edif netlist at C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top...
Warning: Undriven input terminal led_output:CLOCKENABLE
Warning: Undriven input terminal led_output:INPUTCLK
Warning: The terminal connectivity miso_output:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal genblk1_genblk1_13__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_4__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_2__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_8__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_10__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_12__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_6__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_0__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_1__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_5__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_7__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_11__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_3__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal genblk1_genblk1_9__ram_i.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --package SWG16 --deviceMarketName iCE40UL640 --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --package SWG16 --deviceMarketName iCE40UL640 --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
Package              - SWG16
Design database      - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
mDsnStats.mNumSBIOODs : 1
mDsnStats.mNumSBIOODs : 2
mDsnStats.mNumSBIOODs : 3
mDsnStats.mNumSBIOODs : 4
mDsnStats.mNumSBIOODs : 5
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	555
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	555/640


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	106
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	25
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	3
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	134
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	690
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	272
        LUT, DFF and CARRY	:	30
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	5
        LUT with CARRY   	:	81
    LogicCells                  :	695
    PLBs                        :	97/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.4 (sec)

Final Design Statistics
    Number of LUTs      	:	690
    Number of DFFs      	:	302
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	116
    Number of RAMs      	:	14
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	5
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	695
    PLBs                        :	113/156
    BRAMs                       :	14/14
    IOs and GBIOs               :	1/5
    PLLs                        :	0/0
    I2CFIFOs                    :	0/1
    SBIOODs                     :	5/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: OSCInst0/CLKHF | Frequency: 39.93 MHz | Target: 48.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 42.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3238
used logic cells: 695
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL640
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 3238
used logic cells: 695
Translating sdc file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\router --sdf_file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL640
Info-1409: Inferred clock at OSCInst0/CLKHF
Read device time: 3
I1209: Started routing
I1223: Total Nets : 953 
I1212: Iteration  1 :   137 unrouted : 2 seconds
I1212: Iteration  2 :    26 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 9 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\thollis\Google Drive\Verilog\WS2812_NON_CONFIGURABLE_NEW_MUX\WS2812_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1409: Inferred clock at OSCInst0/CLKHF
Timer run-time: 12 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev" --design "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL640 --package SWG16 --outdir "C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency high --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
12:56:23 AM
