$version Generated by VerilatedVcd $end
$date Fri Mar 15 12:18:41 2024 $end
$timescale 1ms $end

  $scope module Foo $end
   $var wire  1 # clock [0:0] $end
   $var wire  3 r io [2:0] $end
   $var wire  17 ' inputSum [16:0] $end
   $var wire  8 & outputSum [7:0] $end
   $var wire  1 $ reset [0:0] $end
  $upscope $end
$enddefinitions $end


#0
0#
b111 r
0$
b00000000 &
b00000000000000000 '
#1
b100 r
1#
b00000000000000010 '
b00000001 &
#2

