verilog xil_defaultlib --include "/home/jakub/apps/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/34f8/hdl" \
"../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/595b/hdl/ip/feedforward_ap_fadd_3_full_dsp_32.v" \
"../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/595b/hdl/ip/feedforward_ap_fexp_7_full_dsp_32.v" \
"../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/595b/hdl/ip/feedforward_ap_fdiv_14_no_dsp_32.v" \
"../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/595b/hdl/ip/feedforward_ap_fmul_2_max_dsp_32.v" \
"../../../../neural_network_vivado_ar.gen/sources_1/bd/design_1/ipshared/595b/hdl/ip/feedforward_ap_fcmp_0_no_dsp_32.v" \
"../../../bd/design_1/ip/design_1_feedforward_0_0/sim/design_1_feedforward_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_1/sim/design_1_blk_mem_gen_0_1.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
