Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2.1 (win64) Build 1957588 Wed Aug  9 16:32:24 MDT 2017
| Date         : Fri Dec  1 23:10:45 2017
| Host         : A205-29 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file game_top_timing_summary_routed.rpt -rpx game_top_timing_summary_routed.rpx
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.18 2017-07-26
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: display/vcount_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 67 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.554     -538.161                     77                  192        0.026        0.000                      0                  192        3.000        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0    {0.000 35.000}       70.000          14.286          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 4.696}        9.392           106.469         
  clkfbout_clk_wiz_0_1  {0.000 35.000}       70.000          14.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -7.554     -538.161                     77                  192        0.235        0.000                      0                  192        4.196        0.000                       0                    69  
  clkfbout_clk_wiz_0                                                                                                                                                     30.000        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -7.552     -538.008                     77                  192        0.235        0.000                      0                  192        4.196        0.000                       0                    69  
  clkfbout_clk_wiz_0_1                                                                                                                                                   30.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -7.554     -538.161                     77                  192        0.026        0.000                      0                  192  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -7.554     -538.161                     77                  192        0.026        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           77  Failing Endpoints,  Worst Slack       -7.554ns,  Total Violation     -538.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[0]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_153
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[10]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_143
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[11]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_142
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[12]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_141
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[13]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_140
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[14]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_139
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[15]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_138
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[16]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_137
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[17]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_136
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[18]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_135
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.176    -0.251    display/vcount[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[5]_i_1_n_0
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.807    display/clk_out1
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X79Y103        FDRE (Hold_fdre_C_D)         0.091    -0.441    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.997%)  route 0.203ns (59.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.223    display/draw_b_reg[3]_0[0]
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.060    -0.491    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.192    -0.236    display/vcount[0]
    SLICE_X81Y104        LUT2 (Prop_lut2_I1_O)        0.042    -0.194 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    display/vcount[0]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X81Y104        FDRE (Hold_fdre_C_D)         0.105    -0.463    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.946%)  route 0.194ns (51.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y103        FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[7]/Q
                         net (fo=15, routed)          0.194    -0.233    display/hcount_reg_n_0_[7]
    SLICE_X81Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[10]
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.091    -0.460    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.259%)  route 0.179ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.595    -0.569    draw_mod/clk_out1
    SLICE_X78Y101        FDSE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.179    -0.242    display/draw_b_reg[3]_0[1]
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.006    -0.523    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.318%)  route 0.216ns (53.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X77Y103        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[3]/Q
                         net (fo=10, routed)          0.216    -0.217    display/vcount[3]
    SLICE_X77Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/curr_y0[5]
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.864    -0.809    display/clk_out1
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X77Y104        FDRE (Hold_fdre_C_D)         0.092    -0.465    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.646%)  route 0.196ns (48.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.196    -0.208    display/vcount[7]
    SLICE_X81Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.163 r  display/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    display/curr_y[8]_i_1_n_0
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.806    display/clk_out1
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X81Y107        FDRE (Hold_fdre_C_D)         0.091    -0.462    display/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.533%)  route 0.222ns (51.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.222    -0.183    display/vcount[7]
    SLICE_X80Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.138 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    display/vcount[9]_i_2_n_0
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X80Y106        FDRE (Hold_fdre_C_D)         0.121    -0.447    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.214%)  route 0.288ns (60.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X75Y106        FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.288    -0.144    display/vcount[6]
    SLICE_X80Y104        LUT3 (Prop_lut3_I2_O)        0.045    -0.099 r  display/curr_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    display/curr_y[6]_i_1_n_0
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.121    -0.409    display/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.063%)  route 0.261ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.261    -0.165    display/draw_r_reg[3]_0[1]
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X81Y105        FDRE (Hold_fdre_C_D)         0.070    -0.482    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.392       7.238      DSP48_X2Y41      draw_mod/a_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         9.392       8.392      SLICE_X78Y101    draw_mod/draw_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y100    draw_mod/draw_r_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         9.392       8.392      SLICE_X81Y99     draw_mod/draw_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y100    draw_mod/draw_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y101    display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y102    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X83Y105    display/R_pix_b_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y92     display/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y92     display/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y91     display/curr_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y105    display/curr_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y104    display/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y106    display/curr_y_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y100    display/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y101    display/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y105    display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y105    display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y103    display/R_pix_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y103    display/R_pix_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y98     display/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y97     display/curr_x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           77  Failing Endpoints,  Worst Slack       -7.552ns,  Total Violation     -538.008ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[0]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_153
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[10]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_143
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[11]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_142
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[12]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_141
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[13]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_140
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[14]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_139
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[15]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_138
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[16]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_137
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[17]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_136
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    

Slack (VIOLATED) :        -7.552ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[18]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_135
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.206     8.399    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.999    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.999    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.176    -0.251    display/vcount[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[5]_i_1_n_0
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.807    display/clk_out1
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.275    -0.532    
    SLICE_X79Y103        FDRE (Hold_fdre_C_D)         0.091    -0.441    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.997%)  route 0.203ns (59.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.223    display/draw_b_reg[3]_0[0]
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.060    -0.491    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.192    -0.236    display/vcount[0]
    SLICE_X81Y104        LUT2 (Prop_lut2_I1_O)        0.042    -0.194 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    display/vcount[0]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X81Y104        FDRE (Hold_fdre_C_D)         0.105    -0.463    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.946%)  route 0.194ns (51.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y103        FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[7]/Q
                         net (fo=15, routed)          0.194    -0.233    display/hcount_reg_n_0_[7]
    SLICE_X81Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[10]
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.091    -0.460    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.259%)  route 0.179ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.595    -0.569    draw_mod/clk_out1
    SLICE_X78Y101        FDSE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.179    -0.242    display/draw_b_reg[3]_0[1]
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.275    -0.529    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.006    -0.523    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.318%)  route 0.216ns (53.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X77Y103        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[3]/Q
                         net (fo=10, routed)          0.216    -0.217    display/vcount[3]
    SLICE_X77Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/curr_y0[5]
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.864    -0.809    display/clk_out1
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X77Y104        FDRE (Hold_fdre_C_D)         0.092    -0.465    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.646%)  route 0.196ns (48.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.196    -0.208    display/vcount[7]
    SLICE_X81Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.163 r  display/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    display/curr_y[8]_i_1_n_0
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.806    display/clk_out1
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X81Y107        FDRE (Hold_fdre_C_D)         0.091    -0.462    display/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.533%)  route 0.222ns (51.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.222    -0.183    display/vcount[7]
    SLICE_X80Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.138 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    display/vcount[9]_i_2_n_0
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.568    
    SLICE_X80Y106        FDRE (Hold_fdre_C_D)         0.121    -0.447    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.214%)  route 0.288ns (60.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X75Y106        FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.288    -0.144    display/vcount[6]
    SLICE_X80Y104        LUT3 (Prop_lut3_I2_O)        0.045    -0.099 r  display/curr_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    display/curr_y[6]_i_1_n_0
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.121    -0.409    display/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.063%)  route 0.261ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.261    -0.165    display/draw_r_reg[3]_0[1]
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.253    -0.552    
    SLICE_X81Y105        FDRE (Hold_fdre_C_D)         0.070    -0.482    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.696 }
Period(ns):         9.392
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.392       7.237      BUFGCTRL_X0Y16   disp_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         9.392       7.238      DSP48_X2Y41      draw_mod/a_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.392       8.143      MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         9.392       8.392      SLICE_X78Y101    draw_mod/draw_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y100    draw_mod/draw_r_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         9.392       8.392      SLICE_X81Y99     draw_mod/draw_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X81Y100    draw_mod/draw_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y101    display/R_pix_b_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X80Y102    display/R_pix_b_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.392       8.392      SLICE_X83Y105    display/R_pix_b_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.392       203.968    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y105    display/R_pix_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X79Y92     display/curr_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X76Y92     display/curr_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X78Y91     display/curr_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y105    display/curr_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X80Y104    display/curr_y_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y106    display/curr_y_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y100    display/hcount_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y101    display/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X81Y103    display/hcount_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y105    display/R_pix_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X83Y105    display/R_pix_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_g_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_g_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y103    display/R_pix_g_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y105    display/R_pix_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X82Y103    display/R_pix_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X77Y98     display/curr_x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.696       4.196      SLICE_X75Y97     display/curr_x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { disp_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y17   disp_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y2  disp_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           77  Failing Endpoints,  Worst Slack       -7.554ns,  Total Violation     -538.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[0]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_153
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[10]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_143
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[11]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_142
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[12]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_141
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[13]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_140
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[14]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_139
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[15]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_138
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[16]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_137
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[17]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_136
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0 rise@9.392ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[18]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_135
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.176    -0.251    display/vcount[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[5]_i_1_n_0
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.807    display/clk_out1
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.208    -0.324    
    SLICE_X79Y103        FDRE (Hold_fdre_C_D)         0.091    -0.233    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.997%)  route 0.203ns (59.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.223    display/draw_b_reg[3]_0[0]
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.253    -0.551    
                         clock uncertainty            0.208    -0.343    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.060    -0.283    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.192    -0.236    display/vcount[0]
    SLICE_X81Y104        LUT2 (Prop_lut2_I1_O)        0.042    -0.194 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    display/vcount[0]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X81Y104        FDRE (Hold_fdre_C_D)         0.105    -0.255    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.946%)  route 0.194ns (51.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y103        FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[7]/Q
                         net (fo=15, routed)          0.194    -0.233    display/hcount_reg_n_0_[7]
    SLICE_X81Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[10]
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.551    
                         clock uncertainty            0.208    -0.343    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.091    -0.252    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.259%)  route 0.179ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.595    -0.569    draw_mod/clk_out1
    SLICE_X78Y101        FDSE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.179    -0.242    display/draw_b_reg[3]_0[1]
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.208    -0.321    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.006    -0.315    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.318%)  route 0.216ns (53.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X77Y103        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[3]/Q
                         net (fo=10, routed)          0.216    -0.217    display/vcount[3]
    SLICE_X77Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/curr_y0[5]
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.864    -0.809    display/clk_out1
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.208    -0.349    
    SLICE_X77Y104        FDRE (Hold_fdre_C_D)         0.092    -0.257    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.646%)  route 0.196ns (48.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.196    -0.208    display/vcount[7]
    SLICE_X81Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.163 r  display/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    display/curr_y[8]_i_1_n_0
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.806    display/clk_out1
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X81Y107        FDRE (Hold_fdre_C_D)         0.091    -0.254    display/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.533%)  route 0.222ns (51.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.222    -0.183    display/vcount[7]
    SLICE_X80Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.138 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    display/vcount[9]_i_2_n_0
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X80Y106        FDRE (Hold_fdre_C_D)         0.121    -0.239    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.214%)  route 0.288ns (60.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X75Y106        FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.288    -0.144    display/vcount[6]
    SLICE_X80Y104        LUT3 (Prop_lut3_I2_O)        0.045    -0.099 r  display/curr_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    display/curr_y[6]_i_1_n_0
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.208    -0.322    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.121    -0.201    display/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.063%)  route 0.261ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.261    -0.165    display/draw_r_reg[3]_0[1]
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X81Y105        FDRE (Hold_fdre_C_D)         0.070    -0.274    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           77  Failing Endpoints,  Worst Slack       -7.554ns,  Total Violation     -538.161ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[0]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_153
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[10]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_143
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[11]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_142
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[12]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_141
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[13]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_140
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[14]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_139
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[15]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_138
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[16]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_137
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[17]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_136
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    

Slack (VIOLATED) :        -7.554ns  (required time - arrival time)
  Source:                 display/curr_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            draw_mod/a_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.392ns  (clk_out1_clk_wiz_0_1 rise@9.392ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.383ns  (logic 9.643ns (62.686%)  route 5.740ns (37.314%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 8.045 - 9.392 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.708    -0.832    display/clk_out1
    SLICE_X80Y105        FDRE                                         r  display/curr_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_fdre_C_Q)         0.518    -0.314 r  display/curr_y_reg[0]/Q
                         net (fo=15, routed)          1.004     0.690    display/curr_y[0]
    SLICE_X78Y105        LUT6 (Prop_lut6_I1_O)        0.124     0.814 r  display/a1_i_65/O
                         net (fo=1, routed)           0.000     0.814    display/a1_i_65_n_0
    SLICE_X78Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.347 r  display/a1_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.347    display/a1_i_36_n_0
    SLICE_X78Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.670 r  display/a1_i_22/O[1]
                         net (fo=35, routed)          1.198     2.868    draw_mod/curr_y_reg[6][0]
    SLICE_X78Y102        LUT5 (Prop_lut5_I0_O)        0.306     3.174 r  draw_mod/a1_i_80/O
                         net (fo=1, routed)           0.000     3.174    draw_mod/a1_i_80_n_0
    SLICE_X78Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.554 r  draw_mod/a1_i_50/CO[3]
                         net (fo=1, routed)           0.000     3.554    draw_mod/a1_i_50_n_0
    SLICE_X78Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.877 r  draw_mod/a1_i_24/O[1]
                         net (fo=3, routed)           0.763     4.640    display/curr_y_reg[8]_0[1]
    SLICE_X77Y103        LUT4 (Prop_lut4_I1_O)        0.306     4.946 r  display/a1_i_49/O
                         net (fo=1, routed)           0.000     4.946    display/a1_i_49_n_0
    SLICE_X77Y103        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     5.403 f  display/a1_i_23/CO[1]
                         net (fo=10, routed)          0.472     5.875    display/a1_i_23_n_2
    SLICE_X77Y104        LUT3 (Prop_lut3_I0_O)        0.329     6.204 r  display/draw_r[3]_i_39/O
                         net (fo=15, routed)          0.513     6.717    display/draw_r[3]_i_39_n_0
    SLICE_X76Y103        LUT5 (Prop_lut5_I0_O)        0.124     6.841 r  display/a1_i_34/O
                         net (fo=1, routed)           0.000     6.841    display/a1_i_34_n_0
    SLICE_X76Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.419 f  display/a1_i_18/O[2]
                         net (fo=5, routed)           0.663     8.083    display/draw_mod/a3[4]
    SLICE_X75Y102        LUT6 (Prop_lut6_I0_O)        0.301     8.384 r  display/a1_i_17/O
                         net (fo=4, routed)           0.531     8.915    display/a1_i_17_n_0
    SLICE_X76Y101        LUT4 (Prop_lut4_I3_O)        0.124     9.039 r  display/a1_i_7/O
                         net (fo=1, routed)           0.000     9.039    display/a1_i_7_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.415 r  display/a1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.415    display/a1_i_2_n_0
    SLICE_X76Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.738 r  display/a1_i_1/O[1]
                         net (fo=1, routed)           0.593    10.331    draw_mod/curr_y_reg[9][9]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.218    14.549 r  draw_mod/a1/PCOUT[18]
                         net (fo=1, routed)           0.002    14.551    draw_mod/a1_n_135
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.392     9.392 r  
    E3                                                0.000     9.392 r  clk (IN)
                         net (fo=0)                   0.000     9.392    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.804 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.966    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.642 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.281    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.372 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          1.673     8.045    draw_mod/clk_out1
    DSP48_X2Y41          DSP48E1                                      r  draw_mod/a_reg/CLK
                         clock pessimism              0.560     8.605    
                         clock uncertainty           -0.208     8.397    
    DSP48_X2Y41          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400     6.997    draw_mod/a_reg
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                 -7.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.415%)  route 0.176ns (48.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.176    -0.251    display/vcount[0]
    SLICE_X79Y103        LUT6 (Prop_lut6_I1_O)        0.045    -0.206 r  display/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    display/vcount[5]_i_1_n_0
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.807    display/clk_out1
    SLICE_X79Y103        FDRE                                         r  display/vcount_reg[5]/C
                         clock pessimism              0.275    -0.532    
                         clock uncertainty            0.208    -0.324    
    SLICE_X79Y103        FDRE (Hold_fdre_C_D)         0.091    -0.233    display/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.997%)  route 0.203ns (59.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_b_reg[0]/Q
                         net (fo=1, routed)           0.203    -0.223    display/draw_b_reg[3]_0[0]
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y101        FDRE                                         r  display/R_pix_b_reg[0]/C
                         clock pessimism              0.253    -0.551    
                         clock uncertainty            0.208    -0.343    
    SLICE_X80Y101        FDRE (Hold_fdre_C_D)         0.060    -0.283    display/R_pix_b_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 display/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/vcount_reg[0]/Q
                         net (fo=12, routed)          0.192    -0.236    display/vcount[0]
    SLICE_X81Y104        LUT2 (Prop_lut2_I1_O)        0.042    -0.194 r  display/vcount[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    display/vcount[0]_i_1_n_0
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y104        FDRE                                         r  display/vcount_reg[0]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X81Y104        FDRE (Hold_fdre_C_D)         0.105    -0.255    display/vcount_reg[0]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 display/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/hcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.946%)  route 0.194ns (51.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X81Y103        FDRE                                         r  display/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display/hcount_reg[7]/Q
                         net (fo=15, routed)          0.194    -0.233    display/hcount_reg_n_0_[7]
    SLICE_X81Y101        LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  display/hcount[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.188    display/data0[10]
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X81Y101        FDRE                                         r  display/hcount_reg[10]/C
                         clock pessimism              0.253    -0.551    
                         clock uncertainty            0.208    -0.343    
    SLICE_X81Y101        FDRE (Hold_fdre_C_D)         0.091    -0.252    display/hcount_reg[10]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 draw_mod/draw_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.148ns (45.259%)  route 0.179ns (54.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.595    -0.569    draw_mod/clk_out1
    SLICE_X78Y101        FDSE                                         r  draw_mod/draw_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y101        FDSE (Prop_fdse_C_Q)         0.148    -0.421 r  draw_mod/draw_b_reg[1]/Q
                         net (fo=1, routed)           0.179    -0.242    display/draw_b_reg[3]_0[1]
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.868    -0.804    display/clk_out1
    SLICE_X80Y102        FDRE                                         r  display/R_pix_b_reg[1]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.208    -0.321    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.006    -0.315    display/R_pix_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 display/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.318%)  route 0.216ns (53.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X77Y103        FDRE                                         r  display/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[3]/Q
                         net (fo=10, routed)          0.216    -0.217    display/vcount[3]
    SLICE_X77Y104        LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  display/curr_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    display/curr_y0[5]
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.864    -0.809    display/clk_out1
    SLICE_X77Y104        FDRE                                         r  display/curr_y_reg[5]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.208    -0.349    
    SLICE_X77Y104        FDRE (Hold_fdre_C_D)         0.092    -0.257    display/curr_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.646%)  route 0.196ns (48.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.196    -0.208    display/vcount[7]
    SLICE_X81Y107        LUT5 (Prop_lut5_I3_O)        0.045    -0.163 r  display/curr_y[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    display/curr_y[8]_i_1_n_0
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.866    -0.806    display/clk_out1
    SLICE_X81Y107        FDRE                                         r  display/curr_y_reg[8]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.208    -0.345    
    SLICE_X81Y107        FDRE (Hold_fdre_C_D)         0.091    -0.254    display/curr_y_reg[8]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 display/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.533%)  route 0.222ns (51.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.596    -0.568    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  display/vcount_reg[7]/Q
                         net (fo=10, routed)          0.222    -0.183    display/vcount[7]
    SLICE_X80Y106        LUT6 (Prop_lut6_I4_O)        0.045    -0.138 r  display/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.138    display/vcount[9]_i_2_n_0
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y106        FDRE                                         r  display/vcount_reg[9]/C
                         clock pessimism              0.237    -0.568    
                         clock uncertainty            0.208    -0.360    
    SLICE_X80Y106        FDRE (Hold_fdre_C_D)         0.121    -0.239    display/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 display/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/curr_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.214%)  route 0.288ns (60.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.591    -0.573    display/clk_out1
    SLICE_X75Y106        FDRE                                         r  display/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  display/vcount_reg[6]/Q
                         net (fo=13, routed)          0.288    -0.144    display/vcount[6]
    SLICE_X80Y104        LUT3 (Prop_lut3_I2_O)        0.045    -0.099 r  display/curr_y[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    display/curr_y[6]_i_1_n_0
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X80Y104        FDRE                                         r  display/curr_y_reg[6]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.208    -0.322    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.121    -0.201    display/curr_y_reg[6]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 draw_mod/draw_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.696ns period=9.392ns})
  Destination:            display/R_pix_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.696ns period=9.392ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.063%)  route 0.261ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.597    -0.567    draw_mod/clk_out1
    SLICE_X81Y100        FDRE                                         r  draw_mod/draw_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  draw_mod/draw_r_reg[1]/Q
                         net (fo=1, routed)           0.261    -0.165    display/draw_r_reg[3]_0[1]
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    disp_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  disp_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    disp_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  disp_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    disp_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  disp_clk/inst/clkout1_buf/O
                         net (fo=67, routed)          0.867    -0.805    display/clk_out1
    SLICE_X81Y105        FDRE                                         r  display/R_pix_r_reg[1]/C
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.208    -0.344    
    SLICE_X81Y105        FDRE (Hold_fdre_C_D)         0.070    -0.274    display/R_pix_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.109    





