#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3074_1.in[1] (.names)                                                                                                            0.476     8.832
new_n3074_1.out[0] (.names)                                                                                                           0.235     9.067
new_n3091.in[4] (.names)                                                                                                              0.466     9.533
new_n3091.out[0] (.names)                                                                                                             0.261     9.794
new_n3129_1.in[1] (.names)                                                                                                            0.331    10.125
new_n3129_1.out[0] (.names)                                                                                                           0.261    10.386
new_n3158_1.in[2] (.names)                                                                                                            0.472    10.859
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.094
new_n3172.in[0] (.names)                                                                                                              0.451    11.544
new_n3172.out[0] (.names)                                                                                                             0.235    11.779
new_n3187.in[0] (.names)                                                                                                              0.455    12.234
new_n3187.out[0] (.names)                                                                                                             0.261    12.495
new_n3199_1.in[0] (.names)                                                                                                            0.423    12.918
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.153
new_n3219_1.in[1] (.names)                                                                                                            0.469    13.622
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.883
new_n3210.in[2] (.names)                                                                                                              0.618    14.501
new_n3210.out[0] (.names)                                                                                                             0.261    14.762
n433.in[3] (.names)                                                                                                                   0.100    14.862
n433.out[0] (.names)                                                                                                                  0.235    15.097
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    15.097
data arrival time                                                                                                                              15.097

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -15.097
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -15.121


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3074_1.in[1] (.names)                                                                                                            0.476     8.832
new_n3074_1.out[0] (.names)                                                                                                           0.235     9.067
new_n3091.in[4] (.names)                                                                                                              0.466     9.533
new_n3091.out[0] (.names)                                                                                                             0.261     9.794
new_n3129_1.in[1] (.names)                                                                                                            0.331    10.125
new_n3129_1.out[0] (.names)                                                                                                           0.261    10.386
new_n3158_1.in[2] (.names)                                                                                                            0.472    10.859
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.094
new_n3172.in[0] (.names)                                                                                                              0.451    11.544
new_n3172.out[0] (.names)                                                                                                             0.235    11.779
new_n3187.in[0] (.names)                                                                                                              0.455    12.234
new_n3187.out[0] (.names)                                                                                                             0.261    12.495
new_n3199_1.in[0] (.names)                                                                                                            0.423    12.918
new_n3199_1.out[0] (.names)                                                                                                           0.235    13.153
new_n3219_1.in[1] (.names)                                                                                                            0.469    13.622
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.883
new_n3221.in[1] (.names)                                                                                                              0.336    14.219
new_n3221.out[0] (.names)                                                                                                             0.261    14.480
n438.in[4] (.names)                                                                                                                   0.100    14.580
n438.out[0] (.names)                                                                                                                  0.261    14.841
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.841
data arrival time                                                                                                                              14.841

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.841
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.864


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3074_1.in[1] (.names)                                                                                                            0.476     8.832
new_n3074_1.out[0] (.names)                                                                                                           0.235     9.067
new_n3091.in[4] (.names)                                                                                                              0.466     9.533
new_n3091.out[0] (.names)                                                                                                             0.261     9.794
new_n3129_1.in[1] (.names)                                                                                                            0.331    10.125
new_n3129_1.out[0] (.names)                                                                                                           0.261    10.386
new_n3158_1.in[2] (.names)                                                                                                            0.472    10.859
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.094
new_n3172.in[0] (.names)                                                                                                              0.451    11.544
new_n3172.out[0] (.names)                                                                                                             0.235    11.779
new_n3187.in[0] (.names)                                                                                                              0.455    12.234
new_n3187.out[0] (.names)                                                                                                             0.261    12.495
new_n3186.in[0] (.names)                                                                                                              0.470    12.965
new_n3186.out[0] (.names)                                                                                                             0.235    13.200
new_n3198_1.in[0] (.names)                                                                                                            0.100    13.300
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.535
new_n3197.in[2] (.names)                                                                                                              0.100    13.635
new_n3197.out[0] (.names)                                                                                                             0.261    13.896
n428.in[3] (.names)                                                                                                                   0.100    13.996
n428.out[0] (.names)                                                                                                                  0.235    14.231
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.231
data arrival time                                                                                                                              14.231

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.231
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.255


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3094_1.in[0] (.names)                                                                                                            0.476     8.832
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.093
new_n3128_1.in[2] (.names)                                                                                                            0.478     9.571
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.832
new_n3136.in[1] (.names)                                                                                                              0.451    10.283
new_n3136.out[0] (.names)                                                                                                             0.235    10.518
new_n3156.in[0] (.names)                                                                                                              0.477    10.995
new_n3156.out[0] (.names)                                                                                                             0.261    11.256
new_n3155.in[5] (.names)                                                                                                              0.468    11.724
new_n3155.out[0] (.names)                                                                                                             0.261    11.985
new_n3171.in[1] (.names)                                                                                                              0.473    12.458
new_n3171.out[0] (.names)                                                                                                             0.235    12.693
new_n3170.in[0] (.names)                                                                                                              0.100    12.793
new_n3170.out[0] (.names)                                                                                                             0.235    13.028
new_n3168_1.in[4] (.names)                                                                                                            0.334    13.362
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.597
n418.in[2] (.names)                                                                                                                   0.100    13.697
n418.out[0] (.names)                                                                                                                  0.235    13.932
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.932
data arrival time                                                                                                                              13.932

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.932
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.955


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3074_1.in[1] (.names)                                                                                                            0.476     8.832
new_n3074_1.out[0] (.names)                                                                                                           0.235     9.067
new_n3091.in[4] (.names)                                                                                                              0.466     9.533
new_n3091.out[0] (.names)                                                                                                             0.261     9.794
new_n3129_1.in[1] (.names)                                                                                                            0.331    10.125
new_n3129_1.out[0] (.names)                                                                                                           0.261    10.386
new_n3158_1.in[2] (.names)                                                                                                            0.472    10.859
new_n3158_1.out[0] (.names)                                                                                                           0.235    11.094
new_n3172.in[0] (.names)                                                                                                              0.451    11.544
new_n3172.out[0] (.names)                                                                                                             0.235    11.779
new_n3187.in[0] (.names)                                                                                                              0.455    12.234
new_n3187.out[0] (.names)                                                                                                             0.261    12.495
new_n3186.in[0] (.names)                                                                                                              0.470    12.965
new_n3186.out[0] (.names)                                                                                                             0.235    13.200
new_n3184_1.in[2] (.names)                                                                                                            0.100    13.300
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.535
n423.in[4] (.names)                                                                                                                   0.100    13.635
n423.out[0] (.names)                                                                                                                  0.261    13.896
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.896
data arrival time                                                                                                                              13.896

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.896
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.920


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3094_1.in[0] (.names)                                                                                                            0.476     8.832
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.093
new_n3107.in[1] (.names)                                                                                                              0.485     9.578
new_n3107.out[0] (.names)                                                                                                             0.235     9.813
new_n3103_1.in[1] (.names)                                                                                                            0.337    10.150
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.385
new_n3102.in[1] (.names)                                                                                                              0.334    10.718
new_n3102.out[0] (.names)                                                                                                             0.235    10.953
new_n3133_1.in[0] (.names)                                                                                                            0.481    11.434
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.669
new_n3132.in[1] (.names)                                                                                                              0.478    12.147
new_n3132.out[0] (.names)                                                                                                             0.235    12.382
new_n3152.in[1] (.names)                                                                                                              0.100    12.482
new_n3152.out[0] (.names)                                                                                                             0.235    12.717
new_n3151.in[0] (.names)                                                                                                              0.100    12.817
new_n3151.out[0] (.names)                                                                                                             0.235    13.052
new_n3150.in[3] (.names)                                                                                                              0.100    13.152
new_n3150.out[0] (.names)                                                                                                             0.235    13.387
n413.in[2] (.names)                                                                                                                   0.100    13.487
n413.out[0] (.names)                                                                                                                  0.235    13.722
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.722
data arrival time                                                                                                                              13.722

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.722
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.746


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n3020.in[0] (.names)                                                                                                              0.466     7.498
new_n3020.out[0] (.names)                                                                                                             0.261     7.759
new_n3048_1.in[1] (.names)                                                                                                            0.337     8.096
new_n3048_1.out[0] (.names)                                                                                                           0.261     8.357
new_n3094_1.in[0] (.names)                                                                                                            0.476     8.832
new_n3094_1.out[0] (.names)                                                                                                           0.261     9.093
new_n3107.in[1] (.names)                                                                                                              0.485     9.578
new_n3107.out[0] (.names)                                                                                                             0.235     9.813
new_n3103_1.in[1] (.names)                                                                                                            0.337    10.150
new_n3103_1.out[0] (.names)                                                                                                           0.235    10.385
new_n3102.in[1] (.names)                                                                                                              0.334    10.718
new_n3102.out[0] (.names)                                                                                                             0.235    10.953
new_n3133_1.in[0] (.names)                                                                                                            0.481    11.434
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.669
new_n3148_1.in[1] (.names)                                                                                                            0.478    12.147
new_n3148_1.out[0] (.names)                                                                                                           0.235    12.382
new_n3131.in[4] (.names)                                                                                                              0.334    12.716
new_n3131.out[0] (.names)                                                                                                             0.235    12.951
n408.in[3] (.names)                                                                                                                   0.481    13.432
n408.out[0] (.names)                                                                                                                  0.235    13.667
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.667
data arrival time                                                                                                                              13.667

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.667
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.691


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n3015.in[1] (.names)                                                                                                              0.473     8.206
new_n3015.out[0] (.names)                                                                                                             0.261     8.467
new_n3014_1.in[2] (.names)                                                                                                            0.475     8.942
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.177
new_n3050.in[2] (.names)                                                                                                              0.472     9.649
new_n3050.out[0] (.names)                                                                                                             0.261     9.910
new_n3072.in[2] (.names)                                                                                                              0.337    10.247
new_n3072.out[0] (.names)                                                                                                             0.261    10.508
new_n3089_1.in[0] (.names)                                                                                                            0.476    10.984
new_n3089_1.out[0] (.names)                                                                                                           0.235    11.219
new_n3100.in[0] (.names)                                                                                                              0.100    11.319
new_n3100.out[0] (.names)                                                                                                             0.235    11.554
new_n3118_1.in[0] (.names)                                                                                                            0.485    12.038
new_n3118_1.out[0] (.names)                                                                                                           0.235    12.273
new_n3117.in[2] (.names)                                                                                                              0.100    12.373
new_n3117.out[0] (.names)                                                                                                             0.261    12.634
n403.in[3] (.names)                                                                                                                   0.100    12.734
n403.out[0] (.names)                                                                                                                  0.235    12.969
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.969
data arrival time                                                                                                                              12.969

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.969
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.993


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n3015.in[1] (.names)                                                                                                              0.473     8.206
new_n3015.out[0] (.names)                                                                                                             0.261     8.467
new_n3014_1.in[2] (.names)                                                                                                            0.475     8.942
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.177
new_n3050.in[2] (.names)                                                                                                              0.472     9.649
new_n3050.out[0] (.names)                                                                                                             0.261     9.910
new_n3072.in[2] (.names)                                                                                                              0.337    10.247
new_n3072.out[0] (.names)                                                                                                             0.261    10.508
new_n3071.in[0] (.names)                                                                                                              0.476    10.984
new_n3071.out[0] (.names)                                                                                                             0.235    11.219
new_n3069_1.in[4] (.names)                                                                                                            0.478    11.697
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.932
n388.in[2] (.names)                                                                                                                   0.595    12.527
n388.out[0] (.names)                                                                                                                  0.235    12.762
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.762
data arrival time                                                                                                                              12.762

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.762
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.785


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n3015.in[1] (.names)                                                                                                              0.473     8.206
new_n3015.out[0] (.names)                                                                                                             0.261     8.467
new_n3014_1.in[2] (.names)                                                                                                            0.475     8.942
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.177
new_n3050.in[2] (.names)                                                                                                              0.472     9.649
new_n3050.out[0] (.names)                                                                                                             0.261     9.910
new_n3072.in[2] (.names)                                                                                                              0.337    10.247
new_n3072.out[0] (.names)                                                                                                             0.261    10.508
new_n3112.in[0] (.names)                                                                                                              0.476    10.984
new_n3112.out[0] (.names)                                                                                                             0.235    11.219
new_n3101.in[2] (.names)                                                                                                              0.330    11.549
new_n3101.out[0] (.names)                                                                                                             0.235    11.784
new_n3099_1.in[2] (.names)                                                                                                            0.340    12.124
new_n3099_1.out[0] (.names)                                                                                                           0.235    12.359
n398.in[4] (.names)                                                                                                                   0.100    12.459
n398.out[0] (.names)                                                                                                                  0.261    12.720
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.720
data arrival time                                                                                                                              12.720

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.720
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.744


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n3015.in[1] (.names)                                                                                                              0.473     8.206
new_n3015.out[0] (.names)                                                                                                             0.261     8.467
new_n3014_1.in[2] (.names)                                                                                                            0.475     8.942
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.177
new_n3050.in[2] (.names)                                                                                                              0.472     9.649
new_n3050.out[0] (.names)                                                                                                             0.261     9.910
new_n3072.in[2] (.names)                                                                                                              0.337    10.247
new_n3072.out[0] (.names)                                                                                                             0.261    10.508
new_n3071.in[0] (.names)                                                                                                              0.476    10.984
new_n3071.out[0] (.names)                                                                                                             0.235    11.219
new_n3087.in[2] (.names)                                                                                                              0.481    11.700
new_n3087.out[0] (.names)                                                                                                             0.235    11.935
new_n3086.in[2] (.names)                                                                                                              0.100    12.035
new_n3086.out[0] (.names)                                                                                                             0.261    12.296
n393.in[3] (.names)                                                                                                                   0.100    12.396
n393.out[0] (.names)                                                                                                                  0.235    12.631
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    12.631
data arrival time                                                                                                                              12.631

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.631
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.655


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n3015.in[1] (.names)                                                                                                              0.473     8.206
new_n3015.out[0] (.names)                                                                                                             0.261     8.467
new_n3014_1.in[2] (.names)                                                                                                            0.475     8.942
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.177
new_n3050.in[2] (.names)                                                                                                              0.472     9.649
new_n3050.out[0] (.names)                                                                                                             0.261     9.910
new_n3049_1.in[0] (.names)                                                                                                            0.337    10.247
new_n3049_1.out[0] (.names)                                                                                                           0.235    10.482
new_n3055.in[0] (.names)                                                                                                              0.100    10.582
new_n3055.out[0] (.names)                                                                                                             0.235    10.817
new_n3054_1.in[4] (.names)                                                                                                            0.482    11.299
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.534
n383.in[2] (.names)                                                                                                                   0.100    11.634
n383.out[0] (.names)                                                                                                                  0.235    11.869
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.869
data arrival time                                                                                                                              11.869

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.869
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.893


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.365
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.626
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.109
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.344
new_n3007.in[0] (.names)                                                                                                              0.475     8.818
new_n3007.out[0] (.names)                                                                                                             0.235     9.053
new_n3027.in[4] (.names)                                                                                                              0.476     9.529
new_n3027.out[0] (.names)                                                                                                             0.261     9.790
new_n3040.in[0] (.names)                                                                                                              0.336    10.126
new_n3040.out[0] (.names)                                                                                                             0.235    10.361
new_n3038_1.in[2] (.names)                                                                                                            0.332    10.693
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.928
new_n3037.in[1] (.names)                                                                                                              0.100    11.028
new_n3037.out[0] (.names)                                                                                                             0.261    11.289
n378.in[2] (.names)                                                                                                                   0.100    11.389
n378.out[0] (.names)                                                                                                                  0.235    11.624
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.624
data arrival time                                                                                                                              11.624

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.624
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.648


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n3015.in[1] (.names)                                                                                                              0.473     8.206
new_n3015.out[0] (.names)                                                                                                             0.261     8.467
new_n3014_1.in[2] (.names)                                                                                                            0.475     8.942
new_n3014_1.out[0] (.names)                                                                                                           0.235     9.177
new_n3013_1.in[0] (.names)                                                                                                            0.100     9.277
new_n3013_1.out[0] (.names)                                                                                                           0.235     9.512
new_n3026.in[4] (.names)                                                                                                              0.331     9.843
new_n3026.out[0] (.names)                                                                                                             0.261    10.104
new_n3025.in[2] (.names)                                                                                                              0.336    10.440
new_n3025.out[0] (.names)                                                                                                             0.261    10.701
n373.in[3] (.names)                                                                                                                   0.100    10.801
n373.out[0] (.names)                                                                                                                  0.235    11.036
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    11.036
data arrival time                                                                                                                              11.036

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.036
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.059


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.365
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.626
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.109
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.344
new_n2997.in[1] (.names)                                                                                                              0.475     8.818
new_n2997.out[0] (.names)                                                                                                             0.235     9.053
new_n2996.in[0] (.names)                                                                                                              0.100     9.153
new_n2996.out[0] (.names)                                                                                                             0.235     9.388
new_n3012.in[0] (.names)                                                                                                              0.337     9.725
new_n3012.out[0] (.names)                                                                                                             0.235     9.960
new_n3011.in[1] (.names)                                                                                                              0.100    10.060
new_n3011.out[0] (.names)                                                                                                             0.261    10.321
n368.in[2] (.names)                                                                                                                   0.100    10.421
n368.out[0] (.names)                                                                                                                  0.235    10.656
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.656
data arrival time                                                                                                                              10.656

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.656
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.680


#Path 16
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4119_1.in[0] (.names)                                                               0.100     7.867
new_n4119_1.out[0] (.names)                                                              0.261     8.128
new_n4127.in[2] (.names)                                                                 0.100     8.228
new_n4127.out[0] (.names)                                                                0.261     8.489
new_n4129_1.in[0] (.names)                                                               0.336     8.825
new_n4129_1.out[0] (.names)                                                              0.261     9.086
n3568.in[4] (.names)                                                                     1.068    10.153
n3568.out[0] (.names)                                                                    0.261    10.414
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000    10.414
data arrival time                                                                                 10.414

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.414
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.438


#Path 17
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2999_1.in[1] (.names)                                                                                                            0.334     7.365
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.626
new_n2998_1.in[0] (.names)                                                                                                            0.482     8.109
new_n2998_1.out[0] (.names)                                                                                                           0.235     8.344
new_n2997.in[1] (.names)                                                                                                              0.475     8.818
new_n2997.out[0] (.names)                                                                                                             0.235     9.053
new_n2996.in[0] (.names)                                                                                                              0.100     9.153
new_n2996.out[0] (.names)                                                                                                             0.235     9.388
new_n2995.in[4] (.names)                                                                                                              0.337     9.725
new_n2995.out[0] (.names)                                                                                                             0.261     9.986
n363.in[3] (.names)                                                                                                                   0.100    10.086
n363.out[0] (.names)                                                                                                                  0.235    10.321
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000    10.321
data arrival time                                                                                                                              10.321

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.321
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.345


#Path 18
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3373_1.in[0] (.names)                                                               0.483     8.392
new_n3373_1.out[0] (.names)                                                              0.235     8.627
new_n3378_1.in[0] (.names)                                                               0.100     8.727
new_n3378_1.out[0] (.names)                                                              0.235     8.962
new_n3377.in[1] (.names)                                                                 0.100     9.062
new_n3377.out[0] (.names)                                                                0.235     9.297
n711.in[2] (.names)                                                                      0.617     9.914
n711.out[0] (.names)                                                                     0.235    10.149
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.149
data arrival time                                                                                 10.149

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.149
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.172


#Path 19
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2911.in[0] (.names)                                                                                                              0.476     4.435
new_n2911.out[0] (.names)                                                                                                             0.261     4.696
new_n2939_1.in[3] (.names)                                                                                                            0.623     5.319
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.580
new_n2954_1.in[0] (.names)                                                                                                            0.480     6.060
new_n2954_1.out[0] (.names)                                                                                                           0.235     6.295
new_n2973_1.in[4] (.names)                                                                                                            0.476     6.771
new_n2973_1.out[0] (.names)                                                                                                           0.261     7.032
new_n2981.in[1] (.names)                                                                                                              0.466     7.498
new_n2981.out[0] (.names)                                                                                                             0.235     7.733
new_n2980.in[1] (.names)                                                                                                              0.100     7.833
new_n2980.out[0] (.names)                                                                                                             0.235     8.068
new_n2979_1.in[0] (.names)                                                                                                            0.100     8.168
new_n2979_1.out[0] (.names)                                                                                                           0.235     8.403
new_n2977.in[4] (.names)                                                                                                              0.477     8.880
new_n2977.out[0] (.names)                                                                                                             0.261     9.141
n358.in[2] (.names)                                                                                                                   0.616     9.756
n358.out[0] (.names)                                                                                                                  0.235     9.991
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000     9.991
data arrival time                                                                                                                               9.991

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.991
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.015


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4119_1.in[0] (.names)                                                               0.100     7.867
new_n4119_1.out[0] (.names)                                                              0.261     8.128
new_n4127.in[2] (.names)                                                                 0.100     8.228
new_n4127.out[0] (.names)                                                                0.261     8.489
new_n4132.in[0] (.names)                                                                 0.100     8.589
new_n4132.out[0] (.names)                                                                0.235     8.824
new_n4131.in[2] (.names)                                                                 0.100     8.924
new_n4131.out[0] (.names)                                                                0.261     9.185
n3573.in[3] (.names)                                                                     0.567     9.752
n3573.out[0] (.names)                                                                    0.235     9.987
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.987
data arrival time                                                                                  9.987

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.987
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.011


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4112.in[0] (.names)                                                                 0.480     8.247
new_n4112.out[0] (.names)                                                                0.235     8.482
new_n4115.in[0] (.names)                                                                 0.483     8.966
new_n4115.out[0] (.names)                                                                0.235     9.201
new_n4114_1.in[1] (.names)                                                               0.100     9.301
new_n4114_1.out[0] (.names)                                                              0.235     9.536
n3548.in[2] (.names)                                                                     0.100     9.636
n3548.out[0] (.names)                                                                    0.235     9.871
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.871
data arrival time                                                                                  9.871

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.871
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.894


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4245.in[0] (.names)                                                                 0.469     8.186
new_n4245.out[0] (.names)                                                                0.261     8.447
new_n4250.in[0] (.names)                                                                 0.100     8.547
new_n4250.out[0] (.names)                                                                0.261     8.808
new_n4249_1.in[3] (.names)                                                               0.100     8.908
new_n4249_1.out[0] (.names)                                                              0.261     9.169
n3878.in[2] (.names)                                                                     0.409     9.578
n3878.out[0] (.names)                                                                    0.235     9.813
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.813
data arrival time                                                                                  9.813

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.813
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.836


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3373_1.in[0] (.names)                                                               0.483     8.392
new_n3373_1.out[0] (.names)                                                              0.235     8.627
new_n3381.in[0] (.names)                                                                 0.100     8.727
new_n3381.out[0] (.names)                                                                0.261     8.988
new_n3388_1.in[2] (.names)                                                               0.100     9.088
new_n3388_1.out[0] (.names)                                                              0.261     9.349
n726.in[1] (.names)                                                                      0.100     9.449
n726.out[0] (.names)                                                                     0.261     9.710
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.710
data arrival time                                                                                  9.710

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.710
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.734


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3373_1.in[0] (.names)                                                               0.483     8.392
new_n3373_1.out[0] (.names)                                                              0.235     8.627
new_n3381.in[0] (.names)                                                                 0.100     8.727
new_n3381.out[0] (.names)                                                                0.261     8.988
new_n3385.in[0] (.names)                                                                 0.100     9.088
new_n3385.out[0] (.names)                                                                0.261     9.349
n721.in[3] (.names)                                                                      0.100     9.449
n721.out[0] (.names)                                                                     0.261     9.710
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.710
data arrival time                                                                                  9.710

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.710
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.734


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3373_1.in[0] (.names)                                                               0.483     8.392
new_n3373_1.out[0] (.names)                                                              0.235     8.627
new_n3381.in[0] (.names)                                                                 0.100     8.727
new_n3381.out[0] (.names)                                                                0.261     8.988
new_n3380.in[0] (.names)                                                                 0.100     9.088
new_n3380.out[0] (.names)                                                                0.235     9.323
n716.in[4] (.names)                                                                      0.100     9.423
n716.out[0] (.names)                                                                     0.261     9.684
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.684
data arrival time                                                                                  9.684

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.684
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.708


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3373_1.in[0] (.names)                                                               0.483     8.392
new_n3373_1.out[0] (.names)                                                              0.235     8.627
new_n3375.in[0] (.names)                                                                 0.337     8.964
new_n3375.out[0] (.names)                                                                0.261     9.225
n706.in[4] (.names)                                                                      0.100     9.325
n706.out[0] (.names)                                                                     0.261     9.586
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.586
data arrival time                                                                                  9.586

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.586
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.610


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3373_1.in[0] (.names)                                                               0.483     8.392
new_n3373_1.out[0] (.names)                                                              0.235     8.627
new_n3372.in[1] (.names)                                                                 0.337     8.964
new_n3372.out[0] (.names)                                                                0.235     9.199
n701.in[2] (.names)                                                                      0.100     9.299
n701.out[0] (.names)                                                                     0.235     9.534
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.534
data arrival time                                                                                  9.534

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.534
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.558


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4245.in[0] (.names)                                                                 0.469     8.186
new_n4245.out[0] (.names)                                                                0.261     8.447
new_n4253_1.in[2] (.names)                                                               0.100     8.547
new_n4253_1.out[0] (.names)                                                              0.261     8.808
new_n4255.in[0] (.names)                                                                 0.100     8.908
new_n4255.out[0] (.names)                                                                0.261     9.169
n3888.in[4] (.names)                                                                     0.100     9.269
n3888.out[0] (.names)                                                                    0.261     9.530
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.530
data arrival time                                                                                  9.530

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.530
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.554


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4245.in[0] (.names)                                                                 0.469     8.186
new_n4245.out[0] (.names)                                                                0.261     8.447
new_n4253_1.in[2] (.names)                                                               0.100     8.547
new_n4253_1.out[0] (.names)                                                              0.261     8.808
new_n4257.in[0] (.names)                                                                 0.100     8.908
new_n4257.out[0] (.names)                                                                0.235     9.143
n3893.in[1] (.names)                                                                     0.100     9.243
n3893.out[0] (.names)                                                                    0.261     9.504
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.504
data arrival time                                                                                  9.504

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.504
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.528


#Path 30
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4245.in[0] (.names)                                                                 0.469     8.186
new_n4245.out[0] (.names)                                                                0.261     8.447
new_n4253_1.in[2] (.names)                                                               0.100     8.547
new_n4253_1.out[0] (.names)                                                              0.261     8.808
new_n4252.in[1] (.names)                                                                 0.100     8.908
new_n4252.out[0] (.names)                                                                0.235     9.143
n3883.in[2] (.names)                                                                     0.100     9.243
n3883.out[0] (.names)                                                                    0.235     9.478
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.478
data arrival time                                                                                  9.478

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.478
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.502


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4245.in[0] (.names)                                                                 0.469     8.186
new_n4245.out[0] (.names)                                                                0.261     8.447
new_n4244_1.in[0] (.names)                                                               0.428     8.875
new_n4244_1.out[0] (.names)                                                              0.235     9.110
n3873.in[4] (.names)                                                                     0.100     9.210
n3873.out[0] (.names)                                                                    0.261     9.471
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.471
data arrival time                                                                                  9.471

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.471
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.495


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4020.in[0] (.names)                                                                 0.100     7.227
new_n4020.out[0] (.names)                                                                0.261     7.488
new_n4019_1.in[0] (.names)                                                               0.470     7.958
new_n4019_1.out[0] (.names)                                                              0.235     8.193
new_n4018_1.in[3] (.names)                                                               0.475     8.668
new_n4018_1.out[0] (.names)                                                              0.235     8.903
n3393.in[2] (.names)                                                                     0.313     9.216
n3393.out[0] (.names)                                                                    0.235     9.451
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000     9.451
data arrival time                                                                                  9.451

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.451
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.474


#Path 33
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2885.in[2] (.names)                                                                                                              0.452     4.411
new_n2885.out[0] (.names)                                                                                                             0.235     4.646
new_n2899_1.in[0] (.names)                                                                                                            0.100     4.746
new_n2899_1.out[0] (.names)                                                                                                           0.261     5.007
new_n2924_1.in[1] (.names)                                                                                                            0.480     5.487
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.748
new_n2923_1.in[5] (.names)                                                                                                            0.332     6.080
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.341
new_n2950.in[0] (.names)                                                                                                              0.481     6.822
new_n2950.out[0] (.names)                                                                                                             0.235     7.057
new_n2949_1.in[1] (.names)                                                                                                            0.477     7.534
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.769
new_n2975.in[4] (.names)                                                                                                              0.100     7.869
new_n2975.out[0] (.names)                                                                                                             0.261     8.130
new_n2963_1.in[1] (.names)                                                                                                            0.337     8.467
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.702
n353.in[4] (.names)                                                                                                                   0.471     9.173
n353.out[0] (.names)                                                                                                                  0.261     9.434
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.434
data arrival time                                                                                                                               9.434

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.434
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.458


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4119_1.in[0] (.names)                                                               0.100     7.867
new_n4119_1.out[0] (.names)                                                              0.261     8.128
new_n4124_1.in[0] (.names)                                                               0.332     8.460
new_n4124_1.out[0] (.names)                                                              0.261     8.721
new_n4123_1.in[3] (.names)                                                               0.100     8.821
new_n4123_1.out[0] (.names)                                                              0.261     9.082
n3558.in[2] (.names)                                                                     0.100     9.182
n3558.out[0] (.names)                                                                    0.235     9.417
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.417
data arrival time                                                                                  9.417

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.417
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.441


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4119_1.in[0] (.names)                                                               0.100     7.867
new_n4119_1.out[0] (.names)                                                              0.261     8.128
new_n4127.in[2] (.names)                                                                 0.100     8.228
new_n4127.out[0] (.names)                                                                0.261     8.489
new_n4126.in[1] (.names)                                                                 0.336     8.825
new_n4126.out[0] (.names)                                                                0.235     9.060
n3563.in[2] (.names)                                                                     0.100     9.160
n3563.out[0] (.names)                                                                    0.235     9.395
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.395
data arrival time                                                                                  9.395

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.395
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.418


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4112.in[0] (.names)                                                                 0.480     8.247
new_n4112.out[0] (.names)                                                                0.235     8.482
new_n4111.in[1] (.names)                                                                 0.336     8.818
new_n4111.out[0] (.names)                                                                0.235     9.053
n3543.in[2] (.names)                                                                     0.100     9.153
n3543.out[0] (.names)                                                                    0.235     9.388
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.388
data arrival time                                                                                  9.388

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.388
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.411


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3370.in[0] (.names)                                                                 0.473     8.382
new_n3370.out[0] (.names)                                                                0.261     8.643
new_n3369_1.in[3] (.names)                                                               0.100     8.743
new_n3369_1.out[0] (.names)                                                              0.235     8.978
n696.in[2] (.names)                                                                      0.100     9.078
n696.out[0] (.names)                                                                     0.235     9.313
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.313
data arrival time                                                                                  9.313

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.313
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.337


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4020.in[0] (.names)                                                                 0.100     7.227
new_n4020.out[0] (.names)                                                                0.261     7.488
new_n4028_1.in[2] (.names)                                                               0.472     7.961
new_n4028_1.out[0] (.names)                                                              0.261     8.222
new_n4031.in[0] (.names)                                                                 0.100     8.322
new_n4031.out[0] (.names)                                                                0.261     8.583
new_n4030.in[3] (.names)                                                                 0.100     8.683
new_n4030.out[0] (.names)                                                                0.235     8.918
n3408.in[2] (.names)                                                                     0.100     9.018
n3408.out[0] (.names)                                                                    0.235     9.253
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.253
data arrival time                                                                                  9.253

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.253
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.276


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4020.in[0] (.names)                                                                 0.100     7.227
new_n4020.out[0] (.names)                                                                0.261     7.488
new_n4028_1.in[2] (.names)                                                               0.472     7.961
new_n4028_1.out[0] (.names)                                                              0.261     8.222
new_n4034_1.in[0] (.names)                                                               0.100     8.322
new_n4034_1.out[0] (.names)                                                              0.235     8.557
new_n4033_1.in[2] (.names)                                                               0.100     8.657
new_n4033_1.out[0] (.names)                                                              0.261     8.918
n3413.in[3] (.names)                                                                     0.100     9.018
n3413.out[0] (.names)                                                                    0.235     9.253
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.253
data arrival time                                                                                  9.253

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.253
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.276


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4119_1.in[0] (.names)                                                               0.100     7.867
new_n4119_1.out[0] (.names)                                                              0.261     8.128
new_n4118_1.in[0] (.names)                                                               0.100     8.228
new_n4118_1.out[0] (.names)                                                              0.235     8.463
new_n4117.in[3] (.names)                                                                 0.100     8.563
new_n4117.out[0] (.names)                                                                0.235     8.798
n3553.in[2] (.names)                                                                     0.100     8.898
n3553.out[0] (.names)                                                                    0.235     9.133
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     9.133
data arrival time                                                                                  9.133

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.133
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.157


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3367.in[2] (.names)                                                                 0.100     7.648
new_n3367.out[0] (.names)                                                                0.261     7.909
new_n3366.in[2] (.names)                                                                 0.626     8.534
new_n3366.out[0] (.names)                                                                0.261     8.795
n691.in[3] (.names)                                                                      0.100     8.895
n691.out[0] (.names)                                                                     0.235     9.130
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.130
data arrival time                                                                                  9.130

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.130
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.154


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4239_1.in[0] (.names)                                                               0.100     7.817
new_n4239_1.out[0] (.names)                                                              0.235     8.052
new_n4238_1.in[1] (.names)                                                               0.100     8.152
new_n4238_1.out[0] (.names)                                                              0.235     8.387
n3863.in[2] (.names)                                                                     0.476     8.863
n3863.out[0] (.names)                                                                    0.235     9.098
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.098
data arrival time                                                                                  9.098

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.098
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.121


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4239_1.in[0] (.names)                                                               0.100     7.817
new_n4239_1.out[0] (.names)                                                              0.235     8.052
new_n4242.in[0] (.names)                                                                 0.100     8.152
new_n4242.out[0] (.names)                                                                0.235     8.387
new_n4241.in[1] (.names)                                                                 0.100     8.487
new_n4241.out[0] (.names)                                                                0.235     8.722
n3868.in[2] (.names)                                                                     0.100     8.822
n3868.out[0] (.names)                                                                    0.235     9.057
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     9.057
data arrival time                                                                                  9.057

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.057
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.081


#Path 44
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2873_1.in[0] (.names)                                                                                                            0.618     3.698
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.959
new_n2885.in[2] (.names)                                                                                                              0.452     4.411
new_n2885.out[0] (.names)                                                                                                             0.235     4.646
new_n2899_1.in[0] (.names)                                                                                                            0.100     4.746
new_n2899_1.out[0] (.names)                                                                                                           0.261     5.007
new_n2924_1.in[1] (.names)                                                                                                            0.480     5.487
new_n2924_1.out[0] (.names)                                                                                                           0.261     5.748
new_n2923_1.in[5] (.names)                                                                                                            0.332     6.080
new_n2923_1.out[0] (.names)                                                                                                           0.261     6.341
new_n2950.in[0] (.names)                                                                                                              0.481     6.822
new_n2950.out[0] (.names)                                                                                                             0.235     7.057
new_n2949_1.in[1] (.names)                                                                                                            0.477     7.534
new_n2949_1.out[0] (.names)                                                                                                           0.235     7.769
new_n2948_1.in[0] (.names)                                                                                                            0.100     7.869
new_n2948_1.out[0] (.names)                                                                                                           0.235     8.104
new_n2947.in[4] (.names)                                                                                                              0.337     8.441
new_n2947.out[0] (.names)                                                                                                             0.261     8.702
n348.in[3] (.names)                                                                                                                   0.100     8.802
n348.out[0] (.names)                                                                                                                  0.235     9.037
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.037
data arrival time                                                                                                                               9.037

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.037
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.061


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4020.in[0] (.names)                                                                 0.100     7.227
new_n4020.out[0] (.names)                                                                0.261     7.488
new_n4028_1.in[2] (.names)                                                               0.472     7.961
new_n4028_1.out[0] (.names)                                                              0.261     8.222
new_n4027.in[2] (.names)                                                                 0.100     8.322
new_n4027.out[0] (.names)                                                                0.261     8.583
n3403.in[3] (.names)                                                                     0.100     8.683
n3403.out[0] (.names)                                                                    0.235     8.918
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     8.918
data arrival time                                                                                  8.918

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.918
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.941


#Path 46
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3358_1.in[0] (.names)                                                               0.100     7.648
new_n3358_1.out[0] (.names)                                                              0.235     7.883
new_n3364_1.in[0] (.names)                                                               0.100     7.983
new_n3364_1.out[0] (.names)                                                              0.235     8.218
new_n3363_1.in[2] (.names)                                                               0.100     8.318
new_n3363_1.out[0] (.names)                                                              0.261     8.579
n686.in[3] (.names)                                                                      0.100     8.679
n686.out[0] (.names)                                                                     0.235     8.914
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.914
data arrival time                                                                                  8.914

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.914
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.937


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3352.in[0] (.names)                                                                 0.482     7.669
new_n3352.out[0] (.names)                                                                0.235     7.904
new_n3355.in[0] (.names)                                                                 0.100     8.004
new_n3355.out[0] (.names)                                                                0.235     8.239
new_n3354_1.in[1] (.names)                                                               0.100     8.339
new_n3354_1.out[0] (.names)                                                              0.235     8.574
n676.in[2] (.names)                                                                      0.100     8.674
n676.out[0] (.names)                                                                     0.235     8.909
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     8.909
data arrival time                                                                                  8.909

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.909
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.933


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4013_1.in[0] (.names)                                                               0.100     7.227
new_n4013_1.out[0] (.names)                                                              0.235     7.462
new_n4016.in[0] (.names)                                                                 0.100     7.562
new_n4016.out[0] (.names)                                                                0.235     7.797
new_n4015.in[2] (.names)                                                                 0.475     8.272
new_n4015.out[0] (.names)                                                                0.261     8.533
n3388.in[3] (.names)                                                                     0.100     8.633
n3388.out[0] (.names)                                                                    0.235     8.868
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     8.868
data arrival time                                                                                  8.868

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.868
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.891


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4020.in[0] (.names)                                                                 0.100     7.227
new_n4020.out[0] (.names)                                                                0.261     7.488
new_n4025.in[2] (.names)                                                                 0.470     7.958
new_n4025.out[0] (.names)                                                                0.235     8.193
new_n4024_1.in[1] (.names)                                                               0.100     8.293
new_n4024_1.out[0] (.names)                                                              0.235     8.528
n3398.in[2] (.names)                                                                     0.100     8.628
n3398.out[0] (.names)                                                                    0.235     8.863
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     8.863
data arrival time                                                                                  8.863

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.863
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.887


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4109_1.in[0] (.names)                                                               0.564     7.532
new_n4109_1.out[0] (.names)                                                              0.235     7.767
new_n4108_1.in[0] (.names)                                                               0.480     8.247
new_n4108_1.out[0] (.names)                                                              0.235     8.482
n3538.in[4] (.names)                                                                     0.100     8.582
n3538.out[0] (.names)                                                                    0.261     8.843
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.843
data arrival time                                                                                  8.843

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.843
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.867


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4106.in[0] (.names)                                                                 0.564     7.532
new_n4106.out[0] (.names)                                                                0.235     7.767
new_n4105.in[2] (.names)                                                                 0.477     8.244
new_n4105.out[0] (.names)                                                                0.261     8.505
n3533.in[3] (.names)                                                                     0.100     8.605
n3533.out[0] (.names)                                                                    0.235     8.840
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.840
data arrival time                                                                                  8.840

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.840
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.863


#Path 52
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3359_1.in[0] (.names)                                                               0.100     7.287
new_n3359_1.out[0] (.names)                                                              0.261     7.548
new_n3358_1.in[0] (.names)                                                               0.100     7.648
new_n3358_1.out[0] (.names)                                                              0.235     7.883
new_n3357.in[2] (.names)                                                                 0.337     8.220
new_n3357.out[0] (.names)                                                                0.261     8.481
n681.in[3] (.names)                                                                      0.100     8.581
n681.out[0] (.names)                                                                     0.235     8.816
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.816
data arrival time                                                                                  8.816

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.816
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.839


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4236.in[0] (.names)                                                                 0.100     7.482
new_n4236.out[0] (.names)                                                                0.235     7.717
new_n4235.in[0] (.names)                                                                 0.100     7.817
new_n4235.out[0] (.names)                                                                0.235     8.052
n3858.in[4] (.names)                                                                     0.482     8.534
n3858.out[0] (.names)                                                                    0.261     8.795
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.795
data arrival time                                                                                  8.795

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.795
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.819


#Path 54
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2855.in[1] (.names)                                                                                                              0.618     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.340     4.299
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.560
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.660
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.895
new_n2880.in[1] (.names)                                                                                                              0.340     5.235
new_n2880.out[0] (.names)                                                                                                             0.261     5.496
new_n2901.in[4] (.names)                                                                                                              0.332     5.829
new_n2901.out[0] (.names)                                                                                                             0.235     6.064
new_n2931.in[2] (.names)                                                                                                              0.338     6.402
new_n2931.out[0] (.names)                                                                                                             0.235     6.637
new_n2935.in[1] (.names)                                                                                                              0.335     6.971
new_n2935.out[0] (.names)                                                                                                             0.261     7.232
new_n2934_1.in[0] (.names)                                                                                                            0.482     7.715
new_n2934_1.out[0] (.names)                                                                                                           0.235     7.950
n343.in[4] (.names)                                                                                                                   0.485     8.434
n343.out[0] (.names)                                                                                                                  0.261     8.695
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     8.695
data arrival time                                                                                                                               8.695

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.695
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.719


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4233_1.in[0] (.names)                                                               0.100     7.482
new_n4233_1.out[0] (.names)                                                              0.235     7.717
new_n4232.in[1] (.names)                                                                 0.335     8.052
new_n4232.out[0] (.names)                                                                0.235     8.287
n3853.in[2] (.names)                                                                     0.100     8.387
n3853.out[0] (.names)                                                                    0.235     8.622
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.622
data arrival time                                                                                  8.622

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.622
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.645


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3352.in[0] (.names)                                                                 0.482     7.669
new_n3352.out[0] (.names)                                                                0.235     7.904
new_n3351.in[2] (.names)                                                                 0.100     8.004
new_n3351.out[0] (.names)                                                                0.261     8.265
n671.in[3] (.names)                                                                      0.100     8.365
n671.out[0] (.names)                                                                     0.235     8.600
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.600
data arrival time                                                                                  8.600

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.600
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.624


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4094_1.in[0] (.names)                                                               0.100     6.707
new_n4094_1.out[0] (.names)                                                              0.235     6.942
new_n4100.in[0] (.names)                                                                 0.338     7.280
new_n4100.out[0] (.names)                                                                0.235     7.515
new_n4099_1.in[2] (.names)                                                               0.100     7.615
new_n4099_1.out[0] (.names)                                                              0.261     7.876
n3523.in[3] (.names)                                                                     0.481     8.357
n3523.out[0] (.names)                                                                    0.235     8.592
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.592
data arrival time                                                                                  8.592

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.592
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.616


#Path 58
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2855.in[1] (.names)                                                                                                              0.618     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.340     4.299
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.560
new_n2851.in[3] (.names)                                                                                                              0.100     4.660
new_n2851.out[0] (.names)                                                                                                             0.261     4.921
new_n2876.in[4] (.names)                                                                                                              0.331     5.253
new_n2876.out[0] (.names)                                                                                                             0.261     5.514
new_n2887.in[0] (.names)                                                                                                              0.100     5.614
new_n2887.out[0] (.names)                                                                                                             0.235     5.849
new_n2916.in[2] (.names)                                                                                                              0.616     6.464
new_n2916.out[0] (.names)                                                                                                             0.261     6.725
new_n2919_1.in[1] (.names)                                                                                                            0.478     7.203
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.438
new_n2918_1.in[1] (.names)                                                                                                            0.471     7.909
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.170
n338.in[2] (.names)                                                                                                                   0.100     8.270
n338.out[0] (.names)                                                                                                                  0.235     8.505
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.505
data arrival time                                                                                                                               8.505

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.505
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.529


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4230.in[0] (.names)                                                                 0.100     7.147
new_n4230.out[0] (.names)                                                                0.235     7.382
new_n4229_1.in[0] (.names)                                                               0.482     7.864
new_n4229_1.out[0] (.names)                                                              0.235     8.099
n3848.in[4] (.names)                                                                     0.100     8.199
n3848.out[0] (.names)                                                                    0.261     8.460
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.460
data arrival time                                                                                  8.460

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.460
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.484


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4227.in[0] (.names)                                                                 0.100     7.147
new_n4227.out[0] (.names)                                                                0.235     7.382
new_n4226.in[2] (.names)                                                                 0.480     7.862
new_n4226.out[0] (.names)                                                                0.261     8.123
n3843.in[3] (.names)                                                                     0.100     8.223
n3843.out[0] (.names)                                                                    0.235     8.458
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.458
data arrival time                                                                                  8.458

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.458
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.482


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3349_1.in[0] (.names)                                                               0.100     6.952
new_n3349_1.out[0] (.names)                                                              0.235     7.187
new_n3348_1.in[1] (.names)                                                               0.600     7.787
new_n3348_1.out[0] (.names)                                                              0.235     8.022
n666.in[2] (.names)                                                                      0.100     8.122
n666.out[0] (.names)                                                                     0.235     8.357
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.357
data arrival time                                                                                  8.357

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.357
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.381


#Path 62
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n3995.in[0] (.names)                                                                 0.100     6.531
new_n3995.out[0] (.names)                                                                0.235     6.766
new_n4001.in[0] (.names)                                                                 0.337     7.103
new_n4001.out[0] (.names)                                                                0.235     7.338
new_n4000.in[1] (.names)                                                                 0.332     7.671
new_n4000.out[0] (.names)                                                                0.235     7.906
n3363.in[2] (.names)                                                                     0.100     8.006
n3363.out[0] (.names)                                                                    0.235     8.241
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.241
data arrival time                                                                                  8.241

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.241
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.264


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4085.in[2] (.names)                                                                 0.725     6.971
new_n4085.out[0] (.names)                                                                0.261     7.232
n3503.in[3] (.names)                                                                     0.748     7.980
n3503.out[0] (.names)                                                                    0.235     8.215
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     8.215
data arrival time                                                                                  8.215

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.215
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.239


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4013_1.in[0] (.names)                                                               0.100     7.227
new_n4013_1.out[0] (.names)                                                              0.235     7.462
new_n4012.in[1] (.names)                                                                 0.100     7.562
new_n4012.out[0] (.names)                                                                0.235     7.797
n3383.in[0] (.names)                                                                     0.100     7.897
n3383.out[0] (.names)                                                                    0.261     8.158
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.158
data arrival time                                                                                  8.158

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.158
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.182


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4010.in[0] (.names)                                                                 0.100     6.892
new_n4010.out[0] (.names)                                                                0.235     7.127
new_n4009_1.in[2] (.names)                                                               0.338     7.465
new_n4009_1.out[0] (.names)                                                              0.261     7.726
n3378.in[3] (.names)                                                                     0.100     7.826
n3378.out[0] (.names)                                                                    0.235     8.061
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.061
data arrival time                                                                                  8.061

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.061
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.085


#Path 66
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4007.in[0] (.names)                                                                 0.100     6.892
new_n4007.out[0] (.names)                                                                0.235     7.127
new_n4006.in[2] (.names)                                                                 0.337     7.464
new_n4006.out[0] (.names)                                                                0.261     7.725
n3373.in[3] (.names)                                                                     0.100     7.825
n3373.out[0] (.names)                                                                    0.235     8.060
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.060
data arrival time                                                                                  8.060

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.060
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.084


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2855.in[1] (.names)                                                                                                              0.618     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.340     4.299
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.560
new_n2851.in[3] (.names)                                                                                                              0.100     4.660
new_n2851.out[0] (.names)                                                                                                             0.261     4.921
new_n2876.in[4] (.names)                                                                                                              0.331     5.253
new_n2876.out[0] (.names)                                                                                                             0.261     5.514
new_n2887.in[0] (.names)                                                                                                              0.100     5.614
new_n2887.out[0] (.names)                                                                                                             0.235     5.849
new_n2916.in[2] (.names)                                                                                                              0.616     6.464
new_n2916.out[0] (.names)                                                                                                             0.261     6.725
new_n2905.in[1] (.names)                                                                                                              0.478     7.203
new_n2905.out[0] (.names)                                                                                                             0.235     7.438
n333.in[4] (.names)                                                                                                                   0.338     7.776
n333.out[0] (.names)                                                                                                                  0.261     8.037
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     8.037
data arrival time                                                                                                                               8.037

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.037
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.061


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4094_1.in[0] (.names)                                                               0.100     6.707
new_n4094_1.out[0] (.names)                                                              0.235     6.942
new_n4093_1.in[2] (.names)                                                               0.480     7.422
new_n4093_1.out[0] (.names)                                                              0.261     7.683
n3518.in[3] (.names)                                                                     0.100     7.783
n3518.out[0] (.names)                                                                    0.235     8.018
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     8.018
data arrival time                                                                                  8.018

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.018
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.042


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4224_1.in[0] (.names)                                                               0.100     6.812
new_n4224_1.out[0] (.names)                                                              0.235     7.047
new_n4223_1.in[2] (.names)                                                               0.330     7.377
new_n4223_1.out[0] (.names)                                                              0.261     7.638
n3838.in[3] (.names)                                                                     0.100     7.738
n3838.out[0] (.names)                                                                    0.235     7.973
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     7.973
data arrival time                                                                                  7.973

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.973
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.997


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3346.in[0] (.names)                                                                 0.100     6.617
new_n3346.out[0] (.names)                                                                0.235     6.852
new_n3345.in[1] (.names)                                                                 0.100     6.952
new_n3345.out[0] (.names)                                                                0.235     7.187
n661.in[2] (.names)                                                                      0.477     7.663
n661.out[0] (.names)                                                                     0.235     7.898
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.898
data arrival time                                                                                  7.898

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.898
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.922


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2855.in[1] (.names)                                                                                                              0.618     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.340     4.299
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.560
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.660
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.895
new_n2880.in[1] (.names)                                                                                                              0.340     5.235
new_n2880.out[0] (.names)                                                                                                             0.261     5.496
new_n2901.in[4] (.names)                                                                                                              0.332     5.829
new_n2901.out[0] (.names)                                                                                                             0.235     6.064
new_n2891.in[1] (.names)                                                                                                              0.480     6.544
new_n2891.out[0] (.names)                                                                                                             0.235     6.779
new_n2889_1.in[4] (.names)                                                                                                            0.473     7.252
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.513
n328.in[3] (.names)                                                                                                                   0.100     7.613
n328.out[0] (.names)                                                                                                                  0.235     7.848
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     7.848
data arrival time                                                                                                                               7.848

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.848
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.872


#Path 72
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4091.in[0] (.names)                                                                 0.617     6.863
new_n4091.out[0] (.names)                                                                0.235     7.098
new_n4090.in[2] (.names)                                                                 0.100     7.198
new_n4090.out[0] (.names)                                                                0.261     7.459
n3513.in[3] (.names)                                                                     0.100     7.559
n3513.out[0] (.names)                                                                    0.235     7.794
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.794
data arrival time                                                                                  7.794

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.794
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.817


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n4004_1.in[2] (.names)                                                               0.100     6.531
new_n4004_1.out[0] (.names)                                                              0.261     6.792
new_n4003_1.in[2] (.names)                                                               0.335     7.127
new_n4003_1.out[0] (.names)                                                              0.261     7.388
n3368.in[3] (.names)                                                                     0.100     7.488
n3368.out[0] (.names)                                                                    0.235     7.723
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     7.723
data arrival time                                                                                  7.723

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.723
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.746


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3989_1.in[0] (.names)                                                               0.337     6.407
new_n3989_1.out[0] (.names)                                                              0.235     6.642
new_n3992.in[0] (.names)                                                                 0.100     6.742
new_n3992.out[0] (.names)                                                                0.235     6.977
new_n3991.in[2] (.names)                                                                 0.100     7.077
new_n3991.out[0] (.names)                                                                0.261     7.338
n3353.in[3] (.names)                                                                     0.100     7.438
n3353.out[0] (.names)                                                                    0.235     7.673
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     7.673
data arrival time                                                                                  7.673

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.673
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.697


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3996.in[0] (.names)                                                                 0.100     6.170
new_n3996.out[0] (.names)                                                                0.261     6.431
new_n3995.in[0] (.names)                                                                 0.100     6.531
new_n3995.out[0] (.names)                                                                0.235     6.766
new_n3994_1.in[1] (.names)                                                               0.337     7.103
new_n3994_1.out[0] (.names)                                                              0.235     7.338
n3358.in[2] (.names)                                                                     0.100     7.438
n3358.out[0] (.names)                                                                    0.235     7.673
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     7.673
data arrival time                                                                                  7.673

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.673
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.697


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4095.in[0] (.names)                                                                 0.100     6.346
new_n4095.out[0] (.names)                                                                0.261     6.607
new_n4103_1.in[2] (.names)                                                               0.100     6.707
new_n4103_1.out[0] (.names)                                                              0.261     6.968
new_n4102.in[0] (.names)                                                                 0.100     7.068
new_n4102.out[0] (.names)                                                                0.235     7.303
n3528.in[4] (.names)                                                                     0.100     7.403
n3528.out[0] (.names)                                                                    0.261     7.664
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.664
data arrival time                                                                                  7.664

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.664
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.687


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2855.in[1] (.names)                                                                                                              0.618     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.340     4.299
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.560
new_n2868_1.in[1] (.names)                                                                                                            0.100     4.660
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.895
new_n2880.in[1] (.names)                                                                                                              0.340     5.235
new_n2880.out[0] (.names)                                                                                                             0.261     5.496
new_n2879_1.in[3] (.names)                                                                                                            0.332     5.829
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.064
new_n2878_1.in[4] (.names)                                                                                                            0.475     6.538
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.799
n323.in[3] (.names)                                                                                                                   0.618     7.417
n323.out[0] (.names)                                                                                                                  0.235     7.652
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.652
data arrival time                                                                                                                               7.652

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.652
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.676


#Path 78
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4221.in[0] (.names)                                                                 0.756     6.477
new_n4221.out[0] (.names)                                                                0.235     6.712
new_n4220.in[1] (.names)                                                                 0.100     6.812
new_n4220.out[0] (.names)                                                                0.235     7.047
n3833.in[2] (.names)                                                                     0.332     7.379
n3833.out[0] (.names)                                                                    0.235     7.614
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.614
data arrival time                                                                                  7.614

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.614
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.638


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3343_1.in[0] (.names)                                                               0.100     6.282
new_n3343_1.out[0] (.names)                                                              0.235     6.517
new_n3342.in[2] (.names)                                                                 0.464     6.980
new_n3342.out[0] (.names)                                                                0.261     7.241
n656.in[3] (.names)                                                                      0.100     7.341
n656.out[0] (.names)                                                                     0.235     7.576
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.576
data arrival time                                                                                  7.576

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.576
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.600


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4086.in[0] (.names)                                                                 0.100     6.011
new_n4086.out[0] (.names)                                                                0.235     6.246
new_n4088_1.in[0] (.names)                                                               0.622     6.868
new_n4088_1.out[0] (.names)                                                              0.261     7.129
n3508.in[4] (.names)                                                                     0.100     7.229
n3508.out[0] (.names)                                                                    0.261     7.490
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.490
data arrival time                                                                                  7.490

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.490
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.514


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3985.in[1] (.names)                                                                 0.337     6.407
new_n3985.out[0] (.names)                                                                0.235     6.642
n3343.in[2] (.names)                                                                     0.485     7.127
n3343.out[0] (.names)                                                                    0.235     7.362
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.362
data arrival time                                                                                  7.362

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.362
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.385


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3986.in[0] (.names)                                                                 0.100     5.835
new_n3986.out[0] (.names)                                                                0.235     6.070
new_n3989_1.in[0] (.names)                                                               0.337     6.407
new_n3989_1.out[0] (.names)                                                              0.235     6.642
new_n3988_1.in[2] (.names)                                                               0.100     6.742
new_n3988_1.out[0] (.names)                                                              0.261     7.003
n3348.in[3] (.names)                                                                     0.100     7.103
n3348.out[0] (.names)                                                                    0.235     7.338
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.338
data arrival time                                                                                  7.338

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.338
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.362


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3340.in[0] (.names)                                                                 0.100     5.947
new_n3340.out[0] (.names)                                                                0.235     6.182
new_n3339_1.in[1] (.names)                                                               0.100     6.282
new_n3339_1.out[0] (.names)                                                              0.235     6.517
n651.in[2] (.names)                                                                      0.549     7.065
n651.out[0] (.names)                                                                     0.235     7.300
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.300
data arrival time                                                                                  7.300

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.300
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.324


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3337.in[0] (.names)                                                                 0.768     5.612
new_n3337.out[0] (.names)                                                                0.235     5.847
new_n3336.in[2] (.names)                                                                 0.338     6.185
new_n3336.out[0] (.names)                                                                0.261     6.446
n646.in[3] (.names)                                                                      0.613     7.059
n646.out[0] (.names)                                                                     0.235     7.294
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.294
data arrival time                                                                                  7.294

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.294
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.318


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4215.in[2] (.names)                                                                 0.902     6.624
new_n4215.out[0] (.names)                                                                0.261     6.885
n3823.in[3] (.names)                                                                     0.100     6.985
n3823.out[0] (.names)                                                                    0.235     7.220
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     7.220
data arrival time                                                                                  7.220

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.220
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.243


#Path 86
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4083_1.in[0] (.names)                                                               0.100     5.676
new_n4083_1.out[0] (.names)                                                              0.235     5.911
new_n4082.in[1] (.names)                                                                 0.477     6.388
new_n4082.out[0] (.names)                                                                0.235     6.623
n3498.in[2] (.names)                                                                     0.100     6.723
n3498.out[0] (.names)                                                                    0.235     6.958
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.958
data arrival time                                                                                  6.958

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.958
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.981


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2815.in[0] (.names)                                                                                                              0.475     2.087
new_n2815.out[0] (.names)                                                                                                             0.261     2.348
new_n2843_1.in[1] (.names)                                                                                                            0.471     2.819
new_n2843_1.out[0] (.names)                                                                                                           0.261     3.080
new_n2855.in[1] (.names)                                                                                                              0.618     3.698
new_n2855.out[0] (.names)                                                                                                             0.261     3.959
new_n2853_1.in[5] (.names)                                                                                                            0.340     4.299
new_n2853_1.out[0] (.names)                                                                                                           0.261     4.560
new_n2851.in[3] (.names)                                                                                                              0.100     4.660
new_n2851.out[0] (.names)                                                                                                             0.261     4.921
new_n2865.in[2] (.names)                                                                                                              0.100     5.021
new_n2865.out[0] (.names)                                                                                                             0.235     5.256
new_n2864_1.in[0] (.names)                                                                                                            0.335     5.591
new_n2864_1.out[0] (.names)                                                                                                           0.235     5.826
new_n2863_1.in[4] (.names)                                                                                                            0.480     6.306
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.541
n318.in[2] (.names)                                                                                                                   0.100     6.641
n318.out[0] (.names)                                                                                                                  0.235     6.876
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.876
data arrival time                                                                                                                               6.876

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.876
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.900


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3983_1.in[0] (.names)                                                               0.100     5.500
new_n3983_1.out[0] (.names)                                                              0.235     5.735
new_n3982.in[2] (.names)                                                                 0.483     6.219
new_n3982.out[0] (.names)                                                                0.261     6.480
n3338.in[3] (.names)                                                                     0.100     6.580
n3338.out[0] (.names)                                                                    0.235     6.815
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     6.815
data arrival time                                                                                  6.815

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.815
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.838


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.475     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.472     2.820
new_n2802.out[0] (.names)                                                                                                             0.235     3.055
new_n2799_1.in[2] (.names)                                                                                                            0.100     3.155
new_n2799_1.out[0] (.names)                                                                                                           0.235     3.390
new_n2833_1.in[2] (.names)                                                                                                            0.480     3.870
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.131
new_n2836.in[1] (.names)                                                                                                              0.481     4.613
new_n2836.out[0] (.names)                                                                                                             0.261     4.874
new_n2835.in[4] (.names)                                                                                                              0.480     5.354
new_n2835.out[0] (.names)                                                                                                             0.235     5.589
n308.in[2] (.names)                                                                                                                   0.767     6.355
n308.out[0] (.names)                                                                                                                  0.235     6.590
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.590
data arrival time                                                                                                                               6.590

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.590
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.614


#Path 90
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4080.in[0] (.names)                                                                 0.100     5.341
new_n4080.out[0] (.names)                                                                0.235     5.576
new_n4079_1.in[2] (.names)                                                               0.332     5.908
new_n4079_1.out[0] (.names)                                                              0.261     6.169
n3493.in[3] (.names)                                                                     0.100     6.269
n3493.out[0] (.names)                                                                    0.235     6.504
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.504
data arrival time                                                                                  6.504

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.504
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.528


#Path 91
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3980.in[0] (.names)                                                                 0.619     5.165
new_n3980.out[0] (.names)                                                                0.235     5.400
new_n3979_1.in[2] (.names)                                                               0.475     5.875
new_n3979_1.out[0] (.names)                                                              0.261     6.136
n3333.in[3] (.names)                                                                     0.100     6.236
n3333.out[0] (.names)                                                                    0.235     6.471
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.471
data arrival time                                                                                  6.471

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.471
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.494


#Path 92
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4216.in[0] (.names)                                                                 0.100     5.486
new_n4216.out[0] (.names)                                                                0.235     5.721
new_n4218_1.in[0] (.names)                                                               0.100     5.821
new_n4218_1.out[0] (.names)                                                              0.261     6.082
n3828.in[4] (.names)                                                                     0.100     6.182
n3828.out[0] (.names)                                                                    0.261     6.443
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.443
data arrival time                                                                                  6.443

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.443
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.467


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4213_1.in[0] (.names)                                                               0.100     5.151
new_n4213_1.out[0] (.names)                                                              0.235     5.386
new_n4212.in[1] (.names)                                                                 0.100     5.486
new_n4212.out[0] (.names)                                                                0.235     5.721
n3818.in[2] (.names)                                                                     0.477     6.198
n3818.out[0] (.names)                                                                    0.235     6.433
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.433
data arrival time                                                                                  6.433

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.433
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.457


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4077.in[0] (.names)                                                                 0.873     5.006
new_n4077.out[0] (.names)                                                                0.235     5.241
new_n4076.in[2] (.names)                                                                 0.473     5.714
new_n4076.out[0] (.names)                                                                0.261     5.975
n3488.in[3] (.names)                                                                     0.100     6.075
n3488.out[0] (.names)                                                                    0.235     6.310
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.310
data arrival time                                                                                  6.310

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.310
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.334


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.475     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.472     2.820
new_n2802.out[0] (.names)                                                                                                             0.235     3.055
new_n2799_1.in[2] (.names)                                                                                                            0.100     3.155
new_n2799_1.out[0] (.names)                                                                                                           0.235     3.390
new_n2833_1.in[2] (.names)                                                                                                            0.480     3.870
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.131
new_n2836.in[1] (.names)                                                                                                              0.481     4.613
new_n2836.out[0] (.names)                                                                                                             0.261     4.874
new_n2850.in[0] (.names)                                                                                                              0.480     5.354
new_n2850.out[0] (.names)                                                                                                             0.235     5.589
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.689
new_n2849_1.out[0] (.names)                                                                                                           0.261     5.950
n313.in[2] (.names)                                                                                                                   0.100     6.050
n313.out[0] (.names)                                                                                                                  0.235     6.285
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.285
data arrival time                                                                                                                               6.285

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.285
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.308


#Path 96
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[3] (.names)                                                                 0.632     0.799
new_n4175.out[0] (.names)                                                                0.261     1.060
new_n4181.in[0] (.names)                                                                 0.100     1.160
new_n4181.out[0] (.names)                                                                0.235     1.395
new_n4184_1.in[0] (.names)                                                               0.100     1.495
new_n4184_1.out[0] (.names)                                                              0.235     1.730
new_n4186.in[0] (.names)                                                                 0.100     1.830
new_n4186.out[0] (.names)                                                                0.235     2.065
new_n4192.in[0] (.names)                                                                 0.100     2.165
new_n4192.out[0] (.names)                                                                0.235     2.400
new_n4195.in[0] (.names)                                                                 0.742     3.141
new_n4195.out[0] (.names)                                                                0.235     3.376
new_n4198_1.in[0] (.names)                                                               0.100     3.476
new_n4198_1.out[0] (.names)                                                              0.235     3.711
new_n4201.in[0] (.names)                                                                 0.100     3.811
new_n4201.out[0] (.names)                                                                0.235     4.046
new_n4204_1.in[0] (.names)                                                               0.100     4.146
new_n4204_1.out[0] (.names)                                                              0.235     4.381
new_n4207.in[0] (.names)                                                                 0.100     4.481
new_n4207.out[0] (.names)                                                                0.235     4.716
new_n4210.in[0] (.names)                                                                 0.100     4.816
new_n4210.out[0] (.names)                                                                0.235     5.051
new_n4209_1.in[1] (.names)                                                               0.100     5.151
new_n4209_1.out[0] (.names)                                                              0.235     5.386
n3813.in[2] (.names)                                                                     0.625     6.011
n3813.out[0] (.names)                                                                    0.235     6.246
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.246
data arrival time                                                                                  6.246

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.246
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.269


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.479     1.744
new_n3310.out[0] (.names)                                                                0.235     1.979
new_n3316.in[0] (.names)                                                                 0.620     2.599
new_n3316.out[0] (.names)                                                                0.235     2.834
new_n3319_1.in[0] (.names)                                                               0.100     2.934
new_n3319_1.out[0] (.names)                                                              0.235     3.169
new_n3322.in[0] (.names)                                                                 0.100     3.269
new_n3322.out[0] (.names)                                                                0.235     3.504
new_n3325.in[0] (.names)                                                                 0.100     3.604
new_n3325.out[0] (.names)                                                                0.235     3.839
new_n3328_1.in[0] (.names)                                                               0.100     3.939
new_n3328_1.out[0] (.names)                                                              0.235     4.174
new_n3331.in[0] (.names)                                                                 0.100     4.274
new_n3331.out[0] (.names)                                                                0.235     4.509
new_n3334_1.in[0] (.names)                                                               0.100     4.609
new_n3334_1.out[0] (.names)                                                              0.235     4.844
new_n3333_1.in[2] (.names)                                                               0.755     5.598
new_n3333_1.out[0] (.names)                                                              0.261     5.859
n641.in[3] (.names)                                                                      0.100     5.959
n641.out[0] (.names)                                                                     0.235     6.194
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     6.194
data arrival time                                                                                  6.194

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.194
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.218


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[33].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[3] (.names)                                                               0.502     0.669
new_n4044_1.out[0] (.names)                                                              0.261     0.930
new_n4050.in[0] (.names)                                                                 0.623     1.553
new_n4050.out[0] (.names)                                                                0.235     1.788
new_n4053_1.in[0] (.names)                                                               0.100     1.888
new_n4053_1.out[0] (.names)                                                              0.235     2.123
new_n4058_1.in[0] (.names)                                                               0.100     2.223
new_n4058_1.out[0] (.names)                                                              0.235     2.458
new_n4062.in[0] (.names)                                                                 0.100     2.558
new_n4062.out[0] (.names)                                                                0.235     2.793
new_n4065.in[0] (.names)                                                                 0.100     2.893
new_n4065.out[0] (.names)                                                                0.235     3.128
new_n4068_1.in[0] (.names)                                                               0.100     3.228
new_n4068_1.out[0] (.names)                                                              0.235     3.463
new_n4071.in[0] (.names)                                                                 0.100     3.563
new_n4071.out[0] (.names)                                                                0.235     3.798
new_n4074_1.in[0] (.names)                                                               0.100     3.898
new_n4074_1.out[0] (.names)                                                              0.235     4.133
new_n4073_1.in[1] (.names)                                                               0.873     5.006
new_n4073_1.out[0] (.names)                                                              0.235     5.241
n3483.in[2] (.names)                                                                     0.616     5.856
n3483.out[0] (.names)                                                                    0.235     6.091
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     6.091
data arrival time                                                                                  6.091

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.091
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.115


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[5].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2774.in[2] (.names)                                                                                                              0.501     0.668
new_n2774.out[0] (.names)                                                                                                             0.235     0.903
new_n2805.in[0] (.names)                                                                                                              0.475     1.377
new_n2805.out[0] (.names)                                                                                                             0.235     1.612
new_n2803_1.in[0] (.names)                                                                                                            0.475     2.087
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.348
new_n2802.in[0] (.names)                                                                                                              0.472     2.820
new_n2802.out[0] (.names)                                                                                                             0.235     3.055
new_n2799_1.in[2] (.names)                                                                                                            0.100     3.155
new_n2799_1.out[0] (.names)                                                                                                           0.235     3.390
new_n2809_1.in[1] (.names)                                                                                                            0.480     3.870
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.131
new_n2822.in[0] (.names)                                                                                                              0.340     4.472
new_n2822.out[0] (.names)                                                                                                             0.235     4.707
new_n2821.in[1] (.names)                                                                                                              0.100     4.807
new_n2821.out[0] (.names)                                                                                                             0.261     5.068
n303.in[2] (.names)                                                                                                                   0.618     5.685
n303.out[0] (.names)                                                                                                                  0.235     5.920
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     5.920
data arrival time                                                                                                                               5.920

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -5.920
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -5.944


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[64].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[5] (.names)                                                                 0.497     0.663
new_n3945.out[0] (.names)                                                                0.261     0.924
new_n3950.in[0] (.names)                                                                 0.334     1.258
new_n3950.out[0] (.names)                                                                0.235     1.493
new_n3952.in[0] (.names)                                                                 0.100     1.593
new_n3952.out[0] (.names)                                                                0.235     1.828
new_n3959_1.in[0] (.names)                                                               0.100     1.928
new_n3959_1.out[0] (.names)                                                              0.235     2.163
new_n3962.in[0] (.names)                                                                 0.100     2.263
new_n3962.out[0] (.names)                                                                0.235     2.498
new_n3965.in[0] (.names)                                                                 0.100     2.598
new_n3965.out[0] (.names)                                                                0.235     2.833
new_n3968_1.in[0] (.names)                                                               0.100     2.933
new_n3968_1.out[0] (.names)                                                              0.235     3.168
new_n3971.in[0] (.names)                                                                 0.473     3.641
new_n3971.out[0] (.names)                                                                0.235     3.876
new_n3974_1.in[0] (.names)                                                               0.100     3.976
new_n3974_1.out[0] (.names)                                                              0.235     4.211
new_n3977.in[0] (.names)                                                                 0.100     4.311
new_n3977.out[0] (.names)                                                                0.235     4.546
new_n3976.in[1] (.names)                                                                 0.331     4.878
new_n3976.out[0] (.names)                                                                0.235     5.113
n3328.in[2] (.names)                                                                     0.472     5.585
n3328.out[0] (.names)                                                                    0.235     5.820
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     5.820
data arrival time                                                                                  5.820

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.820
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.844


#End of timing report
