\hypertarget{_hardware_2_simulate_8cpp_source}{}\doxysection{Simulate.\+cpp}
\label{_hardware_2_simulate_8cpp_source}\index{Projects/PROLEAD/src/Hardware/Simulate.cpp@{Projects/PROLEAD/src/Hardware/Simulate.cpp}}
\mbox{\hyperlink{_hardware_2_simulate_8cpp}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00001}00001\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{_hardware_2_simulate_8hpp}{Hardware/Simulate.hpp}}"{}}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00002}00002\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00003}00003\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00004}\mbox{\hyperlink{namespace_hardware_1_1_simulate_a72dfd851a208dc46bb3dabfae0a05e64}{00004}}\ uint64\_t\ \mbox{\hyperlink{namespace_hardware_1_1_simulate_a72dfd851a208dc46bb3dabfae0a05e64}{Hardware::Simulate::EvaluateOperation}}(\mbox{\hyperlink{struct_hardware_1_1_operation_struct}{Hardware::OperationStruct}}\ Operation,\ uint64\_t\ *Values,\ \textcolor{keywordtype}{char}\ Intermediate)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00005}00005\ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00006}00006\ \ \ \ \ uint64\_t\ Res\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00007}00007\ \ \ \ \ \textcolor{keywordtype}{int}\ i,\ j;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00008}00008\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00009}00009\ \ \ \ \ \textcolor{keywordflow}{for}\ (i\ =\ 0;\ i\ <\ Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_abd7d72beb865685f62b155d74d85f676}{NumberOfClauses}};\ i++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00010}00010\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00011}00011\ \ \ \ \ \ \ \ \ Res\ =\ Values[Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aaee9d625aa9751b8fa7f392f9f5de5c6}{OperandsInClause}}[i][0]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00012}00012\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00013}00013\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_ae4bf9ad7386c9355aecac4a60db9aa0e}{OperationOfClause}}[i]\ ==\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a48f940116524884f41adaadc36c2dec5}{Operation\_AND}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00014}00014\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (j\ =\ 1;\ j\ <\ Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aa68b9205885abebf698e089678744697}{NumberOfOperandsInClause}}[i];\ j++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00015}00015\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Res\ \&=\ Values[Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aaee9d625aa9751b8fa7f392f9f5de5c6}{OperandsInClause}}[i][j]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00016}00016\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ if\ (Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_ae4bf9ad7386c9355aecac4a60db9aa0e}{OperationOfClause}}[i]\ ==\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_abdd7f272f72ef7c2136fe6564a7fee00}{Operation\_OR}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00017}00017\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (j\ =\ 1;\ j\ <\ Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aa68b9205885abebf698e089678744697}{NumberOfOperandsInClause}}[i];\ j++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00018}00018\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Res\ |=\ Values[Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aaee9d625aa9751b8fa7f392f9f5de5c6}{OperandsInClause}}[i][j]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00019}00019\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ if\ (Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_ae4bf9ad7386c9355aecac4a60db9aa0e}{OperationOfClause}}[i]\ ==\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a9b978e28990f94e78c1ac2c655ca76a3}{Operation\_XOR}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00020}00020\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (j\ =\ 1;\ j\ <\ Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aa68b9205885abebf698e089678744697}{NumberOfOperandsInClause}}[i];\ j++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00021}00021\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Res\ \string^=\ Values[Operation.\mbox{\hyperlink{struct_hardware_1_1_operation_struct_aaee9d625aa9751b8fa7f392f9f5de5c6}{OperandsInClause}}[i][j]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00022}00022\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00023}00023\ \ \ \ \ \ \ \ \ \ \ \ \ Res\ =\ \string~Res;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00024}00024\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00025}00025\ \ \ \ \ \ \ \ \ Values[Intermediate\ +\ i]\ =\ Res;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00026}00026\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00028}00028\ \ \ \ \ \textcolor{keywordflow}{return}\ Res;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00029}00029\ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00031}\mbox{\hyperlink{namespace_hardware_1_1_simulate_a918b3104b44309495784c751d245b247}{00031}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{namespace_hardware_1_1_simulate_a918b3104b44309495784c751d245b247}{Hardware::Simulate::All}}(\mbox{\hyperlink{struct_hardware_1_1_library_struct}{Hardware::LibraryStruct}}\&\ Library,\ \mbox{\hyperlink{struct_hardware_1_1_circuit_struct}{Hardware::CircuitStruct}}\&\ Circuit,\ \mbox{\hyperlink{struct_hardware_1_1_settings_struct}{Hardware::SettingsStruct}}\&\ Settings,\ \mbox{\hyperlink{struct_hardware_1_1_shared_data_struct}{Hardware::SharedDataStruct}}*\ SharedData,\ \mbox{\hyperlink{struct_hardware_1_1_simulation_struct}{Hardware::SimulationStruct}}\&\ Simulation,\ \textcolor{keywordtype}{int}\ SimulationIndex,\ boost::mt19937\&\ ThreadRng)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00032}00032\ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00033}00033\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ i;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00034}00034\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ InputIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00035}00035\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ OutputIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00036}00036\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ SignalIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00037}00037\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ RegIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00038}00038\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ DepthIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00039}00039\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ CellIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00040}00040\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ ClockCycle;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00041}00041\ \ \ \ \ uint64\_t\ \ \ \ Value;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00042}00042\ \ \ \ \ uint64\_t\ \ \ \ Mask;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00043}00043\ \ \ \ \ uint64\_t\ \ \ \ ExpectedValue;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00044}00044\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ NumberOfWaitedClockCycles;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00045}00045\ \ \ \ \ uint64\_t\ \ \ \ InputVector[100];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00046}00046\ \ \ \ \ uint64\_t\ \ \ \ Active;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00047}00047\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ BitIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00048}00048\ \ \ \ \ \textcolor{comment}{//int\ \ \ \ \ \ \ ClockCyclesTook;}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00049}00049\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ GroupIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00050}00050\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ ValueIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00051}00051\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ ShareIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00052}00052\ \ \ \ \ uint64\_t\ \ \ \ Select[100];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00053}00053\ \ \ \ \ \textcolor{keywordtype}{int}\ \ \ \ \ \ \ \ \ ProbeIndex;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00054}00054\ \ \ \ \ std::string\ ErrorMessage;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00056}00056\ \ \ \ \ \textcolor{comment}{//\ assigning\ inputs\ (fixed/random/etc)}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00057}00057\ \ \ \ \ boost::uniform\_int<uint64\_t>\ ThreadDist(0,std::numeric\_limits<uint64\_t>::max());}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00058}00058\ \ \ \ \ boost::variate\_generator<boost::mt19937\&,\ boost::uniform\_int<uint64\_t>>\ ThreadPrng(ThreadRng,\ ThreadDist);}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00059}00059\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00060}00060\ \ \ \ \ \textcolor{keywordflow}{for}\ (GroupIndex\ =\ 0;GroupIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}{NumberOfGroups}};\ GroupIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00061}00061\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00062}00062\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (ValueIndex\ =\ 0;ValueIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a9415e722f8d9f4767af7dc6de507c0cd}{NumberOfGroupValues}};ValueIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00063}00063\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00064}00064\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a1484af44e2fdb8f587dfacaa95bd76a1}{Group\_Values}}[GroupIndex][ValueIndex]\ <\ 0)\{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00065}00065\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>GroupValues[GroupIndex][ValueIndex]\ =\ ThreadPrng();}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00066}00066\ \ \ \ \ \ \ \ \ \ \ \ \ \}\textcolor{keywordflow}{else}\{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00067}00067\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>GroupValues[GroupIndex][ValueIndex]\ =\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a1484af44e2fdb8f587dfacaa95bd76a1}{Group\_Values}}[GroupIndex][ValueIndex]\ ?\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a92e5ac406e9ac24dbcd702eafb6fd36c}{FullOne}}\ :\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00068}00068\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00069}00069\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00071}00071\ \ \ \ \ \ \ \ \ Select[GroupIndex]\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00072}00072\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00073}00073\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00074}00074\ \ \ \ \ \textcolor{keywordflow}{for}\ (BitIndex\ =\ 0;BitIndex\ <\ 64;BitIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00075}00075\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00076}00076\ \ \ \ \ \ \ \ \ Simulation.SelectedGroups[SimulationIndex\ *\ 64\ +\ BitIndex]\ =\ ThreadPrng()\ \%\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}{NumberOfGroups}};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00077}00077\ \ \ \ \ \ \ \ \ Select[Simulation.SelectedGroups[SimulationIndex\ *\ 64\ +\ BitIndex]]\ |=\ SharedData-\/>OneIn64[BitIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00078}00078\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00080}00080\ \ \ \ \ \textcolor{keywordflow}{for}\ (ValueIndex\ =\ 0;ValueIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a9415e722f8d9f4767af7dc6de507c0cd}{NumberOfGroupValues}};ValueIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00081}00081\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00082}00082\ \ \ \ \ \ \ \ \ SharedData-\/>SelectedGroupValues[ValueIndex][0]\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00083}00083\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00084}00084\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (GroupIndex\ =\ 0;GroupIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}{NumberOfGroups}};\ GroupIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00085}00085\ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SelectedGroupValues[ValueIndex][0]\ |=\ SharedData-\/>GroupValues[GroupIndex][ValueIndex]\ \&\ Select[GroupIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00087}00087\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ sharing\ selected\ inputs}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00088}00088\ \ \ \ \ \ \ \ \ for\ (ShareIndex\ =\ 0;ShareIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a9ed1783f1b03909a505a8f6ab555e9aa}{MaxNumberOfSharesGroupValues}}[ValueIndex];ShareIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00089}00089\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00090}00090\ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SelectedGroupValues[ValueIndex][ShareIndex\ +\ 1]\ \ =\ ThreadPrng();}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00091}00091\ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SelectedGroupValues[ValueIndex][0]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \string^=\ SharedData-\/>SelectedGroupValues[ValueIndex][ShareIndex\ +\ 1];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00092}00092\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00093}00093\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00095}00095\ \ \ \ \ NumberOfWaitedClockCycles\ =\ -\/1;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00096}00096\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00097}00097\ \ \ \ \ \textcolor{keywordflow}{for}\ (ClockCycle\ =\ 0;\ ClockCycle\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a995f534c3f10b6ea72e6de314320cca7}{Max\_No\_ClockCycles}};\ ClockCycle++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00098}00098\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00099}00099\ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8363d2b3f0a4fd23a19de3eb8f2d2b39}{ClockSignal}}]\ =\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a92e5ac406e9ac24dbcd702eafb6fd36c}{FullOne}};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00101}00101\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ evaluate\ the\ registers}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00103}00103\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (RegIndex\ =\ 0;\ RegIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a1cef5f438d78f2ac12be005e1d9391e9}{NumberOfRegs}};\ RegIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00104}00104\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00105}00105\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (InputIndex\ =\ 0;\ InputIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a59430047bd6b031cc83e842e13232476}{NumberOfInputs}};\ InputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00106}00106\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ InputVector[InputIndex]\ =\ SharedData-\/>SignalValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_ac97181ddad17332b704e9c98cc7d55e3}{Inputs}}[InputIndex]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00108}00108\ \ \ \ \ \ \ \ \ \ \ \ \ for\ (OutputIndex\ =\ 0;\ OutputIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_aa02ccb5dbedab1f3f9683ed477c9d34f}{NumberOfOutputs}};\ OutputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00109}00109\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ InputVector[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a59430047bd6b031cc83e842e13232476}{NumberOfInputs}}\ +\ OutputIndex]\ =\ SharedData-\/>RegValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_ab0bd34ebfa171220244e8304f523e47b}{RegValueIndexes}}[OutputIndex]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00110}00110\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00111}00111\ \ \ \ \ \ \ \ \ \ \ \ \ for\ (OutputIndex\ =\ 0;\ OutputIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_aa02ccb5dbedab1f3f9683ed477c9d34f}{NumberOfOutputs}};\ OutputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00112}00112\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00113}00113\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Value\ =\ \mbox{\hyperlink{namespace_hardware_1_1_simulate_a72dfd851a208dc46bb3dabfae0a05e64}{Hardware::Simulate::EvaluateOperation}}(Library.\mbox{\hyperlink{struct_hardware_1_1_library_struct_ac86e154c8d77c8f32fade55873dcd66e}{CellTypes}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a8693d0fa700641691a64627a95c6640f}{Type}}]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_type_struct_ae6a7baca0ed1abb856193f7bb760e08c}{Operations}}[OutputIndex],\ InputVector,}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00114}00114\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Library.\mbox{\hyperlink{struct_hardware_1_1_library_struct_ac86e154c8d77c8f32fade55873dcd66e}{CellTypes}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a8693d0fa700641691a64627a95c6640f}{Type}}]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_type_struct_a447edae9f6ced33189e4bd50195a7f65}{Intermediate}});}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00116}00116\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (ClockCycle\ ==\ 0)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00117}00117\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>RegValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_ab0bd34ebfa171220244e8304f523e47b}{RegValueIndexes}}[OutputIndex]]\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00118}00118\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00119}00119\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>RegValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_ab0bd34ebfa171220244e8304f523e47b}{RegValueIndexes}}[OutputIndex]]\ =\ Value;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00120}00120\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00121}00121\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00122}00122\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00123}00123\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ applying\ always\ random\ inputs}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00125}00125\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (InputIndex\ =\ 0;\ InputIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_aca3ebb1197dab4dfc715583a6e8f75d7}{NumberOfAlwaysRandomInputs}};\ InputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00126}00126\ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ac7a047f87f75a66867d75780769309e7}{AlwaysRandomInputs}}[InputIndex]]\ =\ ThreadPrng();}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00128}00128\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ applying\ the\ initial\ inputs}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00130}00130\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (ClockCycle\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a78a14f2ca28f78151dea221a11b9433e}{InitialSim\_NumberOfClockCycles}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00131}00131\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00132}00132\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (InputIndex\ =\ 0;\ InputIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a26a97bb7ee13ecb31b844ea0d2ed63a6}{InitialSim\_NumberOfInputs}};\ InputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00133}00133\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00134}00134\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{InitialSim\_Values}}[ClockCycle][InputIndex]\ \&\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a3b0aa07676f18358d92ded85d38c726a}{GroupInMask}})\ ==\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a5ed1df3e1df85897c47a80dd9e6181f3}{GroupInput}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00135}00135\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00136}00136\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ValueIndex\ =\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{InitialSim\_Values}}[ClockCycle][InputIndex]\ \ \ \ \ \ \ \ \ \&\ 0xffffffff;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00137}00137\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ShareIndex\ =\ (Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{InitialSim\_Values}}[ClockCycle][InputIndex]\ >>\ 32)\ \&\ 0xff;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00138}00138\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00139}00139\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}{InitialSim\_Inputs}}[ClockCycle][InputIndex]]\ =\ SharedData-\/>SelectedGroupValues[ValueIndex][ShareIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00140}00140\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00141}00141\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{InitialSim\_Values}}[ClockCycle][InputIndex]\ \&\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a3b0aa07676f18358d92ded85d38c726a}{GroupInMask}})\ ==\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a8bd12fddda4470cfc0e6733340e79875}{SameInput}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00142}00142\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}{InitialSim\_Inputs}}[ClockCycle][InputIndex]]\ =\ SharedData-\/>LastInitialSimValues[InputIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00143}00143\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ if\ ((Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{InitialSim\_Values}}[ClockCycle][InputIndex]\ \&\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a3b0aa07676f18358d92ded85d38c726a}{GroupInMask}})\ ==\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a37a5fa5b817d7d50b992f8dc8c666b08}{RandomInput}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00144}00144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}{InitialSim\_Inputs}}[ClockCycle][InputIndex]]\ =\ ThreadPrng();}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00145}00145\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00146}00146\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}{InitialSim\_Inputs}}[ClockCycle][InputIndex]]\ =\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{InitialSim\_Values}}[ClockCycle][InputIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00148}00148\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>LastInitialSimValues[InputIndex]\ =\ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}{InitialSim\_Inputs}}[ClockCycle][InputIndex]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00149}00149\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00150}00150\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00152}00152\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ applying\ the\ register\ outputs\ to\ the\ output\ signals}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00154}00154\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (RegIndex\ =\ 0;\ RegIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a1cef5f438d78f2ac12be005e1d9391e9}{NumberOfRegs}};\ RegIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00155}00155\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00156}00156\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (OutputIndex\ =\ 0;\ OutputIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_aa02ccb5dbedab1f3f9683ed477c9d34f}{NumberOfOutputs}};\ OutputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00157}00157\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a883ee87d3ad8a18f77750a87b06fb28e}{Outputs}}[OutputIndex]\ !=\ -\/1)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00158}00158\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a883ee87d3ad8a18f77750a87b06fb28e}{Outputs}}[OutputIndex]]\ =\ SharedData-\/>RegValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a2cb36bb2d8f50683dc1e498ee88abb33}{Regs}}[RegIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_ab0bd34ebfa171220244e8304f523e47b}{RegValueIndexes}}[OutputIndex]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00159}00159\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00161}00161\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ storing\ the\ probe\ values\ in\ simualtion\ memory}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00163}00163\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (ProbeIndex\ =\ 0;ProbeIndex\ <\ Simulation.NumberOfAllGlitchExtendedProbes;ProbeIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00164}00164\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (BitIndex\ =\ 0;BitIndex\ <\ 64;BitIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00165}00165\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Simulation.ProbeValues[SimulationIndex\ *\ 64\ +\ BitIndex][ClockCycle][ProbeIndex]\ =}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00166}00166\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SharedData-\/>SignalValues[Simulation.SignalIndex\_of\_GlitchExtendedProbe[ProbeIndex]]\ \&\ SharedData-\/>OneIn64[BitIndex])\ ?\ 1\ :\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00168}00168\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ evaluate\ the\ circuits\ :D}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00170}00170\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (DepthIndex\ =\ 1;\ DepthIndex\ <=\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a123031a9b352e3983a452145632b91f3}{MaxDepth}};\ DepthIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00171}00171\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00172}00172\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (i\ =\ 0;\ i\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a8cc02a14a0f0392b4811a23b0c37fe5d}{NumberOfCellsInDepth}}[DepthIndex];\ i++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00173}00173\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00174}00174\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CellIndex\ =\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a50e2f801645744d3f7c9661594f8aa3f}{CellsInDepth}}[DepthIndex][i];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00176}00176\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (InputIndex\ =\ 0;\ InputIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a59430047bd6b031cc83e842e13232476}{NumberOfInputs}};\ InputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00177}00177\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ InputVector[InputIndex]\ =\ SharedData-\/>SignalValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_ac97181ddad17332b704e9c98cc7d55e3}{Inputs}}[InputIndex]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00179}00179\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ for\ (OutputIndex\ =\ 0;\ OutputIndex\ <\ Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_aa02ccb5dbedab1f3f9683ed477c9d34f}{NumberOfOutputs}};\ OutputIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00180}00180\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a883ee87d3ad8a18f77750a87b06fb28e}{Outputs}}[OutputIndex]\ !=\ -\/1)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00181}00181\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00182}00182\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Value\ =\ \mbox{\hyperlink{namespace_hardware_1_1_simulate_a72dfd851a208dc46bb3dabfae0a05e64}{Hardware::Simulate::EvaluateOperation}}(Library.\mbox{\hyperlink{struct_hardware_1_1_library_struct_ac86e154c8d77c8f32fade55873dcd66e}{CellTypes}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a8693d0fa700641691a64627a95c6640f}{Type}}]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_type_struct_ae6a7baca0ed1abb856193f7bb760e08c}{Operations}}[OutputIndex],\ InputVector,}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00183}00183\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Library.\mbox{\hyperlink{struct_hardware_1_1_library_struct_ac86e154c8d77c8f32fade55873dcd66e}{CellTypes}}[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a8693d0fa700641691a64627a95c6640f}{Type}}]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_type_struct_a447edae9f6ced33189e4bd50195a7f65}{Intermediate}});}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00184}00184\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_accc128ef47cf3e0bb30036f983cb96a2}{Cells}}[CellIndex]-\/>\mbox{\hyperlink{struct_hardware_1_1_cell_struct_a883ee87d3ad8a18f77750a87b06fb28e}{Outputs}}[OutputIndex]]\ =\ Value;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00185}00185\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00186}00186\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00187}00187\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00189}00189\ \ \ \ \ \ \ \ \ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8363d2b3f0a4fd23a19de3eb8f2d2b39}{ClockSignal}}]\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00191}00191\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ re-\/evaluate\ (we\ don't\ need\ it\ in\ this\ design\ since\ it\ works\ only\ at\ possitive\ edge\ of\ the\ clock\ and\ does\ not\ have\ a\ latch}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00192}00192\ \ \ \ \ \ \ \ \ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00193}00193\ \ \ \ \ \ \ \ \ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00194}00194\ \ \ \ \ \ \ \ \ \textcolor{comment}{//}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00196}00196\ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ check\ the\ conditions\ to\ terminate\ the\ simulation}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00198}00198\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (ClockCycle\ >\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a78a14f2ca28f78151dea221a11b9433e}{InitialSim\_NumberOfClockCycles}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00199}00199\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00200}00200\ \ \ \ \ \ \ \ \ \ \ \ \ Active\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00201}00201\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ad90cba2532d0fc1372430ba5d51e31ae}{EndSimCondition\_ClockCycles}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00202}00202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Active\ =\ (ClockCycle\ >=\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ad90cba2532d0fc1372430ba5d51e31ae}{EndSimCondition\_ClockCycles}})\ ?\ 0\ :\ \mbox{\hyperlink{_hardware_2_definitions_8hpp_a92e5ac406e9ac24dbcd702eafb6fd36c}{FullOne}};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00203}00203\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00204}00204\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (SignalIndex\ =\ 0;\ SignalIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a6c4c046c1a3a33745a289c6fc2bdb086}{EndSimCondition\_NumberOfSignals}};\ SignalIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00205}00205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Active\ |=\ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a388412c1bf58b54c0ac68f70870fc08a}{EndSimCondition\_Signals}}[SignalIndex]]\ \string^\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_afb3e091ba955b745753f544f105b975f}{EndSimCondition\_Values}}[SignalIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00207}00207\ \ \ \ \ \ \ \ \ \ \ \ \ if\ (Active\ ==\ 0)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00208}00208\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00209}00209\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (NumberOfWaitedClockCycles\ ==\ -\/1)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00210}00210\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ NumberOfWaitedClockCycles\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00211}00211\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00212}00212\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ NumberOfWaitedClockCycles++;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00213}00213\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00215}00215\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (NumberOfWaitedClockCycles\ ==\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a46c62b0a4b6bfabae4dc924a6fa19b94}{EndSim\_NumberOfWaitCycles}})}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00216}00216\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00217}00217\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//ClockCyclesTook\ =\ ClockCycle;}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00218}00218\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00219}00219\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00220}00220\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((ClockCycle\ ==\ (Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a995f534c3f10b6ea72e6de314320cca7}{Max\_No\_ClockCycles}}\ -\/\ 1))\ \&\&\ (NumberOfWaitedClockCycles\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a46c62b0a4b6bfabae4dc924a6fa19b94}{EndSim\_NumberOfWaitCycles}}))}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00221}00221\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00222}00222\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//ClockCyclesTook\ =\ ClockCycle\ +\ 1;}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00223}00223\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00224}00224\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00225}00225\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00226}00226\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00228}00228\ \ \ \ \ \textcolor{keywordflow}{for}\ (SignalIndex\ =\ 0;\ SignalIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a880857b1504ba1760cd96a328463539a}{NumberOfOutputSignals}};\ SignalIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00229}00229\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00230}00230\ \ \ \ \ \ \ \ \ Value\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00231}00231\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (ShareIndex\ =\ 0;\ ShareIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ae669a7d102157fc5296a10938a30600f}{NumberOfOutputShares}};\ ShareIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00232}00232\ \ \ \ \ \ \ \ \ \ \ \ \ Value\ \string^=\ SharedData-\/>SignalValues[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a0b1e8edc27cb64d6de0b21eb37a776a6}{OutputSignals}}[ShareIndex][SignalIndex]];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00233}00233\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00234}00234\ \ \ \ \ \ \ \ \ Mask\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00235}00235\ \ \ \ \ \ \ \ \ ExpectedValue\ =\ 0;}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00236}00236\ \ \ \ \ \ \ \ \ for\ (GroupIndex\ =\ 0;\ GroupIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}{NumberOfGroups}};\ GroupIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00237}00237\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00238}00238\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ab82b72ea70dbd0a7d2e3a73ee9ede9bd}{ExpectedOutputValues}}[GroupIndex][SignalIndex]\ >=\ 0)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00239}00239\ \ \ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00240}00240\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Mask\ |=\ Select[GroupIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00241}00241\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ab82b72ea70dbd0a7d2e3a73ee9ede9bd}{ExpectedOutputValues}}[GroupIndex][SignalIndex]\ ==\ 1)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00242}00242\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ExpectedValue\ |=\ Select[GroupIndex];}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00243}00243\ \ \ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00244}00244\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00246}00246\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((Value\ \&\ Mask)\ !=\ ExpectedValue)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00247}00247\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00248}00248\ \ \ \ \ \ \ \ \ \ \ \ \ ErrorMessage\ =\ \textcolor{stringliteral}{"{}Error\ in\ simulation.\ Value\ of\ signal(s)\(\backslash\)n"{}};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00249}00249\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{for}\ (ShareIndex\ =\ 0;\ ShareIndex\ <\ Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_ae669a7d102157fc5296a10938a30600f}{NumberOfOutputShares}};\ ShareIndex++)}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00250}00250\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ErrorMessage\ +=\ \textcolor{stringliteral}{"{}\ \ \(\backslash\)"{}"{}}\ +\ (std::string)Circuit.\mbox{\hyperlink{struct_hardware_1_1_circuit_struct_a317ceb837f3e9b77ab5fefe7ab811897}{Signals}}[Settings.\mbox{\hyperlink{struct_hardware_1_1_settings_struct_a0b1e8edc27cb64d6de0b21eb37a776a6}{OutputSignals}}[ShareIndex][SignalIndex]]-\/>\mbox{\hyperlink{struct_hardware_1_1_signal_struct_a8c754b94c58bc7093d1c964b5c859cea}{Name}}\ +\ \textcolor{stringliteral}{"{}\(\backslash\)"{}\(\backslash\)n"{}};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00252}00252\ \ \ \ \ \ \ \ \ \ \ \ \ ErrorMessage\ +=\ \textcolor{stringliteral}{"{}do\ not\ match\ to\ the\ expected\ output!"{}};}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00253}00253\ }
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \#pragma\ omp\ critical}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00255}00255\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{throw}\ std::runtime\_error(ErrorMessage);}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00256}00256\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00257}00257\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{_hardware_2_simulate_8cpp_source_l00258}00258\ \}}

\end{DoxyCode}
