//generated by autoeda

module tb_link_controller();

parameter DATA_WIDTH = 8;
parameter ADDR_WIDTH = 16;
parameter ADDR_PAGE_NUM_LOG = 12;

logic clk;
logic rst_n;
logic [ADDR_PAGE_NUM_LOG - 1:0]data_table_read_addr;
logic [ADDR_PAGE_NUM_LOG - 1:0]data_table_read_last_addr;
logic data_table_empty;
logic data_table_read_req;
logic data_table_write_req;
logic [ADDR_PAGE_NUM_LOG - 1:0]data_table_write_addr;
logic [ADDR_PAGE_NUM_LOG - 1:0]empty_table_read_addr;
logic [ADDR_PAGE_NUM_LOG - 1:0]empty_table_read_last_addr;
logic empty_table_empty;
logic empty_table_read_req;
logic empty_table_write_req;
logic [ADDR_PAGE_NUM_LOG - 1:0]empty_table_write_addr;
logic ram_write_req;
logic [ADDR_WIDTH - 1:0]ram_addr;
logic [DATA_WIDTH - 1:0]ram_write_data;
logic ram_controller_write_req;
logic link_table_read_valid;
logic link_table_write_req;
logic link_table_read_req;

link_controller #(
	.DATA_WIDTH       (DATA_WIDTH),
	.ADDR_WIDTH       (ADDR_WIDTH),
	.ADDR_PAGE_NUM_LOG(ADDR_PAGE_NUM_LOG)
) dut (
	.clk                       (clk),
	.rst_n                     (rst_n),
	.data_table_read_addr      (data_table_read_addr),
	.data_table_read_last_addr (data_table_read_last_addr),
	.data_table_empty          (data_table_empty),
	.data_table_read_req       (data_table_read_req),
	.data_table_write_req      (data_table_write_req),
	.data_table_write_addr     (data_table_write_addr),
	.empty_table_read_addr     (empty_table_read_addr),
	.empty_table_read_last_addr(empty_table_read_last_addr),
	.empty_table_empty         (empty_table_empty),
	.empty_table_read_req      (empty_table_read_req),
	.empty_table_write_req     (empty_table_write_req),
	.empty_table_write_addr    (empty_table_write_addr),
	.ram_write_req             (ram_write_req),
	.ram_addr                  (ram_addr),
	.ram_write_data            (ram_write_data),
	.ram_controller_write_req  (ram_controller_write_req),
	.link_table_read_valid     (link_table_read_valid),
	.link_table_write_req      (link_table_write_req),
	.link_table_read_req       (link_table_read_req)
);

initial begin
	clk = 0;
	forever begin
		 # <clock> clk = ~clk;
	end
end

initial begin
	rst_n = 1'b1;
	#5 rst_n = 1'b0;
	#10 rst_n = 1'b1;
end

initial begin
	data_table_read_addr = 'b0;
	data_table_read_last_addr = 'b0;
	data_table_empty = 'b0;
	empty_table_read_addr = 'b0;
	empty_table_read_last_addr = 'b0;
	empty_table_empty = 'b0;
	link_table_write_req = 'b0;
	link_table_read_req = 'b0;
end

endmodule