$date
	Tue Apr 22 10:46:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bittb $end
$var reg 16 ! A [15:0] $end
$upscope $end
$scope module bittb $end
$var reg 16 " B [15:0] $end
$upscope $end
$scope module bittb $end
$var reg 1 # Cin $end
$upscope $end
$scope module bittb $end
$var wire 16 $ Sum [15:0] $end
$upscope $end
$scope module bittb $end
$var wire 1 % Cout $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
b0 $
0#
b0 "
b0 !
$end
#10
b1101011010100011 $
1#
b101111010000001 "
b11010100100100 !
#20
0%
b1101101101010110 $
b111101100001101 "
b101011001100011 !
#30
1%
b11001001010011 $
b101001000010010 "
b1000010001100101 !
#40
0%
b1101101110010111 $
b1111000101110110 "
b1100110100001101 !
#50
b110000001100001 $
b1111011110001100 "
b101011111101101 !
#60
b1010100110001011 $
0#
b1000010011000101 "
b10010011000110 !
#70
1%
b110101001011100 $
b111001001110111 "
b1111011111100101 !
#80
b100010110000001 $
b110100111110010 "
b1101101110001111 !
#90
0%
b1100100110101101 $
b100111011000101 "
b111101011101000 !
#100
0%
b1101000010010000 $
1#
b101100000101101 "
b10100010111101 !
#110
0%
b1110100101101101 $
0#
b1000011100001010 "
b110001001100011 !
#120
b1101101101110110 $
1#
b100010110101010 "
b10000100100000 !
#130
b1000011010000011 $
b1011100000010011 "
b11111010010110 !
#140
0%
b1111100011101000 $
b1101110101101011 "
b1101011001010011 !
#150
1%
b101101010100 $
b11111010101110 "
b100101000000010 !
#160
0%
b1011101111110010 $
0#
b100100100100011 "
b111001011001111 !
#170
b101011100000110 $
b100110000111100 "
b101011001010 !
#180
1%
b1010011001011 $
b1011001101000001 "
b110000110001010 !
#190
b1110000011101111 $
1#
b1001010001001 "
b1111001101111000 !
#200
1%
b101111101111100 $
0#
b1111100111000110 "
b110010110110110 !
#210
