# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap polarfire /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# INFO: Simulation library CORECORDIC_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap CORECORDIC_LIB CORECORDIC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREFIR_PF_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap COREFIR_PF_LIB COREFIR_PF_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package corefir_rtl_pack
# -- Compiling package body corefir_rtl_pack
# -- Loading package corefir_rtl_pack
# ** Warning: /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/corefir_rtl_pack.vhd(469): Function 'running_sum_basic' may complete without a RETURN at line 466.
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/final_final_working/qam_16/component/Actel/DirectCore/COREFIR_PF/3.0.121/rtl/vhdl/core/enum_rtl_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package enum_rtl_pack
# -- Compiling package body enum_rtl_pack
# -- Loading package enum_rtl_pack
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package COREFIR_PF_C0_COREFIR_PF_C0_0_enumFIR_coefs
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/core/enum_PF/COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package COREFIR_PF_C0_COREFIR_PF_C0_0_enum_params
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vcom -reportprogress 300 -2008 -explicit -work COREFIR_PF_LIB /home/jessica/Desktop/final_final_working/qam_16/component/work/COREFIR_PF_C0/COREFIR_PF_C0_0/rtl/vhdl/test/user/coreparameters_tgi.vhd 
# -- Loading package STANDARD
# -- Compiling package coreparameters_tgi
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vlog -reportprogress 300 -sv -work postsynth /home/jessica/Desktop/final_final_working/qam_16/synthesis/my_design.v 
# -- Compiling module combiner
# -- Compiling module enum_kitDelay_bit_reg_5
# -- Compiling module enum_kitDelay_reg_4_7_1
# -- Compiling module enum_kitDelay_bit_reg_2
# -- Compiling module enum_kitDelay_bit_reg_2_0
# -- Compiling module enum_pad_g5_3_2_2_0_0_12_0_4_1
# -- Compiling module enum_kitDelay_bit_reg_attr_2
# -- Compiling module enum_kitDelay_bit_reg_attr_3
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_7layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_5layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_8layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_6layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_10layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_9layer1
# -- Compiling module enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1
# -- Compiling module enum_kitDelay_bit_reg_attr_3_0
# -- Compiling module enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1
# -- Compiling module enum_kitDelay_bit_reg_attr_2_0
# -- Compiling module enum_row_g5_work_corefir_pf_c0_rtl_0layer1
# -- Compiling module enum_kitDelay_bit_reg_attr_2_1
# -- Compiling module enum_kitDelay_reg_48_2
# -- Compiling module enum_kitDelay_bit_reg_attr_3_0_1
# -- Compiling module enum_kitDelay_bit_reg_attr_3_1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_2layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_0layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_3layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_1layer1
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_4layer1
# -- Compiling module enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1
# -- Compiling module enum_kitDelay_bit_reg_attr_3_0_0
# -- Compiling module enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1
# -- Compiling module enum_kitDelay_bit_reg_attr_2_0_0
# -- Compiling module enum_row_g5_work_corefir_pf_c0_rtl_1layer1
# -- Compiling module enum_kitDelay_reg_4_11
# -- Compiling module enum_dly_line_18x192_4_11_1_0
# -- Compiling module enum_kitCountS_5_10_1
# -- Compiling module enum_kitDelay_bit_reg_7_1
# -- Compiling module enum_kitDelay_bit_reg_3
# -- Compiling module enum_g5_latency_adv_11_2_3_2_2_6_1
# -- Compiling module enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_2
# -- Compiling module COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_0_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2
# -- Compiling module COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1
# -- Compiling module COREFIR_PF_C0
# -- Compiling module cordic_kitDelay_bit_reg_1s_0
# -- Compiling module cordic_kitDelay_reg_16_1s_0_2
# -- Compiling module cordic_kitDelay_reg_16_1s_0_1
# -- Compiling module cordic_kitRndEven_18_16_0
# -- Compiling module cordic_kitRoundTop_18_16_1s_0s_1
# -- Compiling module cordic_kitDelay_reg_16_1s_1
# -- Compiling module cordic_kitDelay_reg_16_1s
# -- Compiling module cordic_coarse_post_rotator_16_0_1s
# -- Compiling module cordic_kitDelay_reg_2s_1s
# -- Compiling module cordic_kitDelay_reg_16s_1s_0
# -- Compiling module cordic_coarse_pre_rotator_16s_0_1s
# -- Compiling module cordic_kitDelay_reg_2s_18s
# -- Compiling module cordic_kitDelay_bit_reg_1s
# -- Compiling module cordic_kitDelay_reg_16_1s_0_0
# -- Compiling module cordic_kitDelay_reg_16_1s_0
# -- Compiling module cordic_kitRndEven_18_16
# -- Compiling module cordic_kitRoundTop_18_16_1s_1s
# -- Compiling module cordic_par_calc_0_18_4_4s
# -- Compiling module cordic_par_calc_0_18_4_10s
# -- Compiling module cordic_par_calc_0_18_4_11s
# -- Compiling module cordic_par_calc_0_18_4_2s
# -- Compiling module cordic_par_calc_0_18_4_15s
# -- Compiling module cordic_par_calc_0_18_4_7s
# -- Compiling module cordic_par_calc_0_18_4_0s
# -- Compiling module cordic_par_calc_0_18_4_5s
# -- Compiling module cordic_par_calc_0_18_4_8s
# -- Compiling module cordic_par_calc_0_18_4_6s
# -- Compiling module cordic_par_calc_0_18_4_3s
# -- Compiling module cordic_par_calc_0_18_4_9s
# -- Compiling module cordic_par_calc_0_18_4_12s
# -- Compiling module cordic_par_calc_0_18_4_13s
# -- Compiling module cordic_par_calc_0_18_4_1s
# -- Compiling module cordic_par_calc_0_18_4_14s
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_uRotator_16s_18_16s_4_0_3s
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_cordic_par_Z2_layer0
# -- Compiling module CORECORDIC_C0_CORECORDIC_C0_0_CORECORDIC_Z1_layer0
# -- Compiling module CORECORDIC_C0
# -- Compiling module modulator
# -- Compiling module phase_counter
# -- Compiling module upsampler
# -- Compiling module four_pr
# -- Compiling module enum_kitDelay_reg_4_7_1_0
# -- Compiling module enum_kitDelay_bit_reg_2_1
# -- Compiling module enum_pad_g5_3_2_2_0_12_0_4_1_0
# -- Compiling module enum_kitDelay_bit_reg_attr_2_2
# -- Compiling module enum_kitDelay_bit_reg_attr_3_2
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_8layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_7layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_10layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_5layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_7layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_8layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_9layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_6layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_5layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_10layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_6layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_9layer1_0
# -- Compiling module enum_tap_undernibble_3_work_corefir_pf_c0_rtl_1layer1_0
# -- Compiling module enum_kitDelay_bit_reg_attr_3_0_2
# -- Compiling module enum_tap_nibble_work_corefir_pf_c0_rtl_1layer1_0
# -- Compiling module enum_kitDelay_bit_reg_attr_2_0_1
# -- Compiling module enum_row_g5_work_corefir_pf_c0_rtl_0layer1_0
# -- Compiling module enum_kitDelay_bit_reg_attr_2_3
# -- Compiling module enum_kitDelay_reg_48_2_0
# -- Compiling module enum_kitDelay_bit_reg_attr_3_0_4
# -- Compiling module enum_kitDelay_bit_reg_attr_3_3
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_2layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_2layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_4layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_0layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_1layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_3layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_3layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_1layer1_0
# -- Compiling module MACC_PA_BC_ROM_wrap_work_corefir_pf_c0_rtl_0layer1_0
# -- Compiling module enum_tap_g5_work_corefir_pf_c0_rtl_4layer1_0
# -- Compiling module enum_tap_undernibble_3_work_corefir_pf_c0_rtl_0layer1_0
# -- Compiling module enum_kitDelay_bit_reg_attr_3_0_3
# -- Compiling module enum_tap_nibble_work_corefir_pf_c0_rtl_0layer1_0
# -- Compiling module enum_kitDelay_bit_reg_attr_2_0_2
# -- Compiling module enum_row_g5_work_corefir_pf_c0_rtl_1layer1_0
# -- Compiling module enum_kitDelay_reg_4_11_0
# -- Compiling module enum_dly_line_18x192_4_11_1_1
# -- Compiling module enum_kitCountS_5_10_1_0
# -- Compiling module enum_kitDelay_bit_reg_7_1_0
# -- Compiling module enum_g5_latency_adv_11_2_3_2_6_1_0
# -- Compiling module enum_fir_adv_g5_work_corefir_pf_c0_rtl_0layer1_2_0
# -- Compiling module COREFIR_PF_C0_COREFIR_PF_C0_0_enum_fir_g5_1_11_1_0_0_12_0_4_0_0_3_2_2_1_1_1_4_2_0
# -- Compiling module COREFIR_PF_C0_COREFIR_PF_C0_0_COREFIR_PF_work_corefir_pf_c0_rtl_0layer1_0
# -- Compiling module COREFIR_PF_C0_0
# -- Compiling module my_design
# 
# Top level modules:
# 	my_design
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:01:12 on Aug 09,2025
# vlog -reportprogress 300 "+incdir+/home/jessica/Desktop/final_final_working/qam_16/stimulus" -sv -work postsynth /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v 
# -- Compiling module tb_my_design
# 
# Top level modules:
# 	tb_my_design
# End time: 13:01:12 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L polarfire -L postsynth -L CORECORDIC_LIB -L COREFIR_PF_LIB -t 1ps -pli "/usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so" postsynth.tb_my_design 
# Start time: 13:01:12 on Aug 09,2025
# //  ModelSim Microsemi Pro 2024.2 May 20 2024 Linux 6.8.0-65-generic
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout 'microsemimsim' license feature.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 35
# End time: 13:01:41 on Aug 09,2025, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
