/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0xfbc00daa */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_12318166303807365835_3151998091_1949784109_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_1949784109", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_1949784109.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_0577634219_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_0577634219", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_0577634219.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3290079990_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3290079990", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3290079990.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_4013420853_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_4013420853", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_4013420853.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3378753016_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3378753016", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3378753016.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3796827707_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3796827707", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3796827707.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_3688235542_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_3688235542", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_3688235542.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_4043002325_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091_4043002325", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091_4043002325.didat");
}

extern void simprims_ver_m_12318166303807365835_3151998091_init()
{
	xsi_register_didat("simprims_ver_m_12318166303807365835_3151998091", "isim/cpu_test_isim_translate.exe.sim/simprims_ver/m_12318166303807365835_3151998091.didat");
}
