# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv failed with 31 errors.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv failed with 3 errors.
# Compile of keccak_core_NOPL.sv failed with 3 errors.
# Compile of keccak_core_PL.sv failed with 3 errors.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 4 failed with 40 errors.
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
vsim work.vector_testbench
# vsim work.vector_testbench 
# Start time: 16:20:24 on Mar 25,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(115): (vopt-2241) Connection width does not match width of port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
# ** Warning: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(114): (vopt-2241) Connection width does not match width of port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
# ** Warning: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(114): (vopt-2241) Connection width does not match width of port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.keccak_pkg(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.vector_testbench(fast)
run -all
# ** Warning: (vsim-7) Failed to open readmem file "I:KeccakTienSHAKeccakInPythonKeccak_in.txt" in read mode.
# No such file or directory. (errno = ENOENT)    : I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(36)
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
vsim work.vector_testbench -voptargs=+acc
# End time: 16:21:47 on Mar 25,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 18
# vsim work.vector_testbench -voptargs="+acc" 
# Start time: 16:21:47 on Mar 25,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "control(fast)".
# Loading sv_std.std
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
run -all
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
quit -sim
vsim -voptargs=+acc work.vector_testbench
# End time: 16:36:15 on Mar 25,2023, Elapsed time: 0:14:28
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.vector_testbench 
# Start time: 16:36:15 on Mar 25,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
quit -sim
# End time: 17:06:59 on Mar 25,2023, Elapsed time: 0:30:44
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.vector_testbench
# vsim -voptargs="+acc" work.vector_testbench 
# Start time: 17:07:05 on Mar 25,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
quit -sim
vsim -voptargs=+acc work.vector_testbench
# End time: 17:18:10 on Mar 25,2023, Elapsed time: 0:11:05
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.vector_testbench 
# Start time: 17:18:10 on Mar 25,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
quit -sim
# End time: 17:27:32 on Mar 25,2023, Elapsed time: 0:09:22
# Errors: 0, Warnings: 5
vsim -voptargs=+acc work.vector_testbench
# vsim -voptargs="+acc" work.vector_testbench 
# Start time: 17:27:45 on Mar 25,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
quit -sim
# Compile of 24round_sm.sv was successful.
# Compile of array_to_string.sv was successful.
# Compile of buffer_in.sv was successful.
# Compile of buffer_in_2.sv was successful.
# Compile of control.sv was successful.
# Compile of control_2.sv was successful.
# Compile of control_signal.sv was successful.
# Compile of counter.sv was successful.
# Compile of get_input.sv was successful.
# Compile of keccak_core_ad_NOPL.sv was successful.
# Compile of keccak_core_NOPL.sv was successful.
# Compile of keccak_core_PL.sv was successful.
# Compile of keccak_pkg.sv was successful.
# Compile of mux2to1_1600bit.sv was successful.
# Compile of pipeline_reg.sv was successful.
# Compile of pipeline_top.sv was successful.
# Compile of pipeline_transformation_round.sv was successful.
# Compile of register.sv was successful.
# Compile of round_constant.sv was successful.
# Compile of sm_chi.sv was successful.
# Compile of sm_iota.sv was successful.
# Compile of sm_pi.sv was successful.
# Compile of sm_rho.sv was successful.
# Compile of sm_theta.sv was successful.
# Compile of step_mapping.sv was successful.
# Compile of step_mapping_24round.sv was successful.
# Compile of string_to_array.sv was successful.
# Compile of top_module.sv was successful.
# Compile of transformation_round.sv was successful.
# Compile of trunc.sv was successful.
# Compile of vector_testbench.sv was successful.
# Compile of VSX_module.sv was successful.
# Compile of write_output.sv was successful.
# 33 compiles, 0 failed with no errors.
# End time: 19:59:27 on Mar 25,2023, Elapsed time: 2:31:42
# Errors: 0, Warnings: 5
vsim -voptargs=+acc work.vector_testbench
# vsim -voptargs="+acc" work.vector_testbench 
# Start time: 19:59:45 on Mar 25,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.vector_testbench(fast)
# Loading work.readfile(fast)
# Loading work.pc_counter(fast)
# Loading work.get_input(fast)
# Loading work.keccak_pkg(fast)
# Loading work.top_module_sv_unit(fast)
# Loading work.top_module(fast)
# Loading work.buffer_in(fast)
# Loading work.mux2to1_1600bit(fast)
# Loading work.VSX_module(fast)
# Loading work.string_to_array_sv_unit(fast)
# Loading work.string_to_array(fast)
# Loading work.transformation_round_sv_unit(fast)
# Loading work.transformation_round(fast)
# Loading work.step_mapping_sv_unit(fast)
# Loading work.step_mapping(fast)
# Loading work.sm_theta_sv_unit(fast)
# Loading work.sm_theta(fast)
# Loading work.sm_rho_sv_unit(fast)
# Loading work.sm_rho(fast)
# Loading work.sm_pi_sv_unit(fast)
# Loading work.sm_pi(fast)
# Loading work.sm_chi_sv_unit(fast)
# Loading work.sm_chi(fast)
# Loading work.sm_iota_sv_unit(fast)
# Loading work.sm_iota(fast)
# Loading work.counter(fast)
# Loading work.control(fast)
# Loading work.array_to_string_sv_unit(fast)
# Loading work.array_to_string(fast)
# Loading work.register(fast)
# Loading work.trunc(fast)
# Loading work.write_output(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_in'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc_out'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(60).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/pc_counter File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'pc'. The port definition is at: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /vector_testbench/readfile/get_input File: I:/Keccak/keccak-hw-prj/TienSHA/get_input.sv Line: 115
run -all
# ** Note: $stop    : I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv(48)
#    Time: 200 us  Iteration: 0  Instance: /vector_testbench
# Break in Module vector_testbench at I:/Keccak/keccak-hw-prj/TienSHA/vector_testbench.sv line 48
