
driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090a4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08009284  08009284  00019284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093b8  080093b8  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080093b8  080093b8  000193b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093c0  080093c0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093c0  080093c0  000193c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080093c4  080093c4  000193c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080093c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000430c  20000078  08009440  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004384  08009440  00024384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001587d  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030da  00000000  00000000  00035925  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  00038a00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e68  00000000  00000000  00039998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024a52  00000000  00000000  0003a800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001325b  00000000  00000000  0005f252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddbde  00000000  00000000  000724ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015008b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000449c  00000000  00000000  001500e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800926c 	.word	0x0800926c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	0800926c 	.word	0x0800926c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b20:	f000 b96e 	b.w	8000e00 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9d08      	ldr	r5, [sp, #32]
 8000b42:	4604      	mov	r4, r0
 8000b44:	468c      	mov	ip, r1
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f040 8083 	bne.w	8000c52 <__udivmoddi4+0x116>
 8000b4c:	428a      	cmp	r2, r1
 8000b4e:	4617      	mov	r7, r2
 8000b50:	d947      	bls.n	8000be2 <__udivmoddi4+0xa6>
 8000b52:	fab2 f282 	clz	r2, r2
 8000b56:	b142      	cbz	r2, 8000b6a <__udivmoddi4+0x2e>
 8000b58:	f1c2 0020 	rsb	r0, r2, #32
 8000b5c:	fa24 f000 	lsr.w	r0, r4, r0
 8000b60:	4091      	lsls	r1, r2
 8000b62:	4097      	lsls	r7, r2
 8000b64:	ea40 0c01 	orr.w	ip, r0, r1
 8000b68:	4094      	lsls	r4, r2
 8000b6a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b6e:	0c23      	lsrs	r3, r4, #16
 8000b70:	fbbc f6f8 	udiv	r6, ip, r8
 8000b74:	fa1f fe87 	uxth.w	lr, r7
 8000b78:	fb08 c116 	mls	r1, r8, r6, ip
 8000b7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b80:	fb06 f10e 	mul.w	r1, r6, lr
 8000b84:	4299      	cmp	r1, r3
 8000b86:	d909      	bls.n	8000b9c <__udivmoddi4+0x60>
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b8e:	f080 8119 	bcs.w	8000dc4 <__udivmoddi4+0x288>
 8000b92:	4299      	cmp	r1, r3
 8000b94:	f240 8116 	bls.w	8000dc4 <__udivmoddi4+0x288>
 8000b98:	3e02      	subs	r6, #2
 8000b9a:	443b      	add	r3, r7
 8000b9c:	1a5b      	subs	r3, r3, r1
 8000b9e:	b2a4      	uxth	r4, r4
 8000ba0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ba4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bac:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bb0:	45a6      	cmp	lr, r4
 8000bb2:	d909      	bls.n	8000bc8 <__udivmoddi4+0x8c>
 8000bb4:	193c      	adds	r4, r7, r4
 8000bb6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bba:	f080 8105 	bcs.w	8000dc8 <__udivmoddi4+0x28c>
 8000bbe:	45a6      	cmp	lr, r4
 8000bc0:	f240 8102 	bls.w	8000dc8 <__udivmoddi4+0x28c>
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	443c      	add	r4, r7
 8000bc8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bcc:	eba4 040e 	sub.w	r4, r4, lr
 8000bd0:	2600      	movs	r6, #0
 8000bd2:	b11d      	cbz	r5, 8000bdc <__udivmoddi4+0xa0>
 8000bd4:	40d4      	lsrs	r4, r2
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	e9c5 4300 	strd	r4, r3, [r5]
 8000bdc:	4631      	mov	r1, r6
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	b902      	cbnz	r2, 8000be6 <__udivmoddi4+0xaa>
 8000be4:	deff      	udf	#255	; 0xff
 8000be6:	fab2 f282 	clz	r2, r2
 8000bea:	2a00      	cmp	r2, #0
 8000bec:	d150      	bne.n	8000c90 <__udivmoddi4+0x154>
 8000bee:	1bcb      	subs	r3, r1, r7
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	fa1f f887 	uxth.w	r8, r7
 8000bf8:	2601      	movs	r6, #1
 8000bfa:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bfe:	0c21      	lsrs	r1, r4, #16
 8000c00:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c04:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c08:	fb08 f30c 	mul.w	r3, r8, ip
 8000c0c:	428b      	cmp	r3, r1
 8000c0e:	d907      	bls.n	8000c20 <__udivmoddi4+0xe4>
 8000c10:	1879      	adds	r1, r7, r1
 8000c12:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c16:	d202      	bcs.n	8000c1e <__udivmoddi4+0xe2>
 8000c18:	428b      	cmp	r3, r1
 8000c1a:	f200 80e9 	bhi.w	8000df0 <__udivmoddi4+0x2b4>
 8000c1e:	4684      	mov	ip, r0
 8000c20:	1ac9      	subs	r1, r1, r3
 8000c22:	b2a3      	uxth	r3, r4
 8000c24:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c28:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c2c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c30:	fb08 f800 	mul.w	r8, r8, r0
 8000c34:	45a0      	cmp	r8, r4
 8000c36:	d907      	bls.n	8000c48 <__udivmoddi4+0x10c>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c3e:	d202      	bcs.n	8000c46 <__udivmoddi4+0x10a>
 8000c40:	45a0      	cmp	r8, r4
 8000c42:	f200 80d9 	bhi.w	8000df8 <__udivmoddi4+0x2bc>
 8000c46:	4618      	mov	r0, r3
 8000c48:	eba4 0408 	sub.w	r4, r4, r8
 8000c4c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c50:	e7bf      	b.n	8000bd2 <__udivmoddi4+0x96>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x12e>
 8000c56:	2d00      	cmp	r5, #0
 8000c58:	f000 80b1 	beq.w	8000dbe <__udivmoddi4+0x282>
 8000c5c:	2600      	movs	r6, #0
 8000c5e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c62:	4630      	mov	r0, r6
 8000c64:	4631      	mov	r1, r6
 8000c66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c6a:	fab3 f683 	clz	r6, r3
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d14a      	bne.n	8000d08 <__udivmoddi4+0x1cc>
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d302      	bcc.n	8000c7c <__udivmoddi4+0x140>
 8000c76:	4282      	cmp	r2, r0
 8000c78:	f200 80b8 	bhi.w	8000dec <__udivmoddi4+0x2b0>
 8000c7c:	1a84      	subs	r4, r0, r2
 8000c7e:	eb61 0103 	sbc.w	r1, r1, r3
 8000c82:	2001      	movs	r0, #1
 8000c84:	468c      	mov	ip, r1
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	d0a8      	beq.n	8000bdc <__udivmoddi4+0xa0>
 8000c8a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c8e:	e7a5      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000c90:	f1c2 0320 	rsb	r3, r2, #32
 8000c94:	fa20 f603 	lsr.w	r6, r0, r3
 8000c98:	4097      	lsls	r7, r2
 8000c9a:	fa01 f002 	lsl.w	r0, r1, r2
 8000c9e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca2:	40d9      	lsrs	r1, r3
 8000ca4:	4330      	orrs	r0, r6
 8000ca6:	0c03      	lsrs	r3, r0, #16
 8000ca8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000cac:	fa1f f887 	uxth.w	r8, r7
 8000cb0:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cb4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb8:	fb06 f108 	mul.w	r1, r6, r8
 8000cbc:	4299      	cmp	r1, r3
 8000cbe:	fa04 f402 	lsl.w	r4, r4, r2
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x19c>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cca:	f080 808d 	bcs.w	8000de8 <__udivmoddi4+0x2ac>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 808a 	bls.w	8000de8 <__udivmoddi4+0x2ac>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b281      	uxth	r1, r0
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce8:	fb00 f308 	mul.w	r3, r0, r8
 8000cec:	428b      	cmp	r3, r1
 8000cee:	d907      	bls.n	8000d00 <__udivmoddi4+0x1c4>
 8000cf0:	1879      	adds	r1, r7, r1
 8000cf2:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cf6:	d273      	bcs.n	8000de0 <__udivmoddi4+0x2a4>
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d971      	bls.n	8000de0 <__udivmoddi4+0x2a4>
 8000cfc:	3802      	subs	r0, #2
 8000cfe:	4439      	add	r1, r7
 8000d00:	1acb      	subs	r3, r1, r3
 8000d02:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d06:	e778      	b.n	8000bfa <__udivmoddi4+0xbe>
 8000d08:	f1c6 0c20 	rsb	ip, r6, #32
 8000d0c:	fa03 f406 	lsl.w	r4, r3, r6
 8000d10:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d14:	431c      	orrs	r4, r3
 8000d16:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d1a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d1e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d22:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d26:	431f      	orrs	r7, r3
 8000d28:	0c3b      	lsrs	r3, r7, #16
 8000d2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2e:	fa1f f884 	uxth.w	r8, r4
 8000d32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d36:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d3a:	fb09 fa08 	mul.w	sl, r9, r8
 8000d3e:	458a      	cmp	sl, r1
 8000d40:	fa02 f206 	lsl.w	r2, r2, r6
 8000d44:	fa00 f306 	lsl.w	r3, r0, r6
 8000d48:	d908      	bls.n	8000d5c <__udivmoddi4+0x220>
 8000d4a:	1861      	adds	r1, r4, r1
 8000d4c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d50:	d248      	bcs.n	8000de4 <__udivmoddi4+0x2a8>
 8000d52:	458a      	cmp	sl, r1
 8000d54:	d946      	bls.n	8000de4 <__udivmoddi4+0x2a8>
 8000d56:	f1a9 0902 	sub.w	r9, r9, #2
 8000d5a:	4421      	add	r1, r4
 8000d5c:	eba1 010a 	sub.w	r1, r1, sl
 8000d60:	b2bf      	uxth	r7, r7
 8000d62:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d66:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d6a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d6e:	fb00 f808 	mul.w	r8, r0, r8
 8000d72:	45b8      	cmp	r8, r7
 8000d74:	d907      	bls.n	8000d86 <__udivmoddi4+0x24a>
 8000d76:	19e7      	adds	r7, r4, r7
 8000d78:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d7c:	d22e      	bcs.n	8000ddc <__udivmoddi4+0x2a0>
 8000d7e:	45b8      	cmp	r8, r7
 8000d80:	d92c      	bls.n	8000ddc <__udivmoddi4+0x2a0>
 8000d82:	3802      	subs	r0, #2
 8000d84:	4427      	add	r7, r4
 8000d86:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d8a:	eba7 0708 	sub.w	r7, r7, r8
 8000d8e:	fba0 8902 	umull	r8, r9, r0, r2
 8000d92:	454f      	cmp	r7, r9
 8000d94:	46c6      	mov	lr, r8
 8000d96:	4649      	mov	r1, r9
 8000d98:	d31a      	bcc.n	8000dd0 <__udivmoddi4+0x294>
 8000d9a:	d017      	beq.n	8000dcc <__udivmoddi4+0x290>
 8000d9c:	b15d      	cbz	r5, 8000db6 <__udivmoddi4+0x27a>
 8000d9e:	ebb3 020e 	subs.w	r2, r3, lr
 8000da2:	eb67 0701 	sbc.w	r7, r7, r1
 8000da6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000daa:	40f2      	lsrs	r2, r6
 8000dac:	ea4c 0202 	orr.w	r2, ip, r2
 8000db0:	40f7      	lsrs	r7, r6
 8000db2:	e9c5 2700 	strd	r2, r7, [r5]
 8000db6:	2600      	movs	r6, #0
 8000db8:	4631      	mov	r1, r6
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	462e      	mov	r6, r5
 8000dc0:	4628      	mov	r0, r5
 8000dc2:	e70b      	b.n	8000bdc <__udivmoddi4+0xa0>
 8000dc4:	4606      	mov	r6, r0
 8000dc6:	e6e9      	b.n	8000b9c <__udivmoddi4+0x60>
 8000dc8:	4618      	mov	r0, r3
 8000dca:	e6fd      	b.n	8000bc8 <__udivmoddi4+0x8c>
 8000dcc:	4543      	cmp	r3, r8
 8000dce:	d2e5      	bcs.n	8000d9c <__udivmoddi4+0x260>
 8000dd0:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dd4:	eb69 0104 	sbc.w	r1, r9, r4
 8000dd8:	3801      	subs	r0, #1
 8000dda:	e7df      	b.n	8000d9c <__udivmoddi4+0x260>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e7d2      	b.n	8000d86 <__udivmoddi4+0x24a>
 8000de0:	4660      	mov	r0, ip
 8000de2:	e78d      	b.n	8000d00 <__udivmoddi4+0x1c4>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e7b9      	b.n	8000d5c <__udivmoddi4+0x220>
 8000de8:	4666      	mov	r6, ip
 8000dea:	e775      	b.n	8000cd8 <__udivmoddi4+0x19c>
 8000dec:	4630      	mov	r0, r6
 8000dee:	e74a      	b.n	8000c86 <__udivmoddi4+0x14a>
 8000df0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df4:	4439      	add	r1, r7
 8000df6:	e713      	b.n	8000c20 <__udivmoddi4+0xe4>
 8000df8:	3802      	subs	r0, #2
 8000dfa:	443c      	add	r4, r7
 8000dfc:	e724      	b.n	8000c48 <__udivmoddi4+0x10c>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	4a07      	ldr	r2, [pc, #28]	; (8000e30 <vApplicationGetIdleTaskMemory+0x2c>)
 8000e14:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	4a06      	ldr	r2, [pc, #24]	; (8000e34 <vApplicationGetIdleTaskMemory+0x30>)
 8000e1a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	2280      	movs	r2, #128	; 0x80
 8000e20:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e22:	bf00      	nop
 8000e24:	3714      	adds	r7, #20
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	20000094 	.word	0x20000094
 8000e34:	200000e8 	.word	0x200000e8

08000e38 <lcdInit>:
 * @param  address Display I2C 7-bit address
 * @param  lines   Number of lines of display
 * @param  columns Number of colums
 * @return         true if success
 */
bool lcdInit(I2C_HandleTypeDef *hi2c, uint8_t address, uint8_t lines, uint8_t columns) {
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b086      	sub	sp, #24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	4608      	mov	r0, r1
 8000e42:	4611      	mov	r1, r2
 8000e44:	461a      	mov	r2, r3
 8000e46:	4603      	mov	r3, r0
 8000e48:	70fb      	strb	r3, [r7, #3]
 8000e4a:	460b      	mov	r3, r1
 8000e4c:	70bb      	strb	r3, [r7, #2]
 8000e4e:	4613      	mov	r3, r2
 8000e50:	707b      	strb	r3, [r7, #1]

    TickType_t xLastWakeTime;

    uint8_t lcdData = LCD_BIT_5x8DOTS;
 8000e52:	2300      	movs	r3, #0
 8000e54:	73fb      	strb	r3, [r7, #15]

    lcdParams.hi2c      = hi2c;
 8000e56:	4a4f      	ldr	r2, [pc, #316]	; (8000f94 <lcdInit+0x15c>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6013      	str	r3, [r2, #0]
    lcdParams.address   = address << 1;
 8000e5c:	78fb      	ldrb	r3, [r7, #3]
 8000e5e:	005b      	lsls	r3, r3, #1
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4b4c      	ldr	r3, [pc, #304]	; (8000f94 <lcdInit+0x15c>)
 8000e64:	719a      	strb	r2, [r3, #6]
    lcdParams.lines     = lines;
 8000e66:	4a4b      	ldr	r2, [pc, #300]	; (8000f94 <lcdInit+0x15c>)
 8000e68:	78bb      	ldrb	r3, [r7, #2]
 8000e6a:	7113      	strb	r3, [r2, #4]
    lcdParams.columns   = columns;
 8000e6c:	4a49      	ldr	r2, [pc, #292]	; (8000f94 <lcdInit+0x15c>)
 8000e6e:	787b      	ldrb	r3, [r7, #1]
 8000e70:	7153      	strb	r3, [r2, #5]
    lcdParams.backlight = LCD_BIT_BACKIGHT_ON;
 8000e72:	4b48      	ldr	r3, [pc, #288]	; (8000f94 <lcdInit+0x15c>)
 8000e74:	2208      	movs	r2, #8
 8000e76:	71da      	strb	r2, [r3, #7]

    lcdCommandBuffer[0] = LCD_BIT_E | (0x03 << 4);
 8000e78:	4b47      	ldr	r3, [pc, #284]	; (8000f98 <lcdInit+0x160>)
 8000e7a:	2234      	movs	r2, #52	; 0x34
 8000e7c:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];
 8000e7e:	4b46      	ldr	r3, [pc, #280]	; (8000f98 <lcdInit+0x160>)
 8000e80:	781a      	ldrb	r2, [r3, #0]
 8000e82:	4b45      	ldr	r3, [pc, #276]	; (8000f98 <lcdInit+0x160>)
 8000e84:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = (0x03 << 4);
 8000e86:	4b44      	ldr	r3, [pc, #272]	; (8000f98 <lcdInit+0x160>)
 8000e88:	2230      	movs	r2, #48	; 0x30
 8000e8a:	709a      	strb	r2, [r3, #2]

    /* First 3 steps of init cycles. They are the same. */
    for (uint8_t i = 0; i < 3; ++i) {
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	75fb      	strb	r3, [r7, #23]
 8000e90:	e030      	b.n	8000ef4 <lcdInit+0xbc>
        if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 3) != HAL_OK) {
 8000e92:	4b40      	ldr	r3, [pc, #256]	; (8000f94 <lcdInit+0x15c>)
 8000e94:	6818      	ldr	r0, [r3, #0]
 8000e96:	4b3f      	ldr	r3, [pc, #252]	; (8000f94 <lcdInit+0x15c>)
 8000e98:	799b      	ldrb	r3, [r3, #6]
 8000e9a:	b299      	uxth	r1, r3
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	4a3e      	ldr	r2, [pc, #248]	; (8000f98 <lcdInit+0x160>)
 8000ea0:	f003 ff26 	bl	8004cf0 <HAL_I2C_Master_Transmit_DMA>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <lcdInit+0x76>
            return false;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e06d      	b.n	8000f8a <lcdInit+0x152>
        }

        xLastWakeTime = xTaskGetTickCount();
 8000eae:	f006 ff03 	bl	8007cb8 <xTaskGetTickCount>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	613b      	str	r3, [r7, #16]

        while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8000eb6:	e002      	b.n	8000ebe <lcdInit+0x86>
            vTaskDelay(1);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f006 fdbf 	bl	8007a3c <vTaskDelay>
        while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8000ebe:	4b35      	ldr	r3, [pc, #212]	; (8000f94 <lcdInit+0x15c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f004 fac4 	bl	8005450 <HAL_I2C_GetState>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b20      	cmp	r3, #32
 8000ecc:	d1f4      	bne.n	8000eb8 <lcdInit+0x80>
        }

        if (i == 2) {
 8000ece:	7dfb      	ldrb	r3, [r7, #23]
 8000ed0:	2b02      	cmp	r3, #2
 8000ed2:	d106      	bne.n	8000ee2 <lcdInit+0xaa>
            // For the last cycle delay is less then 1 ms (100us by datasheet)
            vTaskDelayUntil(&xLastWakeTime, (TickType_t)1);
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	2101      	movs	r1, #1
 8000eda:	4618      	mov	r0, r3
 8000edc:	f006 fd30 	bl	8007940 <vTaskDelayUntil>
 8000ee0:	e005      	b.n	8000eee <lcdInit+0xb6>
        } else {
            // For first 2 cycles delay is less then 5ms (4100us by datasheet)
            vTaskDelayUntil(&xLastWakeTime, (TickType_t)5);
 8000ee2:	f107 0310 	add.w	r3, r7, #16
 8000ee6:	2105      	movs	r1, #5
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f006 fd29 	bl	8007940 <vTaskDelayUntil>
    for (uint8_t i = 0; i < 3; ++i) {
 8000eee:	7dfb      	ldrb	r3, [r7, #23]
 8000ef0:	3301      	adds	r3, #1
 8000ef2:	75fb      	strb	r3, [r7, #23]
 8000ef4:	7dfb      	ldrb	r3, [r7, #23]
 8000ef6:	2b02      	cmp	r3, #2
 8000ef8:	d9cb      	bls.n	8000e92 <lcdInit+0x5a>
        }
    }

    /* Lets turn to 4-bit at least */
    lcdCommandBuffer[0] = LCD_BIT_BACKIGHT_ON | LCD_BIT_E | (LCD_MODE_4BITS << 4);
 8000efa:	4b27      	ldr	r3, [pc, #156]	; (8000f98 <lcdInit+0x160>)
 8000efc:	222c      	movs	r2, #44	; 0x2c
 8000efe:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];
 8000f00:	4b25      	ldr	r3, [pc, #148]	; (8000f98 <lcdInit+0x160>)
 8000f02:	781a      	ldrb	r2, [r3, #0]
 8000f04:	4b24      	ldr	r3, [pc, #144]	; (8000f98 <lcdInit+0x160>)
 8000f06:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = LCD_BIT_BACKIGHT_ON | (LCD_MODE_4BITS << 4);
 8000f08:	4b23      	ldr	r3, [pc, #140]	; (8000f98 <lcdInit+0x160>)
 8000f0a:	2228      	movs	r2, #40	; 0x28
 8000f0c:	709a      	strb	r2, [r3, #2]

    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 3) != HAL_OK) {
 8000f0e:	4b21      	ldr	r3, [pc, #132]	; (8000f94 <lcdInit+0x15c>)
 8000f10:	6818      	ldr	r0, [r3, #0]
 8000f12:	4b20      	ldr	r3, [pc, #128]	; (8000f94 <lcdInit+0x15c>)
 8000f14:	799b      	ldrb	r3, [r3, #6]
 8000f16:	b299      	uxth	r1, r3
 8000f18:	2303      	movs	r3, #3
 8000f1a:	4a1f      	ldr	r2, [pc, #124]	; (8000f98 <lcdInit+0x160>)
 8000f1c:	f003 fee8 	bl	8004cf0 <HAL_I2C_Master_Transmit_DMA>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d004      	beq.n	8000f30 <lcdInit+0xf8>
        return false;
 8000f26:	2300      	movs	r3, #0
 8000f28:	e02f      	b.n	8000f8a <lcdInit+0x152>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	f006 fd86 	bl	8007a3c <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8000f30:	4b18      	ldr	r3, [pc, #96]	; (8000f94 <lcdInit+0x15c>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f004 fa8b 	bl	8005450 <HAL_I2C_GetState>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b20      	cmp	r3, #32
 8000f3e:	d1f4      	bne.n	8000f2a <lcdInit+0xf2>
    }

    /* Lets set display params */
    /* First of all lets set display size */
    lcdData |= LCD_MODE_4BITS;
 8000f40:	7bfb      	ldrb	r3, [r7, #15]
 8000f42:	f043 0302 	orr.w	r3, r3, #2
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	73fb      	strb	r3, [r7, #15]

    if (lcdParams.lines > 1) {
 8000f4a:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <lcdInit+0x15c>)
 8000f4c:	791b      	ldrb	r3, [r3, #4]
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d904      	bls.n	8000f5c <lcdInit+0x124>
        lcdData |= LCD_BIT_2LINE;
 8000f52:	7bfb      	ldrb	r3, [r7, #15]
 8000f54:	f043 0308 	orr.w	r3, r3, #8
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	73fb      	strb	r3, [r7, #15]
    }

    lcdWriteByte((uint8_t)0x00, &lcdData);  // TODO: Make 5x10 dots font usable for some 1-line display
 8000f5c:	f107 030f 	add.w	r3, r7, #15
 8000f60:	4619      	mov	r1, r3
 8000f62:	2000      	movs	r0, #0
 8000f64:	f000 f980 	bl	8001268 <lcdWriteByte>

    /* Now lets set display, cursor and blink all on */
    lcdDisplayOn();
 8000f68:	2101      	movs	r1, #1
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	f000 f816 	bl	8000f9c <lcdCommand>

    /* Set cursor moving to the right */
    lcdCursorDirToRight();
 8000f70:	2101      	movs	r1, #1
 8000f72:	2007      	movs	r0, #7
 8000f74:	f000 f812 	bl	8000f9c <lcdCommand>

    /* Clear display and Set cursor at Home */
    lcdDisplayClear();
 8000f78:	2101      	movs	r1, #1
 8000f7a:	2002      	movs	r0, #2
 8000f7c:	f000 f80e 	bl	8000f9c <lcdCommand>
    lcdCursorHome();
 8000f80:	2101      	movs	r1, #1
 8000f82:	2005      	movs	r0, #5
 8000f84:	f000 f80a 	bl	8000f9c <lcdCommand>

    return true;
 8000f88:	2301      	movs	r3, #1
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3718      	adds	r7, #24
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	200002f0 	.word	0x200002f0
 8000f98:	200002e8 	.word	0x200002e8

08000f9c <lcdCommand>:
 * @brief  Send command to display
 * @param  command  One of listed in LCDCommands enum
 * @param  action   LCD_PARAM_SET or LCD_PARAM_UNSET
 * @return          true if success
 */
bool lcdCommand(LCDCommands command, LCDParamsActions action) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b084      	sub	sp, #16
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	460a      	mov	r2, r1
 8000fa6:	71fb      	strb	r3, [r7, #7]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	71bb      	strb	r3, [r7, #6]
    uint8_t lcdData = 0x00;
 8000fac:	2300      	movs	r3, #0
 8000fae:	73fb      	strb	r3, [r7, #15]

    /* First of all lest store the command */
    switch (action) {
 8000fb0:	79bb      	ldrb	r3, [r7, #6]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d06e      	beq.n	8001094 <lcdCommand+0xf8>
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	f040 80b4 	bne.w	8001124 <lcdCommand+0x188>
        case LCD_PARAM_SET:
            switch (command) {
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	3b01      	subs	r3, #1
 8000fc0:	2b07      	cmp	r3, #7
 8000fc2:	d864      	bhi.n	800108e <lcdCommand+0xf2>
 8000fc4:	a201      	add	r2, pc, #4	; (adr r2, 8000fcc <lcdCommand+0x30>)
 8000fc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fca:	bf00      	nop
 8000fcc:	08000fed 	.word	0x08000fed
 8000fd0:	0800101d 	.word	0x0800101d
 8000fd4:	08000ffd 	.word	0x08000ffd
 8000fd8:	0800100d 	.word	0x0800100d
 8000fdc:	08001041 	.word	0x08001041
 8000fe0:	08001075 	.word	0x08001075
 8000fe4:	08001065 	.word	0x08001065
 8000fe8:	0800107f 	.word	0x0800107f
                case LCD_DISPLAY:
                    lcdParams.modeBits |=  LCD_BIT_DISPLAY_ON;
 8000fec:	4b61      	ldr	r3, [pc, #388]	; (8001174 <lcdCommand+0x1d8>)
 8000fee:	7a1b      	ldrb	r3, [r3, #8]
 8000ff0:	f043 0304 	orr.w	r3, r3, #4
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b5f      	ldr	r3, [pc, #380]	; (8001174 <lcdCommand+0x1d8>)
 8000ff8:	721a      	strb	r2, [r3, #8]
                    break;
 8000ffa:	e04a      	b.n	8001092 <lcdCommand+0xf6>

                case LCD_CURSOR:
                    lcdParams.modeBits |= LCD_BIT_CURSOR_ON;
 8000ffc:	4b5d      	ldr	r3, [pc, #372]	; (8001174 <lcdCommand+0x1d8>)
 8000ffe:	7a1b      	ldrb	r3, [r3, #8]
 8001000:	f043 0302 	orr.w	r3, r3, #2
 8001004:	b2da      	uxtb	r2, r3
 8001006:	4b5b      	ldr	r3, [pc, #364]	; (8001174 <lcdCommand+0x1d8>)
 8001008:	721a      	strb	r2, [r3, #8]
                    break;
 800100a:	e042      	b.n	8001092 <lcdCommand+0xf6>

                case LCD_CURSOR_BLINK:
                    lcdParams.modeBits |= LCD_BIT_BLINK_ON;
 800100c:	4b59      	ldr	r3, [pc, #356]	; (8001174 <lcdCommand+0x1d8>)
 800100e:	7a1b      	ldrb	r3, [r3, #8]
 8001010:	f043 0301 	orr.w	r3, r3, #1
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4b57      	ldr	r3, [pc, #348]	; (8001174 <lcdCommand+0x1d8>)
 8001018:	721a      	strb	r2, [r3, #8]
                    break;
 800101a:	e03a      	b.n	8001092 <lcdCommand+0xf6>

                case LCD_CLEAR:
                    lcdData = LCD_BIT_DISP_CLEAR;
 800101c:	2301      	movs	r3, #1
 800101e:	73fb      	strb	r3, [r7, #15]

                    if (lcdWriteByte((uint8_t)0x00, &lcdData) == false) {
 8001020:	f107 030f 	add.w	r3, r7, #15
 8001024:	4619      	mov	r1, r3
 8001026:	2000      	movs	r0, #0
 8001028:	f000 f91e 	bl	8001268 <lcdWriteByte>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <lcdCommand+0x9a>
                        return false;
 8001032:	2300      	movs	r3, #0
 8001034:	e09a      	b.n	800116c <lcdCommand+0x1d0>
                    } else {
                        vTaskDelay(2);
 8001036:	2002      	movs	r0, #2
 8001038:	f006 fd00 	bl	8007a3c <vTaskDelay>
                        return true;
 800103c:	2301      	movs	r3, #1
 800103e:	e095      	b.n	800116c <lcdCommand+0x1d0>
                    }

                case LCD_CURSOR_HOME:
                    lcdData = LCD_BIT_CURSOR_HOME;
 8001040:	2302      	movs	r3, #2
 8001042:	73fb      	strb	r3, [r7, #15]

                    if (lcdWriteByte((uint8_t)0x00, &lcdData) == false) {
 8001044:	f107 030f 	add.w	r3, r7, #15
 8001048:	4619      	mov	r1, r3
 800104a:	2000      	movs	r0, #0
 800104c:	f000 f90c 	bl	8001268 <lcdWriteByte>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d101      	bne.n	800105a <lcdCommand+0xbe>
                        return false;
 8001056:	2300      	movs	r3, #0
 8001058:	e088      	b.n	800116c <lcdCommand+0x1d0>
                    } else {
                        vTaskDelay(2);
 800105a:	2002      	movs	r0, #2
 800105c:	f006 fcee 	bl	8007a3c <vTaskDelay>
                        return true;
 8001060:	2301      	movs	r3, #1
 8001062:	e083      	b.n	800116c <lcdCommand+0x1d0>
                    }

                case LCD_CURSOR_DIR_RIGHT:
                    lcdParams.entryBits |= LCD_BIT_CURSOR_DIR_RIGHT;
 8001064:	4b43      	ldr	r3, [pc, #268]	; (8001174 <lcdCommand+0x1d8>)
 8001066:	7a5b      	ldrb	r3, [r3, #9]
 8001068:	f043 0302 	orr.w	r3, r3, #2
 800106c:	b2da      	uxtb	r2, r3
 800106e:	4b41      	ldr	r3, [pc, #260]	; (8001174 <lcdCommand+0x1d8>)
 8001070:	725a      	strb	r2, [r3, #9]
                    break;
 8001072:	e00e      	b.n	8001092 <lcdCommand+0xf6>

                case LCD_CURSOR_DIR_LEFT:
                    lcdParams.entryBits |= LCD_BIT_CURSOR_DIR_LEFT;
 8001074:	4b3f      	ldr	r3, [pc, #252]	; (8001174 <lcdCommand+0x1d8>)
 8001076:	7a5a      	ldrb	r2, [r3, #9]
 8001078:	4b3e      	ldr	r3, [pc, #248]	; (8001174 <lcdCommand+0x1d8>)
 800107a:	725a      	strb	r2, [r3, #9]
                    break;
 800107c:	e009      	b.n	8001092 <lcdCommand+0xf6>

                case LCD_DISPLAY_SHIFT:
                    lcdParams.entryBits |= LCD_BIT_DISPLAY_SHIFT;
 800107e:	4b3d      	ldr	r3, [pc, #244]	; (8001174 <lcdCommand+0x1d8>)
 8001080:	7a5b      	ldrb	r3, [r3, #9]
 8001082:	f043 0301 	orr.w	r3, r3, #1
 8001086:	b2da      	uxtb	r2, r3
 8001088:	4b3a      	ldr	r3, [pc, #232]	; (8001174 <lcdCommand+0x1d8>)
 800108a:	725a      	strb	r2, [r3, #9]
                    break;
 800108c:	e001      	b.n	8001092 <lcdCommand+0xf6>

                default:
                    return false;
 800108e:	2300      	movs	r3, #0
 8001090:	e06c      	b.n	800116c <lcdCommand+0x1d0>
            }

            break;
 8001092:	e049      	b.n	8001128 <lcdCommand+0x18c>

        case LCD_PARAM_UNSET:
            switch (command) {
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	3b01      	subs	r3, #1
 8001098:	2b07      	cmp	r3, #7
 800109a:	d840      	bhi.n	800111e <lcdCommand+0x182>
 800109c:	a201      	add	r2, pc, #4	; (adr r2, 80010a4 <lcdCommand+0x108>)
 800109e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a2:	bf00      	nop
 80010a4:	080010c5 	.word	0x080010c5
 80010a8:	0800111f 	.word	0x0800111f
 80010ac:	080010d5 	.word	0x080010d5
 80010b0:	080010e5 	.word	0x080010e5
 80010b4:	0800111f 	.word	0x0800111f
 80010b8:	08001105 	.word	0x08001105
 80010bc:	080010f5 	.word	0x080010f5
 80010c0:	0800110f 	.word	0x0800110f
                case LCD_DISPLAY:
                    lcdParams.modeBits &= ~LCD_BIT_DISPLAY_ON;
 80010c4:	4b2b      	ldr	r3, [pc, #172]	; (8001174 <lcdCommand+0x1d8>)
 80010c6:	7a1b      	ldrb	r3, [r3, #8]
 80010c8:	f023 0304 	bic.w	r3, r3, #4
 80010cc:	b2da      	uxtb	r2, r3
 80010ce:	4b29      	ldr	r3, [pc, #164]	; (8001174 <lcdCommand+0x1d8>)
 80010d0:	721a      	strb	r2, [r3, #8]
                    break;
 80010d2:	e026      	b.n	8001122 <lcdCommand+0x186>

                case LCD_CURSOR:
                    lcdParams.modeBits &= ~LCD_BIT_CURSOR_ON;
 80010d4:	4b27      	ldr	r3, [pc, #156]	; (8001174 <lcdCommand+0x1d8>)
 80010d6:	7a1b      	ldrb	r3, [r3, #8]
 80010d8:	f023 0302 	bic.w	r3, r3, #2
 80010dc:	b2da      	uxtb	r2, r3
 80010de:	4b25      	ldr	r3, [pc, #148]	; (8001174 <lcdCommand+0x1d8>)
 80010e0:	721a      	strb	r2, [r3, #8]
                    break;
 80010e2:	e01e      	b.n	8001122 <lcdCommand+0x186>

                case LCD_CURSOR_BLINK:
                    lcdParams.modeBits &= ~LCD_BIT_BLINK_ON;
 80010e4:	4b23      	ldr	r3, [pc, #140]	; (8001174 <lcdCommand+0x1d8>)
 80010e6:	7a1b      	ldrb	r3, [r3, #8]
 80010e8:	f023 0301 	bic.w	r3, r3, #1
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	4b21      	ldr	r3, [pc, #132]	; (8001174 <lcdCommand+0x1d8>)
 80010f0:	721a      	strb	r2, [r3, #8]
                    break;
 80010f2:	e016      	b.n	8001122 <lcdCommand+0x186>

                case LCD_CURSOR_DIR_RIGHT:
                    lcdParams.entryBits &= ~LCD_BIT_CURSOR_DIR_RIGHT;
 80010f4:	4b1f      	ldr	r3, [pc, #124]	; (8001174 <lcdCommand+0x1d8>)
 80010f6:	7a5b      	ldrb	r3, [r3, #9]
 80010f8:	f023 0302 	bic.w	r3, r3, #2
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <lcdCommand+0x1d8>)
 8001100:	725a      	strb	r2, [r3, #9]
                    break;
 8001102:	e00e      	b.n	8001122 <lcdCommand+0x186>

                case LCD_CURSOR_DIR_LEFT:
                    lcdParams.entryBits &= ~LCD_BIT_CURSOR_DIR_LEFT;
 8001104:	4b1b      	ldr	r3, [pc, #108]	; (8001174 <lcdCommand+0x1d8>)
 8001106:	7a5a      	ldrb	r2, [r3, #9]
 8001108:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <lcdCommand+0x1d8>)
 800110a:	725a      	strb	r2, [r3, #9]
                    break;
 800110c:	e009      	b.n	8001122 <lcdCommand+0x186>

                case LCD_DISPLAY_SHIFT:
                    lcdParams.entryBits &= ~LCD_BIT_DISPLAY_SHIFT;
 800110e:	4b19      	ldr	r3, [pc, #100]	; (8001174 <lcdCommand+0x1d8>)
 8001110:	7a5b      	ldrb	r3, [r3, #9]
 8001112:	f023 0301 	bic.w	r3, r3, #1
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <lcdCommand+0x1d8>)
 800111a:	725a      	strb	r2, [r3, #9]
                    break;
 800111c:	e001      	b.n	8001122 <lcdCommand+0x186>

                default:
                    return false;
 800111e:	2300      	movs	r3, #0
 8001120:	e024      	b.n	800116c <lcdCommand+0x1d0>
            }

            break;
 8001122:	e001      	b.n	8001128 <lcdCommand+0x18c>

        default:
            return false;
 8001124:	2300      	movs	r3, #0
 8001126:	e021      	b.n	800116c <lcdCommand+0x1d0>
    }

    /* Now lets send the command */
    switch (command) {
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	2b08      	cmp	r3, #8
 800112c:	dc16      	bgt.n	800115c <lcdCommand+0x1c0>
 800112e:	2b06      	cmp	r3, #6
 8001130:	da0d      	bge.n	800114e <lcdCommand+0x1b2>
 8001132:	2b01      	cmp	r3, #1
 8001134:	d004      	beq.n	8001140 <lcdCommand+0x1a4>
 8001136:	2b00      	cmp	r3, #0
 8001138:	dd10      	ble.n	800115c <lcdCommand+0x1c0>
 800113a:	3b03      	subs	r3, #3
 800113c:	2b01      	cmp	r3, #1
 800113e:	d80d      	bhi.n	800115c <lcdCommand+0x1c0>
        case LCD_DISPLAY:
        case LCD_CURSOR:
        case LCD_CURSOR_BLINK:
            lcdData = LCD_BIT_DISPLAY_CONTROL | lcdParams.modeBits;
 8001140:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <lcdCommand+0x1d8>)
 8001142:	7a1b      	ldrb	r3, [r3, #8]
 8001144:	f043 0308 	orr.w	r3, r3, #8
 8001148:	b2db      	uxtb	r3, r3
 800114a:	73fb      	strb	r3, [r7, #15]
            break;
 800114c:	e007      	b.n	800115e <lcdCommand+0x1c2>

        case LCD_CURSOR_DIR_RIGHT:
        case LCD_CURSOR_DIR_LEFT:
        case LCD_DISPLAY_SHIFT:
            lcdData = LCD_BIT_ENTRY_MODE | lcdParams.entryBits;
 800114e:	4b09      	ldr	r3, [pc, #36]	; (8001174 <lcdCommand+0x1d8>)
 8001150:	7a5b      	ldrb	r3, [r3, #9]
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	b2db      	uxtb	r3, r3
 8001158:	73fb      	strb	r3, [r7, #15]
            break;
 800115a:	e000      	b.n	800115e <lcdCommand+0x1c2>

        default:
            break;
 800115c:	bf00      	nop
    }

    return lcdWriteByte((uint8_t)0x00, &lcdData);
 800115e:	f107 030f 	add.w	r3, r7, #15
 8001162:	4619      	mov	r1, r3
 8001164:	2000      	movs	r0, #0
 8001166:	f000 f87f 	bl	8001268 <lcdWriteByte>
 800116a:	4603      	mov	r3, r0
}
 800116c:	4618      	mov	r0, r3
 800116e:	3710      	adds	r7, #16
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	200002f0 	.word	0x200002f0

08001178 <lcdBacklight>:
 * @brief  Turn display's Backlight On or Off
 * @param  command LCD_BIT_BACKIGHT_ON to turn display On
 *                 LCD_BIT_BACKIGHT_OFF (or 0x00) to turn display Off
 * @return         true if success
 */
bool lcdBacklight(uint8_t command) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
    lcdParams.backlight = command;
 8001182:	4a10      	ldr	r2, [pc, #64]	; (80011c4 <lcdBacklight+0x4c>)
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	71d3      	strb	r3, [r2, #7]

    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, &lcdParams.backlight, 1) != HAL_OK) {
 8001188:	4b0e      	ldr	r3, [pc, #56]	; (80011c4 <lcdBacklight+0x4c>)
 800118a:	6818      	ldr	r0, [r3, #0]
 800118c:	4b0d      	ldr	r3, [pc, #52]	; (80011c4 <lcdBacklight+0x4c>)
 800118e:	799b      	ldrb	r3, [r3, #6]
 8001190:	b299      	uxth	r1, r3
 8001192:	2301      	movs	r3, #1
 8001194:	4a0c      	ldr	r2, [pc, #48]	; (80011c8 <lcdBacklight+0x50>)
 8001196:	f003 fdab 	bl	8004cf0 <HAL_I2C_Master_Transmit_DMA>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d004      	beq.n	80011aa <lcdBacklight+0x32>
        return false;
 80011a0:	2300      	movs	r3, #0
 80011a2:	e00b      	b.n	80011bc <lcdBacklight+0x44>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 80011a4:	2001      	movs	r0, #1
 80011a6:	f006 fc49 	bl	8007a3c <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 80011aa:	4b06      	ldr	r3, [pc, #24]	; (80011c4 <lcdBacklight+0x4c>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f004 f94e 	bl	8005450 <HAL_I2C_GetState>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b20      	cmp	r3, #32
 80011b8:	d1f4      	bne.n	80011a4 <lcdBacklight+0x2c>
    }

    return true;
 80011ba:	2301      	movs	r3, #1
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	200002f0 	.word	0x200002f0
 80011c8:	200002f7 	.word	0x200002f7

080011cc <lcdSetCursorPosition>:
 * @brief  Set cursor position on the display
 * @param  column counting from 0
 * @param  line   counting from 0
 * @return        true if success
 */
bool lcdSetCursorPosition(uint8_t column, uint8_t line) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	460a      	mov	r2, r1
 80011d6:	71fb      	strb	r3, [r7, #7]
 80011d8:	4613      	mov	r3, r2
 80011da:	71bb      	strb	r3, [r7, #6]
    // We will setup offsets for 4 lines maximum
    static const uint8_t lineOffsets[4] = { 0x00, 0x40, 0x14, 0x54 };

    if ( line >= lcdParams.lines ) {
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <lcdSetCursorPosition+0x50>)
 80011de:	791b      	ldrb	r3, [r3, #4]
 80011e0:	79ba      	ldrb	r2, [r7, #6]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d303      	bcc.n	80011ee <lcdSetCursorPosition+0x22>
        line = lcdParams.lines - 1;
 80011e6:	4b0d      	ldr	r3, [pc, #52]	; (800121c <lcdSetCursorPosition+0x50>)
 80011e8:	791b      	ldrb	r3, [r3, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	71bb      	strb	r3, [r7, #6]
    }

    uint8_t lcdCommand = LCD_BIT_SETDDRAMADDR | (column + lineOffsets[line]);
 80011ee:	79bb      	ldrb	r3, [r7, #6]
 80011f0:	4a0b      	ldr	r2, [pc, #44]	; (8001220 <lcdSetCursorPosition+0x54>)
 80011f2:	5cd2      	ldrb	r2, [r2, r3]
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	4413      	add	r3, r2
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	b25b      	sxtb	r3, r3
 80011fc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001200:	b25b      	sxtb	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	73fb      	strb	r3, [r7, #15]

    return lcdWriteByte(0x00, &lcdCommand);
 8001206:	f107 030f 	add.w	r3, r7, #15
 800120a:	4619      	mov	r1, r3
 800120c:	2000      	movs	r0, #0
 800120e:	f000 f82b 	bl	8001268 <lcdWriteByte>
 8001212:	4603      	mov	r3, r0
}
 8001214:	4618      	mov	r0, r3
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200002f0 	.word	0x200002f0
 8001220:	08009360 	.word	0x08009360

08001224 <lcdPrintStr>:
 * @brief  Print string from cursor position
 * @param  data   Pointer to string
 * @param  length Number of symbols to print
 * @return        true if success
 */
bool lcdPrintStr(uint8_t * data, uint8_t length) {
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	70fb      	strb	r3, [r7, #3]
    for (uint8_t i = 0; i < length; ++i) {
 8001230:	2300      	movs	r3, #0
 8001232:	73fb      	strb	r3, [r7, #15]
 8001234:	e00e      	b.n	8001254 <lcdPrintStr+0x30>
        if (lcdWriteByte(LCD_BIT_RS, &data[i]) == false) {
 8001236:	7bfb      	ldrb	r3, [r7, #15]
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	4413      	add	r3, r2
 800123c:	4619      	mov	r1, r3
 800123e:	2001      	movs	r0, #1
 8001240:	f000 f812 	bl	8001268 <lcdWriteByte>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d101      	bne.n	800124e <lcdPrintStr+0x2a>
            return false;
 800124a:	2300      	movs	r3, #0
 800124c:	e007      	b.n	800125e <lcdPrintStr+0x3a>
    for (uint8_t i = 0; i < length; ++i) {
 800124e:	7bfb      	ldrb	r3, [r7, #15]
 8001250:	3301      	adds	r3, #1
 8001252:	73fb      	strb	r3, [r7, #15]
 8001254:	7bfa      	ldrb	r2, [r7, #15]
 8001256:	78fb      	ldrb	r3, [r7, #3]
 8001258:	429a      	cmp	r2, r3
 800125a:	d3ec      	bcc.n	8001236 <lcdPrintStr+0x12>
        }
    }

    return true;
 800125c:	2301      	movs	r3, #1
}
 800125e:	4618      	mov	r0, r3
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
	...

08001268 <lcdWriteByte>:
 * @brief  Local function to send data to display
 * @param  rsRwBits State of RS and R/W bits
 * @param  data     Pointer to byte to send
 * @return          true if success
 */
static bool lcdWriteByte(uint8_t rsRwBits, uint8_t * data) {
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	4603      	mov	r3, r0
 8001270:	6039      	str	r1, [r7, #0]
 8001272:	71fb      	strb	r3, [r7, #7]

    /* Higher 4 bits*/
    lcdCommandBuffer[0] = rsRwBits | LCD_BIT_E | lcdParams.backlight | (*data & 0xF0);  // Send data and set strobe
 8001274:	4b33      	ldr	r3, [pc, #204]	; (8001344 <lcdWriteByte+0xdc>)
 8001276:	79da      	ldrb	r2, [r3, #7]
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	4313      	orrs	r3, r2
 800127c:	b2da      	uxtb	r2, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	f023 030f 	bic.w	r3, r3, #15
 8001286:	b2db      	uxtb	r3, r3
 8001288:	4313      	orrs	r3, r2
 800128a:	b2db      	uxtb	r3, r3
 800128c:	f043 0304 	orr.w	r3, r3, #4
 8001290:	b2da      	uxtb	r2, r3
 8001292:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <lcdWriteByte+0xe0>)
 8001294:	701a      	strb	r2, [r3, #0]
    lcdCommandBuffer[1] = lcdCommandBuffer[0];                                          // Strobe turned on
 8001296:	4b2c      	ldr	r3, [pc, #176]	; (8001348 <lcdWriteByte+0xe0>)
 8001298:	781a      	ldrb	r2, [r3, #0]
 800129a:	4b2b      	ldr	r3, [pc, #172]	; (8001348 <lcdWriteByte+0xe0>)
 800129c:	705a      	strb	r2, [r3, #1]
    lcdCommandBuffer[2] = rsRwBits | lcdParams.backlight | (*data & 0xF0);              // Turning strobe off
 800129e:	4b29      	ldr	r3, [pc, #164]	; (8001344 <lcdWriteByte+0xdc>)
 80012a0:	79da      	ldrb	r2, [r3, #7]
 80012a2:	79fb      	ldrb	r3, [r7, #7]
 80012a4:	4313      	orrs	r3, r2
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	b25a      	sxtb	r2, r3
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b25b      	sxtb	r3, r3
 80012b0:	f023 030f 	bic.w	r3, r3, #15
 80012b4:	b25b      	sxtb	r3, r3
 80012b6:	4313      	orrs	r3, r2
 80012b8:	b25b      	sxtb	r3, r3
 80012ba:	b2da      	uxtb	r2, r3
 80012bc:	4b22      	ldr	r3, [pc, #136]	; (8001348 <lcdWriteByte+0xe0>)
 80012be:	709a      	strb	r2, [r3, #2]

    /* Lower 4 bits*/
    lcdCommandBuffer[3] = rsRwBits | LCD_BIT_E | lcdParams.backlight | ((*data << 4) & 0xF0);  // Send data and set strobe
 80012c0:	4b20      	ldr	r3, [pc, #128]	; (8001344 <lcdWriteByte+0xdc>)
 80012c2:	79da      	ldrb	r2, [r3, #7]
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	4313      	orrs	r3, r2
 80012c8:	b2da      	uxtb	r2, r3
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	011b      	lsls	r3, r3, #4
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4313      	orrs	r3, r2
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f043 0304 	orr.w	r3, r3, #4
 80012da:	b2da      	uxtb	r2, r3
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <lcdWriteByte+0xe0>)
 80012de:	70da      	strb	r2, [r3, #3]
    lcdCommandBuffer[4] = lcdCommandBuffer[3];                                                 // Strobe turned on
 80012e0:	4b19      	ldr	r3, [pc, #100]	; (8001348 <lcdWriteByte+0xe0>)
 80012e2:	78da      	ldrb	r2, [r3, #3]
 80012e4:	4b18      	ldr	r3, [pc, #96]	; (8001348 <lcdWriteByte+0xe0>)
 80012e6:	711a      	strb	r2, [r3, #4]
    lcdCommandBuffer[5] = rsRwBits | lcdParams.backlight | ((*data << 4) & 0xF0);              // Turning strobe off
 80012e8:	4b16      	ldr	r3, [pc, #88]	; (8001344 <lcdWriteByte+0xdc>)
 80012ea:	79da      	ldrb	r2, [r3, #7]
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	b25a      	sxtb	r2, r3
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	011b      	lsls	r3, r3, #4
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b25b      	sxtb	r3, r3
 8001300:	b2da      	uxtb	r2, r3
 8001302:	4b11      	ldr	r3, [pc, #68]	; (8001348 <lcdWriteByte+0xe0>)
 8001304:	715a      	strb	r2, [r3, #5]


    if (HAL_I2C_Master_Transmit_DMA(lcdParams.hi2c, lcdParams.address, (uint8_t*)lcdCommandBuffer, 6) != HAL_OK) {
 8001306:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <lcdWriteByte+0xdc>)
 8001308:	6818      	ldr	r0, [r3, #0]
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <lcdWriteByte+0xdc>)
 800130c:	799b      	ldrb	r3, [r3, #6]
 800130e:	b299      	uxth	r1, r3
 8001310:	2306      	movs	r3, #6
 8001312:	4a0d      	ldr	r2, [pc, #52]	; (8001348 <lcdWriteByte+0xe0>)
 8001314:	f003 fcec 	bl	8004cf0 <HAL_I2C_Master_Transmit_DMA>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d004      	beq.n	8001328 <lcdWriteByte+0xc0>
        return false;
 800131e:	2300      	movs	r3, #0
 8001320:	e00b      	b.n	800133a <lcdWriteByte+0xd2>
    }

    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
        vTaskDelay(1);
 8001322:	2001      	movs	r0, #1
 8001324:	f006 fb8a 	bl	8007a3c <vTaskDelay>
    while (HAL_I2C_GetState(lcdParams.hi2c) != HAL_I2C_STATE_READY) {
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <lcdWriteByte+0xdc>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4618      	mov	r0, r3
 800132e:	f004 f88f 	bl	8005450 <HAL_I2C_GetState>
 8001332:	4603      	mov	r3, r0
 8001334:	2b20      	cmp	r3, #32
 8001336:	d1f4      	bne.n	8001322 <lcdWriteByte+0xba>
    }

    return true;
 8001338:	2301      	movs	r3, #1
}
 800133a:	4618      	mov	r0, r3
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200002f0 	.word	0x200002f0
 8001348:	200002e8 	.word	0x200002e8

0800134c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800134c:	b5b0      	push	{r4, r5, r7, lr}
 800134e:	b088      	sub	sp, #32
 8001350:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001352:	f001 f9ff 	bl	8002754 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001356:	f000 f8ad 	bl	80014b4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800135a:	f000 f9fb 	bl	8001754 <MX_GPIO_Init>
  MX_ADC1_Init();
 800135e:	f000 f907 	bl	8001570 <MX_ADC1_Init>
  MX_CAN1_Init();
 8001362:	f000 f957 	bl	8001614 <MX_CAN1_Init>
  MX_DMA_Init();
 8001366:	f000 f9b7 	bl	80016d8 <MX_DMA_Init>
  MX_I2C1_Init();
 800136a:	f000 f987 	bl	800167c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  // start up LCD display
  welcomeScreen();
 800136e:	f000 fb31 	bl	80019d4 <welcomeScreen>

  // TODO: FIX THE CAN MASK RANGES SO THEY ARE CORRECT 

  // init the CAN filter
	canFilter.FilterBank = 0;
 8001372:	4b46      	ldr	r3, [pc, #280]	; (800148c <main+0x140>)
 8001374:	2200      	movs	r2, #0
 8001376:	615a      	str	r2, [r3, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001378:	4b44      	ldr	r3, [pc, #272]	; (800148c <main+0x140>)
 800137a:	2200      	movs	r2, #0
 800137c:	619a      	str	r2, [r3, #24]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 800137e:	4b43      	ldr	r3, [pc, #268]	; (800148c <main+0x140>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
	canFilter.FilterIdHigh = 0x000;
 8001384:	4b41      	ldr	r3, [pc, #260]	; (800148c <main+0x140>)
 8001386:	2200      	movs	r2, #0
 8001388:	601a      	str	r2, [r3, #0]
	canFilter.FilterIdLow = 0xFFF;
 800138a:	4b40      	ldr	r3, [pc, #256]	; (800148c <main+0x140>)
 800138c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001390:	605a      	str	r2, [r3, #4]
	canFilter.FilterMaskIdHigh = 0x000;
 8001392:	4b3e      	ldr	r3, [pc, #248]	; (800148c <main+0x140>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
	canFilter.FilterMaskIdLow = 0xFFF;
 8001398:	4b3c      	ldr	r3, [pc, #240]	; (800148c <main+0x140>)
 800139a:	f640 72ff 	movw	r2, #4095	; 0xfff
 800139e:	60da      	str	r2, [r3, #12]
	canFilter.FilterScale = CAN_FILTERSCALE_32BIT;
 80013a0:	4b3a      	ldr	r3, [pc, #232]	; (800148c <main+0x140>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	61da      	str	r2, [r3, #28]
	canFilter.FilterActivation = ENABLE;
 80013a6:	4b39      	ldr	r3, [pc, #228]	; (800148c <main+0x140>)
 80013a8:	2201      	movs	r2, #1
 80013aa:	621a      	str	r2, [r3, #32]
	canFilter.SlaveStartFilterBank = 14;
 80013ac:	4b37      	ldr	r3, [pc, #220]	; (800148c <main+0x140>)
 80013ae:	220e      	movs	r2, #14
 80013b0:	625a      	str	r2, [r3, #36]	; 0x24

	// init the CAN mailbox for BASE
	txHeader0.DLC = 8; // Number of bites to be transmitted max- 8
 80013b2:	4b37      	ldr	r3, [pc, #220]	; (8001490 <main+0x144>)
 80013b4:	2208      	movs	r2, #8
 80013b6:	611a      	str	r2, [r3, #16]
	txHeader0.IDE = CAN_ID_STD;
 80013b8:	4b35      	ldr	r3, [pc, #212]	; (8001490 <main+0x144>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
	txHeader0.RTR = CAN_RTR_DATA;
 80013be:	4b34      	ldr	r3, [pc, #208]	; (8001490 <main+0x144>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	60da      	str	r2, [r3, #12]
	txHeader0.StdId = 0x90;
 80013c4:	4b32      	ldr	r3, [pc, #200]	; (8001490 <main+0x144>)
 80013c6:	2290      	movs	r2, #144	; 0x90
 80013c8:	601a      	str	r2, [r3, #0]
	txHeader0.ExtId = 0;
 80013ca:	4b31      	ldr	r3, [pc, #196]	; (8001490 <main+0x144>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	605a      	str	r2, [r3, #4]
	txHeader0.TransmitGlobalTime = DISABLE;
 80013d0:	4b2f      	ldr	r3, [pc, #188]	; (8001490 <main+0x144>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	751a      	strb	r2, [r3, #20]

	// init the CAN mailbox for Torque Setting 
	txHeader1.DLC = 8; // Number of bites to be transmitted max- 8
 80013d6:	4b2f      	ldr	r3, [pc, #188]	; (8001494 <main+0x148>)
 80013d8:	2208      	movs	r2, #8
 80013da:	611a      	str	r2, [r3, #16]
	txHeader1.IDE = CAN_ID_STD;
 80013dc:	4b2d      	ldr	r3, [pc, #180]	; (8001494 <main+0x148>)
 80013de:	2200      	movs	r2, #0
 80013e0:	609a      	str	r2, [r3, #8]
	txHeader1.RTR = CAN_RTR_DATA;
 80013e2:	4b2c      	ldr	r3, [pc, #176]	; (8001494 <main+0x148>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	60da      	str	r2, [r3, #12]
	txHeader1.StdId = 0x91;
 80013e8:	4b2a      	ldr	r3, [pc, #168]	; (8001494 <main+0x148>)
 80013ea:	2291      	movs	r2, #145	; 0x91
 80013ec:	601a      	str	r2, [r3, #0]
	txHeader1.ExtId = 0;
 80013ee:	4b29      	ldr	r3, [pc, #164]	; (8001494 <main+0x148>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	605a      	str	r2, [r3, #4]
	txHeader1.TransmitGlobalTime = DISABLE;
 80013f4:	4b27      	ldr	r3, [pc, #156]	; (8001494 <main+0x148>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	751a      	strb	r2, [r3, #20]

	// init the CAN mailbox for DAQ Data
	txHeader2.DLC = 8; // Number of bites to be transmitted max- 8
 80013fa:	4b27      	ldr	r3, [pc, #156]	; (8001498 <main+0x14c>)
 80013fc:	2208      	movs	r2, #8
 80013fe:	611a      	str	r2, [r3, #16]
	txHeader2.IDE = CAN_ID_STD;
 8001400:	4b25      	ldr	r3, [pc, #148]	; (8001498 <main+0x14c>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
	txHeader2.RTR = CAN_RTR_DATA;
 8001406:	4b24      	ldr	r3, [pc, #144]	; (8001498 <main+0x14c>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
	txHeader2.StdId = 0x92;
 800140c:	4b22      	ldr	r3, [pc, #136]	; (8001498 <main+0x14c>)
 800140e:	2292      	movs	r2, #146	; 0x92
 8001410:	601a      	str	r2, [r3, #0]
	txHeader2.ExtId = 0;
 8001412:	4b21      	ldr	r3, [pc, #132]	; (8001498 <main+0x14c>)
 8001414:	2200      	movs	r2, #0
 8001416:	605a      	str	r2, [r3, #4]
	txHeader2.TransmitGlobalTime = DISABLE;
 8001418:	4b1f      	ldr	r3, [pc, #124]	; (8001498 <main+0x14c>)
 800141a:	2200      	movs	r2, #0
 800141c:	751a      	strb	r2, [r3, #20]

	// init the CAN mailbox for Control Data
	txHeader3.DLC = 8; // Number of bites to be transmitted max- 8
 800141e:	4b1f      	ldr	r3, [pc, #124]	; (800149c <main+0x150>)
 8001420:	2208      	movs	r2, #8
 8001422:	611a      	str	r2, [r3, #16]
	txHeader3.IDE = CAN_ID_STD;
 8001424:	4b1d      	ldr	r3, [pc, #116]	; (800149c <main+0x150>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
	txHeader3.RTR = CAN_RTR_DATA;
 800142a:	4b1c      	ldr	r3, [pc, #112]	; (800149c <main+0x150>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
	txHeader3.StdId = 0x93;
 8001430:	4b1a      	ldr	r3, [pc, #104]	; (800149c <main+0x150>)
 8001432:	2293      	movs	r2, #147	; 0x93
 8001434:	601a      	str	r2, [r3, #0]
	txHeader3.ExtId = 0;
 8001436:	4b19      	ldr	r3, [pc, #100]	; (800149c <main+0x150>)
 8001438:	2200      	movs	r2, #0
 800143a:	605a      	str	r2, [r3, #4]
	txHeader3.TransmitGlobalTime = DISABLE;
 800143c:	4b17      	ldr	r3, [pc, #92]	; (800149c <main+0x150>)
 800143e:	2200      	movs	r2, #0
 8001440:	751a      	strb	r2, [r3, #20]

	HAL_CAN_ConfigFilter(&hcan1, &canFilter); // Initialize CAN Filter
 8001442:	4912      	ldr	r1, [pc, #72]	; (800148c <main+0x140>)
 8001444:	4816      	ldr	r0, [pc, #88]	; (80014a0 <main+0x154>)
 8001446:	f001 ff19 	bl	800327c <HAL_CAN_ConfigFilter>
	HAL_CAN_Start(&hcan1); // Initialize CAN Bus
 800144a:	4815      	ldr	r0, [pc, #84]	; (80014a0 <main+0x154>)
 800144c:	f002 f802 	bl	8003454 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);   // Initialize CAN Bus Rx Interrupt
 8001450:	2102      	movs	r1, #2
 8001452:	4813      	ldr	r0, [pc, #76]	; (80014a0 <main+0x154>)
 8001454:	f002 fa2f 	bl	80038b6 <HAL_CAN_ActivateNotification>

	// start the dma adc conversion
	HAL_ADC_Start_DMA(&hadc1, adc_buf, ADC_BUF_LEN);
 8001458:	220a      	movs	r2, #10
 800145a:	4912      	ldr	r1, [pc, #72]	; (80014a4 <main+0x158>)
 800145c:	4812      	ldr	r0, [pc, #72]	; (80014a8 <main+0x15c>)
 800145e:	f001 fa53 	bl	8002908 <HAL_ADC_Start_DMA>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001462:	4b12      	ldr	r3, [pc, #72]	; (80014ac <main+0x160>)
 8001464:	1d3c      	adds	r4, r7, #4
 8001466:	461d      	mov	r5, r3
 8001468:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800146a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800146c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001470:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	2100      	movs	r1, #0
 8001478:	4618      	mov	r0, r3
 800147a:	f005 ffba 	bl	80073f2 <osThreadCreate>
 800147e:	4603      	mov	r3, r0
 8001480:	4a0b      	ldr	r2, [pc, #44]	; (80014b0 <main+0x164>)
 8001482:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001484:	f005 ffae 	bl	80073e4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001488:	e7fe      	b.n	8001488 <main+0x13c>
 800148a:	bf00      	nop
 800148c:	20004330 	.word	0x20004330
 8001490:	200041d8 	.word	0x200041d8
 8001494:	20004358 	.word	0x20004358
 8001498:	200042ec 	.word	0x200042ec
 800149c:	200040c0 	.word	0x200040c0
 80014a0:	20004304 	.word	0x20004304
 80014a4:	200042c0 	.word	0x200042c0
 80014a8:	20004190 	.word	0x20004190
 80014ac:	08009290 	.word	0x08009290
 80014b0:	2000409c 	.word	0x2000409c

080014b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b094      	sub	sp, #80	; 0x50
 80014b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ba:	f107 031c 	add.w	r3, r7, #28
 80014be:	2234      	movs	r2, #52	; 0x34
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f007 faaa 	bl	8008a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014c8:	f107 0308 	add.w	r3, r7, #8
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
 80014d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014d8:	2300      	movs	r3, #0
 80014da:	607b      	str	r3, [r7, #4]
 80014dc:	4b22      	ldr	r3, [pc, #136]	; (8001568 <SystemClock_Config+0xb4>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	4a21      	ldr	r2, [pc, #132]	; (8001568 <SystemClock_Config+0xb4>)
 80014e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e6:	6413      	str	r3, [r2, #64]	; 0x40
 80014e8:	4b1f      	ldr	r3, [pc, #124]	; (8001568 <SystemClock_Config+0xb4>)
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f0:	607b      	str	r3, [r7, #4]
 80014f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f4:	2300      	movs	r3, #0
 80014f6:	603b      	str	r3, [r7, #0]
 80014f8:	4b1c      	ldr	r3, [pc, #112]	; (800156c <SystemClock_Config+0xb8>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a1b      	ldr	r2, [pc, #108]	; (800156c <SystemClock_Config+0xb8>)
 80014fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	4b19      	ldr	r3, [pc, #100]	; (800156c <SystemClock_Config+0xb8>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001510:	2302      	movs	r3, #2
 8001512:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001514:	2301      	movs	r3, #1
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001518:	2310      	movs	r3, #16
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800151c:	2300      	movs	r3, #0
 800151e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001520:	f107 031c 	add.w	r3, r7, #28
 8001524:	4618      	mov	r0, r3
 8001526:	f005 fcc1 	bl	8006eac <HAL_RCC_OscConfig>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001530:	f000 fe5a 	bl	80021e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001534:	230f      	movs	r3, #15
 8001536:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001540:	2300      	movs	r3, #0
 8001542:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001544:	2300      	movs	r3, #0
 8001546:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001548:	f107 0308 	add.w	r3, r7, #8
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f005 faf0 	bl	8006b34 <HAL_RCC_ClockConfig>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800155a:	f000 fe45 	bl	80021e8 <Error_Handler>
  }
}
 800155e:	bf00      	nop
 8001560:	3750      	adds	r7, #80	; 0x50
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000

08001570 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001576:	463b      	mov	r3, r7
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001582:	4b21      	ldr	r3, [pc, #132]	; (8001608 <MX_ADC1_Init+0x98>)
 8001584:	4a21      	ldr	r2, [pc, #132]	; (800160c <MX_ADC1_Init+0x9c>)
 8001586:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001588:	4b1f      	ldr	r3, [pc, #124]	; (8001608 <MX_ADC1_Init+0x98>)
 800158a:	2200      	movs	r2, #0
 800158c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800158e:	4b1e      	ldr	r3, [pc, #120]	; (8001608 <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001594:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <MX_ADC1_Init+0x98>)
 8001596:	2201      	movs	r2, #1
 8001598:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800159a:	4b1b      	ldr	r3, [pc, #108]	; (8001608 <MX_ADC1_Init+0x98>)
 800159c:	2201      	movs	r2, #1
 800159e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015a0:	4b19      	ldr	r3, [pc, #100]	; (8001608 <MX_ADC1_Init+0x98>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015a8:	4b17      	ldr	r3, [pc, #92]	; (8001608 <MX_ADC1_Init+0x98>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015ae:	4b16      	ldr	r3, [pc, #88]	; (8001608 <MX_ADC1_Init+0x98>)
 80015b0:	4a17      	ldr	r2, [pc, #92]	; (8001610 <MX_ADC1_Init+0xa0>)
 80015b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015b4:	4b14      	ldr	r3, [pc, #80]	; (8001608 <MX_ADC1_Init+0x98>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015ba:	4b13      	ldr	r3, [pc, #76]	; (8001608 <MX_ADC1_Init+0x98>)
 80015bc:	2201      	movs	r2, #1
 80015be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80015c0:	4b11      	ldr	r3, [pc, #68]	; (8001608 <MX_ADC1_Init+0x98>)
 80015c2:	2201      	movs	r2, #1
 80015c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015c8:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <MX_ADC1_Init+0x98>)
 80015ca:	2201      	movs	r2, #1
 80015cc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015ce:	480e      	ldr	r0, [pc, #56]	; (8001608 <MX_ADC1_Init+0x98>)
 80015d0:	f001 f956 	bl	8002880 <HAL_ADC_Init>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80015da:	f000 fe05 	bl	80021e8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80015de:	2300      	movs	r3, #0
 80015e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015e2:	2301      	movs	r3, #1
 80015e4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ea:	463b      	mov	r3, r7
 80015ec:	4619      	mov	r1, r3
 80015ee:	4806      	ldr	r0, [pc, #24]	; (8001608 <MX_ADC1_Init+0x98>)
 80015f0:	f001 fa98 	bl	8002b24 <HAL_ADC_ConfigChannel>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80015fa:	f000 fdf5 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 80015fe:	bf00      	nop
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20004190 	.word	0x20004190
 800160c:	40012000 	.word	0x40012000
 8001610:	0f000001 	.word	0x0f000001

08001614 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_Init 0 */
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */
  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001618:	4b16      	ldr	r3, [pc, #88]	; (8001674 <MX_CAN1_Init+0x60>)
 800161a:	4a17      	ldr	r2, [pc, #92]	; (8001678 <MX_CAN1_Init+0x64>)
 800161c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800161e:	4b15      	ldr	r3, [pc, #84]	; (8001674 <MX_CAN1_Init+0x60>)
 8001620:	2210      	movs	r2, #16
 8001622:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001624:	4b13      	ldr	r3, [pc, #76]	; (8001674 <MX_CAN1_Init+0x60>)
 8001626:	2200      	movs	r2, #0
 8001628:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800162a:	4b12      	ldr	r3, [pc, #72]	; (8001674 <MX_CAN1_Init+0x60>)
 800162c:	2200      	movs	r2, #0
 800162e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 8001630:	4b10      	ldr	r3, [pc, #64]	; (8001674 <MX_CAN1_Init+0x60>)
 8001632:	2200      	movs	r2, #0
 8001634:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001636:	4b0f      	ldr	r3, [pc, #60]	; (8001674 <MX_CAN1_Init+0x60>)
 8001638:	2200      	movs	r2, #0
 800163a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800163c:	4b0d      	ldr	r3, [pc, #52]	; (8001674 <MX_CAN1_Init+0x60>)
 800163e:	2200      	movs	r2, #0
 8001640:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001642:	4b0c      	ldr	r3, [pc, #48]	; (8001674 <MX_CAN1_Init+0x60>)
 8001644:	2200      	movs	r2, #0
 8001646:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8001648:	4b0a      	ldr	r3, [pc, #40]	; (8001674 <MX_CAN1_Init+0x60>)
 800164a:	2201      	movs	r2, #1
 800164c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 800164e:	4b09      	ldr	r3, [pc, #36]	; (8001674 <MX_CAN1_Init+0x60>)
 8001650:	2201      	movs	r2, #1
 8001652:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001654:	4b07      	ldr	r3, [pc, #28]	; (8001674 <MX_CAN1_Init+0x60>)
 8001656:	2200      	movs	r2, #0
 8001658:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_CAN1_Init+0x60>)
 800165c:	2200      	movs	r2, #0
 800165e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001660:	4804      	ldr	r0, [pc, #16]	; (8001674 <MX_CAN1_Init+0x60>)
 8001662:	f001 fd0f 	bl	8003084 <HAL_CAN_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 800166c:	f000 fdbc 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  /* USER CODE END CAN1_Init 2 */

}
 8001670:	bf00      	nop
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20004304 	.word	0x20004304
 8001678:	40006400 	.word	0x40006400

0800167c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <MX_I2C1_Init+0x50>)
 8001682:	4a13      	ldr	r2, [pc, #76]	; (80016d0 <MX_I2C1_Init+0x54>)
 8001684:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001686:	4b11      	ldr	r3, [pc, #68]	; (80016cc <MX_I2C1_Init+0x50>)
 8001688:	4a12      	ldr	r2, [pc, #72]	; (80016d4 <MX_I2C1_Init+0x58>)
 800168a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <MX_I2C1_Init+0x50>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <MX_I2C1_Init+0x50>)
 8001694:	2200      	movs	r2, #0
 8001696:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001698:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <MX_I2C1_Init+0x50>)
 800169a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800169e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <MX_I2C1_Init+0x50>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <MX_I2C1_Init+0x50>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <MX_I2C1_Init+0x50>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <MX_I2C1_Init+0x50>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <MX_I2C1_Init+0x50>)
 80016ba:	f003 f9d5 	bl	8004a68 <HAL_I2C_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016c4:	f000 fd90 	bl	80021e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20004138 	.word	0x20004138
 80016d0:	40005400 	.word	0x40005400
 80016d4:	000186a0 	.word	0x000186a0

080016d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	607b      	str	r3, [r7, #4]
 80016e2:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <MX_DMA_Init+0x78>)
 80016e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e6:	4a1a      	ldr	r2, [pc, #104]	; (8001750 <MX_DMA_Init+0x78>)
 80016e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80016ec:	6313      	str	r3, [r2, #48]	; 0x30
 80016ee:	4b18      	ldr	r3, [pc, #96]	; (8001750 <MX_DMA_Init+0x78>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	603b      	str	r3, [r7, #0]
 80016fe:	4b14      	ldr	r3, [pc, #80]	; (8001750 <MX_DMA_Init+0x78>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a13      	ldr	r2, [pc, #76]	; (8001750 <MX_DMA_Init+0x78>)
 8001704:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b11      	ldr	r3, [pc, #68]	; (8001750 <MX_DMA_Init+0x78>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001716:	2200      	movs	r2, #0
 8001718:	2105      	movs	r1, #5
 800171a:	200b      	movs	r0, #11
 800171c:	f002 fbfb 	bl	8003f16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001720:	200b      	movs	r0, #11
 8001722:	f002 fc14 	bl	8003f4e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2105      	movs	r1, #5
 800172a:	200c      	movs	r0, #12
 800172c:	f002 fbf3 	bl	8003f16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001730:	200c      	movs	r0, #12
 8001732:	f002 fc0c 	bl	8003f4e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001736:	2200      	movs	r2, #0
 8001738:	2105      	movs	r1, #5
 800173a:	2038      	movs	r0, #56	; 0x38
 800173c:	f002 fbeb 	bl	8003f16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001740:	2038      	movs	r0, #56	; 0x38
 8001742:	f002 fc04 	bl	8003f4e <HAL_NVIC_EnableIRQ>

}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	40023800 	.word	0x40023800

08001754 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b088      	sub	sp, #32
 8001758:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175a:	f107 030c 	add.w	r3, r7, #12
 800175e:	2200      	movs	r2, #0
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	605a      	str	r2, [r3, #4]
 8001764:	609a      	str	r2, [r3, #8]
 8001766:	60da      	str	r2, [r3, #12]
 8001768:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176a:	2300      	movs	r3, #0
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	4b31      	ldr	r3, [pc, #196]	; (8001834 <MX_GPIO_Init+0xe0>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	4a30      	ldr	r2, [pc, #192]	; (8001834 <MX_GPIO_Init+0xe0>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	6313      	str	r3, [r2, #48]	; 0x30
 800177a:	4b2e      	ldr	r3, [pc, #184]	; (8001834 <MX_GPIO_Init+0xe0>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	4b2a      	ldr	r3, [pc, #168]	; (8001834 <MX_GPIO_Init+0xe0>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a29      	ldr	r2, [pc, #164]	; (8001834 <MX_GPIO_Init+0xe0>)
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b27      	ldr	r3, [pc, #156]	; (8001834 <MX_GPIO_Init+0xe0>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	f240 4104 	movw	r1, #1028	; 0x404
 80017a8:	4823      	ldr	r0, [pc, #140]	; (8001838 <MX_GPIO_Init+0xe4>)
 80017aa:	f003 f943 	bl	8004a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017b4:	4821      	ldr	r0, [pc, #132]	; (800183c <MX_GPIO_Init+0xe8>)
 80017b6:	f003 f93d 	bl	8004a34 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 80017ba:	f240 4304 	movw	r3, #1028	; 0x404
 80017be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017cc:	f107 030c 	add.w	r3, r7, #12
 80017d0:	4619      	mov	r1, r3
 80017d2:	4819      	ldr	r0, [pc, #100]	; (8001838 <MX_GPIO_Init+0xe4>)
 80017d4:	f002 ff82 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80017d8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80017dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017de:	2303      	movs	r3, #3
 80017e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e6:	f107 030c 	add.w	r3, r7, #12
 80017ea:	4619      	mov	r1, r3
 80017ec:	4812      	ldr	r0, [pc, #72]	; (8001838 <MX_GPIO_Init+0xe4>)
 80017ee:	f002 ff75 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001800:	f107 030c 	add.w	r3, r7, #12
 8001804:	4619      	mov	r1, r3
 8001806:	480c      	ldr	r0, [pc, #48]	; (8001838 <MX_GPIO_Init+0xe4>)
 8001808:	f002 ff68 	bl	80046dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800180c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001810:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001812:	2301      	movs	r3, #1
 8001814:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181a:	2300      	movs	r3, #0
 800181c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	4619      	mov	r1, r3
 8001824:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_GPIO_Init+0xe8>)
 8001826:	f002 ff59 	bl	80046dc <HAL_GPIO_Init>

}
 800182a:	bf00      	nop
 800182c:	3720      	adds	r7, #32
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400
 800183c:	40020000 	.word	0x40020000

08001840 <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE BEGIN 4 */

// *** functions *** //

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, canRX) != HAL_OK)
 8001848:	4b1f      	ldr	r3, [pc, #124]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800184a:	4a20      	ldr	r2, [pc, #128]	; (80018cc <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 800184c:	2100      	movs	r1, #0
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f001 ff1f 	bl	8003692 <HAL_CAN_GetRxMessage>
 8001854:	4603      	mov	r3, r0
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
    Error_Handler();
 800185a:	f000 fcc5 	bl	80021e8 <Error_Handler>

  // get sensor data from rcb
  if (rxHeader.StdId == 0x81)
 800185e:	4b1b      	ldr	r3, [pc, #108]	; (80018cc <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	2b81      	cmp	r3, #129	; 0x81
 8001864:	d123      	bne.n	80018ae <HAL_CAN_RxFifo0MsgPendingCallback+0x6e>
  {
	  wheelSpeedBL = canRX[0];
 8001866:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	ee07 3a90 	vmov	s15, r3
 800186e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001872:	4b17      	ldr	r3, [pc, #92]	; (80018d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8001874:	edc3 7a00 	vstr	s15, [r3]
	  wheelSpeedBR = canRX[1];
 8001878:	4b13      	ldr	r3, [pc, #76]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800187a:	785b      	ldrb	r3, [r3, #1]
 800187c:	ee07 3a90 	vmov	s15, r3
 8001880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001884:	4b13      	ldr	r3, [pc, #76]	; (80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8001886:	edc3 7a00 	vstr	s15, [r3]
	  rideHeightBL = canRX[2];
 800188a:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800188c:	789b      	ldrb	r3, [r3, #2]
 800188e:	ee07 3a90 	vmov	s15, r3
 8001892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001896:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8001898:	edc3 7a00 	vstr	s15, [r3]
	  rideHeightBR = canRX[3];
 800189c:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 800189e:	78db      	ldrb	r3, [r3, #3]
 80018a0:	ee07 3a90 	vmov	s15, r3
 80018a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 80018aa:	edc3 7a00 	vstr	s15, [r3]
  }

  // get ready to drive from high voltage for precharge complete
  if (rxHeader.StdId == 0x87)
 80018ae:	4b07      	ldr	r3, [pc, #28]	; (80018cc <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b87      	cmp	r3, #135	; 0x87
 80018b4:	d104      	bne.n	80018c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>
	  readyToDrive = canRX[0];
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	4b08      	ldr	r3, [pc, #32]	; (80018e0 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 80018be:	601a      	str	r2, [r3, #0]
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200002fc 	.word	0x200002fc
 80018cc:	200040a4 	.word	0x200040a4
 80018d0:	20000318 	.word	0x20000318
 80018d4:	20000314 	.word	0x20000314
 80018d8:	20000328 	.word	0x20000328
 80018dc:	20000324 	.word	0x20000324
 80018e0:	20000308 	.word	0x20000308

080018e4 <pollSensorData>:

void pollSensorData()
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	// get front right wheel speed
	wheelSpeedFL = adc_buf[0];
 80018e8:	4b2f      	ldr	r3, [pc, #188]	; (80019a8 <pollSensorData+0xc4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	ee07 3a90 	vmov	s15, r3
 80018f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018f4:	4b2d      	ldr	r3, [pc, #180]	; (80019ac <pollSensorData+0xc8>)
 80018f6:	edc3 7a00 	vstr	s15, [r3]

	// get front left wheel speed
	wheelSpeedFR = adc_buf[1];
 80018fa:	4b2b      	ldr	r3, [pc, #172]	; (80019a8 <pollSensorData+0xc4>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	ee07 3a90 	vmov	s15, r3
 8001902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001906:	4b2a      	ldr	r3, [pc, #168]	; (80019b0 <pollSensorData+0xcc>)
 8001908:	edc3 7a00 	vstr	s15, [r3]

	// get front right ride height
	rideHeightFL = adc_buf[2];
 800190c:	4b26      	ldr	r3, [pc, #152]	; (80019a8 <pollSensorData+0xc4>)
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001918:	4b26      	ldr	r3, [pc, #152]	; (80019b4 <pollSensorData+0xd0>)
 800191a:	edc3 7a00 	vstr	s15, [r3]

	// get front left ride height
	rideHeightFR = adc_buf[3];
 800191e:	4b22      	ldr	r3, [pc, #136]	; (80019a8 <pollSensorData+0xc4>)
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	ee07 3a90 	vmov	s15, r3
 8001926:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800192a:	4b23      	ldr	r3, [pc, #140]	; (80019b8 <pollSensorData+0xd4>)
 800192c:	edc3 7a00 	vstr	s15, [r3]

	// get brake 0
	brake0 = adc_buf[4];
 8001930:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <pollSensorData+0xc4>)
 8001932:	691b      	ldr	r3, [r3, #16]
 8001934:	ee07 3a90 	vmov	s15, r3
 8001938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800193c:	4b1f      	ldr	r3, [pc, #124]	; (80019bc <pollSensorData+0xd8>)
 800193e:	edc3 7a00 	vstr	s15, [r3]

	// get brake 1
	brake1 = adc_buf[5];
 8001942:	4b19      	ldr	r3, [pc, #100]	; (80019a8 <pollSensorData+0xc4>)
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800194e:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <pollSensorData+0xdc>)
 8001950:	edc3 7a00 	vstr	s15, [r3]

	// get pedal 0
	pedal0 = adc_buf[6];
 8001954:	4b14      	ldr	r3, [pc, #80]	; (80019a8 <pollSensorData+0xc4>)
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	ee07 3a90 	vmov	s15, r3
 800195c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001960:	4b18      	ldr	r3, [pc, #96]	; (80019c4 <pollSensorData+0xe0>)
 8001962:	edc3 7a00 	vstr	s15, [r3]

	// get pedal 1
	pedal1 = adc_buf[7];
 8001966:	4b10      	ldr	r3, [pc, #64]	; (80019a8 <pollSensorData+0xc4>)
 8001968:	69db      	ldr	r3, [r3, #28]
 800196a:	ee07 3a90 	vmov	s15, r3
 800196e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001972:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <pollSensorData+0xe4>)
 8001974:	edc3 7a00 	vstr	s15, [r3]

	// get coast regen
	coastRegen = adc_buf[8];
 8001978:	4b0b      	ldr	r3, [pc, #44]	; (80019a8 <pollSensorData+0xc4>)
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	ee07 3a90 	vmov	s15, r3
 8001980:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <pollSensorData+0xe8>)
 8001986:	edc3 7a00 	vstr	s15, [r3]

	// get brake regen
	brakeRegen = adc_buf[9];
 800198a:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <pollSensorData+0xc4>)
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	ee07 3a90 	vmov	s15, r3
 8001992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001996:	4b0e      	ldr	r3, [pc, #56]	; (80019d0 <pollSensorData+0xec>)
 8001998:	edc3 7a00 	vstr	s15, [r3]
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	200042c0 	.word	0x200042c0
 80019ac:	20000310 	.word	0x20000310
 80019b0:	2000030c 	.word	0x2000030c
 80019b4:	20000320 	.word	0x20000320
 80019b8:	2000031c 	.word	0x2000031c
 80019bc:	20004098 	.word	0x20004098
 80019c0:	200042e8 	.word	0x200042e8
 80019c4:	2000418c 	.word	0x2000418c
 80019c8:	2000432c 	.word	0x2000432c
 80019cc:	200042b8 	.word	0x200042b8
 80019d0:	200042bc 	.word	0x200042bc

080019d4 <welcomeScreen>:
/**
 * @brief welcome & boot screen
 * 
 */
void welcomeScreen()
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	lcdInit(&hi2c1, 0x27, 2, 16);       			// init lcd (i2c reference, LCD address, lines, rows)
 80019d8:	2310      	movs	r3, #16
 80019da:	2202      	movs	r2, #2
 80019dc:	2127      	movs	r1, #39	; 0x27
 80019de:	4814      	ldr	r0, [pc, #80]	; (8001a30 <welcomeScreen+0x5c>)
 80019e0:	f7ff fa2a 	bl	8000e38 <lcdInit>
	lcdAutoscrollOff();								// turn off autoscroll
 80019e4:	2100      	movs	r1, #0
 80019e6:	2008      	movs	r0, #8
 80019e8:	f7ff fad8 	bl	8000f9c <lcdCommand>
	lcdBacklightOn();								// turn on backlight
 80019ec:	2008      	movs	r0, #8
 80019ee:	f7ff fbc3 	bl	8001178 <lcdBacklight>
	lcdDisplayClear();                  			// clear the screen
 80019f2:	2101      	movs	r1, #1
 80019f4:	2002      	movs	r0, #2
 80019f6:	f7ff fad1 	bl	8000f9c <lcdCommand>
	lcdSetCursorPosition(2, 0);         			// set the cursor
 80019fa:	2100      	movs	r1, #0
 80019fc:	2002      	movs	r0, #2
 80019fe:	f7ff fbe5 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"welcome AERO!", 13);   	// print
 8001a02:	210d      	movs	r1, #13
 8001a04:	480b      	ldr	r0, [pc, #44]	; (8001a34 <welcomeScreen+0x60>)
 8001a06:	f7ff fc0d 	bl	8001224 <lcdPrintStr>
	lcdSetCursorPosition(2, 1);         			// next line
 8001a0a:	2101      	movs	r1, #1
 8001a0c:	2002      	movs	r0, #2
 8001a0e:	f7ff fbdd 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"booting up...", 13);   	// print
 8001a12:	210d      	movs	r1, #13
 8001a14:	4808      	ldr	r0, [pc, #32]	; (8001a38 <welcomeScreen+0x64>)
 8001a16:	f7ff fc05 	bl	8001224 <lcdPrintStr>
	HAL_Delay(3000);								// delay 3 seconds so the screen can be read
 8001a1a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001a1e:	f000 ff0b 	bl	8002838 <HAL_Delay>
	lcdDisplayClear();								// clear the display so the other screens can be printed
 8001a22:	2101      	movs	r1, #1
 8001a24:	2002      	movs	r0, #2
 8001a26:	f7ff fab9 	bl	8000f9c <lcdCommand>
}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	20004138 	.word	0x20004138
 8001a34:	080092ac 	.word	0x080092ac
 8001a38:	080092bc 	.word	0x080092bc
 8001a3c:	00000000 	.word	0x00000000

08001a40 <racingHUD>:
/**
 * @brief racing hud: mph(est), battery%, drive direction, coast regen, brake regen
 *
 */
void racingHUD()
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b090      	sub	sp, #64	; 0x40
 8001a44:	af00      	add	r7, sp, #0
	// get wheel speed
	float averageWheelSpeed = (wheelSpeedFR + wheelSpeedFL) / 2;
 8001a46:	4b6a      	ldr	r3, [pc, #424]	; (8001bf0 <racingHUD+0x1b0>)
 8001a48:	ed93 7a00 	vldr	s14, [r3]
 8001a4c:	4b69      	ldr	r3, [pc, #420]	; (8001bf4 <racingHUD+0x1b4>)
 8001a4e:	edd3 7a00 	vldr	s15, [r3]
 8001a52:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a56:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001a5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a5e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	// get current mph from wheel speed
	float currentMPH = ((averageWheelSpeed * WHEEL_DIAMETER) * (3.14159 * 60)) / 63360;
 8001a62:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001a64:	f7fe fd98 	bl	8000598 <__aeabi_f2d>
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	4b62      	ldr	r3, [pc, #392]	; (8001bf8 <racingHUD+0x1b8>)
 8001a6e:	f7fe fdeb 	bl	8000648 <__aeabi_dmul>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	4610      	mov	r0, r2
 8001a78:	4619      	mov	r1, r3
 8001a7a:	a359      	add	r3, pc, #356	; (adr r3, 8001be0 <racingHUD+0x1a0>)
 8001a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a80:	f7fe fde2 	bl	8000648 <__aeabi_dmul>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4610      	mov	r0, r2
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	a356      	add	r3, pc, #344	; (adr r3, 8001be8 <racingHUD+0x1a8>)
 8001a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a92:	f7fe ff03 	bl	800089c <__aeabi_ddiv>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f7fe ffe5 	bl	8000a6c <__aeabi_d2f>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	63bb      	str	r3, [r7, #56]	; 0x38

	// get battery percentage
	float batteryPercentage = (emusVoltage / MAX_PACK_VOLTAGE) * 100;
 8001aa6:	4b55      	ldr	r3, [pc, #340]	; (8001bfc <racingHUD+0x1bc>)
 8001aa8:	ed93 7a00 	vldr	s14, [r3]
 8001aac:	eddf 6a54 	vldr	s13, [pc, #336]	; 8001c00 <racingHUD+0x1c0>
 8001ab0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ab4:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8001c04 <racingHUD+0x1c4>
 8001ab8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001abc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	char speedStr[10];
	char coastStr[10];
	char brakeStr[10];

	// drive direction
	lcdSetCursorPosition(0, 0);									// position of drive direction
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f7ff fb82 	bl	80011cc <lcdSetCursorPosition>
	if (direction) lcdPrintStr((uint8_t*)"FWD", 3);     		// print drive direction
 8001ac8:	4b4f      	ldr	r3, [pc, #316]	; (8001c08 <racingHUD+0x1c8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d004      	beq.n	8001ada <racingHUD+0x9a>
 8001ad0:	2103      	movs	r1, #3
 8001ad2:	484e      	ldr	r0, [pc, #312]	; (8001c0c <racingHUD+0x1cc>)
 8001ad4:	f7ff fba6 	bl	8001224 <lcdPrintStr>
 8001ad8:	e003      	b.n	8001ae2 <racingHUD+0xa2>
	else lcdPrintStr((uint8_t*)"RVS", 3);
 8001ada:	2103      	movs	r1, #3
 8001adc:	484c      	ldr	r0, [pc, #304]	; (8001c10 <racingHUD+0x1d0>)
 8001ade:	f7ff fba1 	bl	8001224 <lcdPrintStr>

	// battery percentage
	lcdSetCursorPosition(12, 0); 								// set cursor for battery percentage value
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	200c      	movs	r0, #12
 8001ae6:	f7ff fb71 	bl	80011cc <lcdSetCursorPosition>
	sprintf(battStr, "%.0d%%", (int)batteryPercentage); 		// sprintf it
 8001aea:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001aee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001af2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001af6:	ee17 2a90 	vmov	r2, s15
 8001afa:	4946      	ldr	r1, [pc, #280]	; (8001c14 <racingHUD+0x1d4>)
 8001afc:	4618      	mov	r0, r3
 8001afe:	f006 ff95 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)battStr, strlen(battStr));			// print the battery percentage value
 8001b02:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fb8a 	bl	8000220 <strlen>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b14:	4611      	mov	r1, r2
 8001b16:	4618      	mov	r0, r3
 8001b18:	f7ff fb84 	bl	8001224 <lcdPrintStr>

	// speedometer		
	lcdSetCursorPosition(7, 0);                     			// set cursor for mph value
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	2007      	movs	r0, #7
 8001b20:	f7ff fb54 	bl	80011cc <lcdSetCursorPosition>
	sprintf(speedStr, "%.0d", (int)currentMPH);					// sprintf it
 8001b24:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001b28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b2c:	f107 031c 	add.w	r3, r7, #28
 8001b30:	ee17 2a90 	vmov	r2, s15
 8001b34:	4938      	ldr	r1, [pc, #224]	; (8001c18 <racingHUD+0x1d8>)
 8001b36:	4618      	mov	r0, r3
 8001b38:	f006 ff78 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)speedStr, strlen(speedStr));			// print the current speed in MPH, cast to int to round to whole number
 8001b3c:	f107 031c 	add.w	r3, r7, #28
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7fe fb6d 	bl	8000220 <strlen>
 8001b46:	4603      	mov	r3, r0
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4611      	mov	r1, r2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff fb67 	bl	8001224 <lcdPrintStr>
	lcdSetCursorPosition(7, 1);                     			// set cursor for units
 8001b56:	2101      	movs	r1, #1
 8001b58:	2007      	movs	r0, #7
 8001b5a:	f7ff fb37 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"mph", 3);                    		// print units
 8001b5e:	2103      	movs	r1, #3
 8001b60:	482e      	ldr	r0, [pc, #184]	; (8001c1c <racingHUD+0x1dc>)
 8001b62:	f7ff fb5f 	bl	8001224 <lcdPrintStr>

	// coast regen		
	lcdSetCursorPosition(0, 1);                      			// set cursor for CR
 8001b66:	2101      	movs	r1, #1
 8001b68:	2000      	movs	r0, #0
 8001b6a:	f7ff fb2f 	bl	80011cc <lcdSetCursorPosition>
	sprintf(coastStr, "C:%.0d%%", (int)coastRegen);				// sprintf it
 8001b6e:	4b2c      	ldr	r3, [pc, #176]	; (8001c20 <racingHUD+0x1e0>)
 8001b70:	edd3 7a00 	vldr	s15, [r3]
 8001b74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	ee17 2a90 	vmov	r2, s15
 8001b80:	4928      	ldr	r1, [pc, #160]	; (8001c24 <racingHUD+0x1e4>)
 8001b82:	4618      	mov	r0, r3
 8001b84:	f006 ff52 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)coastStr, strlen(coastStr));  		// print coast regen value
 8001b88:	f107 0310 	add.w	r3, r7, #16
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fb47 	bl	8000220 <strlen>
 8001b92:	4603      	mov	r3, r0
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	f107 0310 	add.w	r3, r7, #16
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff fb41 	bl	8001224 <lcdPrintStr>

	// brake regen		
	lcdSetCursorPosition(11, 1);                     			// set cursor for BR
 8001ba2:	2101      	movs	r1, #1
 8001ba4:	200b      	movs	r0, #11
 8001ba6:	f7ff fb11 	bl	80011cc <lcdSetCursorPosition>
	sprintf(brakeStr, "B: %d%%", (int)brakeRegen);				// sprintf it
 8001baa:	4b1f      	ldr	r3, [pc, #124]	; (8001c28 <racingHUD+0x1e8>)
 8001bac:	edd3 7a00 	vldr	s15, [r3]
 8001bb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bb4:	1d3b      	adds	r3, r7, #4
 8001bb6:	ee17 2a90 	vmov	r2, s15
 8001bba:	491c      	ldr	r1, [pc, #112]	; (8001c2c <racingHUD+0x1ec>)
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f006 ff35 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)brakeStr, strlen(brakeStr));  		// print brake regen value
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe fb2b 	bl	8000220 <strlen>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	b2da      	uxtb	r2, r3
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	4611      	mov	r1, r2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fb26 	bl	8001224 <lcdPrintStr>
}
 8001bd8:	bf00      	nop
 8001bda:	3740      	adds	r7, #64	; 0x40
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	5119ce07 	.word	0x5119ce07
 8001be4:	40678fda 	.word	0x40678fda
 8001be8:	00000000 	.word	0x00000000
 8001bec:	40eef000 	.word	0x40eef000
 8001bf0:	2000030c 	.word	0x2000030c
 8001bf4:	20000310 	.word	0x20000310
 8001bf8:	40348000 	.word	0x40348000
 8001bfc:	20000304 	.word	0x20000304
 8001c00:	43848000 	.word	0x43848000
 8001c04:	42c80000 	.word	0x42c80000
 8001c08:	20000330 	.word	0x20000330
 8001c0c:	080092cc 	.word	0x080092cc
 8001c10:	080092d0 	.word	0x080092d0
 8001c14:	080092d4 	.word	0x080092d4
 8001c18:	080092dc 	.word	0x080092dc
 8001c1c:	080092e4 	.word	0x080092e4
 8001c20:	200042b8 	.word	0x200042b8
 8001c24:	080092e8 	.word	0x080092e8
 8001c28:	200042bc 	.word	0x200042bc
 8001c2c:	080092f4 	.word	0x080092f4

08001c30 <electricalSettings>:
/**
 * @brief battery state, bus voltage, rinehart voltage, power mode
 * 
 */
void electricalSettings()
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b088      	sub	sp, #32
 8001c34:	af00      	add	r7, sp, #0
	// get battery percentage
	float batteryPercentage = (emusVoltage / MAX_PACK_VOLTAGE) * 100;
 8001c36:	4b3d      	ldr	r3, [pc, #244]	; (8001d2c <electricalSettings+0xfc>)
 8001c38:	ed93 7a00 	vldr	s14, [r3]
 8001c3c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8001d30 <electricalSettings+0x100>
 8001c40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c44:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001d34 <electricalSettings+0x104>
 8001c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c4c:	edc7 7a07 	vstr	s15, [r7, #28]
	// init some char buffs for variables
	char battStr[10];
	char busVStr[10];

	// battery percentage
	lcdSetCursorPosition(0, 0);									// set cursor for battery title
 8001c50:	2100      	movs	r1, #0
 8001c52:	2000      	movs	r0, #0
 8001c54:	f7ff faba 	bl	80011cc <lcdSetCursorPosition>
	sprintf(battStr, "Batt:%d%%", (int)batteryPercentage);		// sprintf it
 8001c58:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c5c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c60:	f107 0310 	add.w	r3, r7, #16
 8001c64:	ee17 2a90 	vmov	r2, s15
 8001c68:	4933      	ldr	r1, [pc, #204]	; (8001d38 <electricalSettings+0x108>)
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f006 fede 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)battStr, strlen(battStr));			// print title
 8001c70:	f107 0310 	add.w	r3, r7, #16
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fad3 	bl	8000220 <strlen>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	b2da      	uxtb	r2, r3
 8001c7e:	f107 0310 	add.w	r3, r7, #16
 8001c82:	4611      	mov	r1, r2
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff facd 	bl	8001224 <lcdPrintStr>

	// bus voltage
	lcdSetCursorPosition(11, 0);								// set cursor for bus voltage title
 8001c8a:	2100      	movs	r1, #0
 8001c8c:	200b      	movs	r0, #11
 8001c8e:	f7ff fa9d 	bl	80011cc <lcdSetCursorPosition>
	sprintf(busVStr, "Bus:%d", (int)emusVoltage);				// sprintf it			
 8001c92:	4b26      	ldr	r3, [pc, #152]	; (8001d2c <electricalSettings+0xfc>)
 8001c94:	edd3 7a00 	vldr	s15, [r3]
 8001c98:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c9c:	1d3b      	adds	r3, r7, #4
 8001c9e:	ee17 2a90 	vmov	r2, s15
 8001ca2:	4926      	ldr	r1, [pc, #152]	; (8001d3c <electricalSettings+0x10c>)
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f006 fec1 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)busVStr, strlen(busVStr));			// print
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7fe fab7 	bl	8000220 <strlen>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff fab2 	bl	8001224 <lcdPrintStr>
	lcdSetCursorPosition(15, 1);                                // set cursor for units
 8001cc0:	2101      	movs	r1, #1
 8001cc2:	200f      	movs	r0, #15
 8001cc4:	f7ff fa82 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"V", 1);                              // print units
 8001cc8:	2101      	movs	r1, #1
 8001cca:	481d      	ldr	r0, [pc, #116]	; (8001d40 <electricalSettings+0x110>)
 8001ccc:	f7ff faaa 	bl	8001224 <lcdPrintStr>
	lcdSetCursorPosition(15, 0);                                // set cursor for units
	lcdPrintStr("V");                                       	// print % sign
	*/

	// power mode
	lcdSetCursorPosition(0, 1);                                 // set cursor for mode text
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	2000      	movs	r0, #0
 8001cd4:	f7ff fa7a 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"Mode:", 5);							// print mode text
 8001cd8:	2105      	movs	r1, #5
 8001cda:	481a      	ldr	r0, [pc, #104]	; (8001d44 <electricalSettings+0x114>)
 8001cdc:	f7ff faa2 	bl	8001224 <lcdPrintStr>
	lcdSetCursorPosition(5, 1);                                 // set cursor current mode setting
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	2005      	movs	r0, #5
 8001ce4:	f7ff fa72 	bl	80011cc <lcdSetCursorPosition>
	if (powerMode == TUTORIAL) lcdPrintStr((uint8_t*)"TUTR", 4);
 8001ce8:	4b17      	ldr	r3, [pc, #92]	; (8001d48 <electricalSettings+0x118>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d103      	bne.n	8001cf8 <electricalSettings+0xc8>
 8001cf0:	2104      	movs	r1, #4
 8001cf2:	4816      	ldr	r0, [pc, #88]	; (8001d4c <electricalSettings+0x11c>)
 8001cf4:	f7ff fa96 	bl	8001224 <lcdPrintStr>
	if (powerMode == ECO) lcdPrintStr((uint8_t*)"ECO", 3);
 8001cf8:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <electricalSettings+0x118>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d103      	bne.n	8001d08 <electricalSettings+0xd8>
 8001d00:	2103      	movs	r1, #3
 8001d02:	4813      	ldr	r0, [pc, #76]	; (8001d50 <electricalSettings+0x120>)
 8001d04:	f7ff fa8e 	bl	8001224 <lcdPrintStr>
	if (powerMode == EXPERT) lcdPrintStr((uint8_t*)"EXPT", 4);
 8001d08:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <electricalSettings+0x118>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d104      	bne.n	8001d1a <electricalSettings+0xea>
 8001d10:	2104      	movs	r1, #4
 8001d12:	4810      	ldr	r0, [pc, #64]	; (8001d54 <electricalSettings+0x124>)
 8001d14:	f7ff fa86 	bl	8001224 <lcdPrintStr>
	else lcdPrintStr((uint8_t*)(uint8_t*)"ERR!", 4);
}
 8001d18:	e003      	b.n	8001d22 <electricalSettings+0xf2>
	else lcdPrintStr((uint8_t*)(uint8_t*)"ERR!", 4);
 8001d1a:	2104      	movs	r1, #4
 8001d1c:	480e      	ldr	r0, [pc, #56]	; (8001d58 <electricalSettings+0x128>)
 8001d1e:	f7ff fa81 	bl	8001224 <lcdPrintStr>
}
 8001d22:	bf00      	nop
 8001d24:	3720      	adds	r7, #32
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000304 	.word	0x20000304
 8001d30:	43848000 	.word	0x43848000
 8001d34:	42c80000 	.word	0x42c80000
 8001d38:	080092fc 	.word	0x080092fc
 8001d3c:	08009308 	.word	0x08009308
 8001d40:	08009310 	.word	0x08009310
 8001d44:	08009314 	.word	0x08009314
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	0800931c 	.word	0x0800931c
 8001d50:	08009324 	.word	0x08009324
 8001d54:	08009328 	.word	0x08009328
 8001d58:	08009330 	.word	0x08009330

08001d5c <rideSettings>:
/**
 * @brief ride height, wheel rpm, coast regen, brake regen
 *
 */
void rideSettings()
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
	// init some char buffs for variables
	char rideStr[10];
	char wheelStr[10];

	// ride height
	lcdSetCursorPosition(0, 0);									// set cursor for front left ride height value
 8001d62:	2100      	movs	r1, #0
 8001d64:	2000      	movs	r0, #0
 8001d66:	f7ff fa31 	bl	80011cc <lcdSetCursorPosition>
	sprintf(rideStr, "%d", (int)rideHeightFL);					// sprintf it
 8001d6a:	4b8a      	ldr	r3, [pc, #552]	; (8001f94 <rideSettings+0x238>)
 8001d6c:	edd3 7a00 	vldr	s15, [r3]
 8001d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d74:	f107 030c 	add.w	r3, r7, #12
 8001d78:	ee17 2a90 	vmov	r2, s15
 8001d7c:	4986      	ldr	r1, [pc, #536]	; (8001f98 <rideSettings+0x23c>)
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f006 fe54 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)rideStr, strlen(rideStr));			// print front left ride height value
 8001d84:	f107 030c 	add.w	r3, r7, #12
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fa49 	bl	8000220 <strlen>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	b2da      	uxtb	r2, r3
 8001d92:	f107 030c 	add.w	r3, r7, #12
 8001d96:	4611      	mov	r1, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff fa43 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(2, 0);				  					// spacer
 8001d9e:	2100      	movs	r1, #0
 8001da0:	2002      	movs	r0, #2
 8001da2:	f7ff fa13 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"-", 1);						  		// spacer
 8001da6:	2101      	movs	r1, #1
 8001da8:	487c      	ldr	r0, [pc, #496]	; (8001f9c <rideSettings+0x240>)
 8001daa:	f7ff fa3b 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(3, 0);									// set cursor for front right ride height value
 8001dae:	2100      	movs	r1, #0
 8001db0:	2003      	movs	r0, #3
 8001db2:	f7ff fa0b 	bl	80011cc <lcdSetCursorPosition>
	sprintf(rideStr, "%d", (int)rideHeightFR);					// sprintf it
 8001db6:	4b7a      	ldr	r3, [pc, #488]	; (8001fa0 <rideSettings+0x244>)
 8001db8:	edd3 7a00 	vldr	s15, [r3]
 8001dbc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dc0:	f107 030c 	add.w	r3, r7, #12
 8001dc4:	ee17 2a90 	vmov	r2, s15
 8001dc8:	4973      	ldr	r1, [pc, #460]	; (8001f98 <rideSettings+0x23c>)
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f006 fe2e 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)rideStr, strlen(rideStr));			// print front right ride height value
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f7fe fa23 	bl	8000220 <strlen>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	b2da      	uxtb	r2, r3
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	4611      	mov	r1, r2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fa1d 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(5, 0);									// set cursor for "<- Ride"
 8001dea:	2100      	movs	r1, #0
 8001dec:	2005      	movs	r0, #5
 8001dee:	f7ff f9ed 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"<-Ride", 6);							// print
 8001df2:	2106      	movs	r1, #6
 8001df4:	486b      	ldr	r0, [pc, #428]	; (8001fa4 <rideSettings+0x248>)
 8001df6:	f7ff fa15 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(0, 1);                  				// set cursor for back left ride height value
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f7ff f9e5 	bl	80011cc <lcdSetCursorPosition>
	sprintf(rideStr, "%d", (int)rideHeightBL);					// sprintf it
 8001e02:	4b69      	ldr	r3, [pc, #420]	; (8001fa8 <rideSettings+0x24c>)
 8001e04:	edd3 7a00 	vldr	s15, [r3]
 8001e08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e0c:	f107 030c 	add.w	r3, r7, #12
 8001e10:	ee17 2a90 	vmov	r2, s15
 8001e14:	4960      	ldr	r1, [pc, #384]	; (8001f98 <rideSettings+0x23c>)
 8001e16:	4618      	mov	r0, r3
 8001e18:	f006 fe08 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)rideStr, strlen(rideStr));         	// print back left ride height value
 8001e1c:	f107 030c 	add.w	r3, r7, #12
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe f9fd 	bl	8000220 <strlen>
 8001e26:	4603      	mov	r3, r0
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	4611      	mov	r1, r2
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff f9f7 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(2, 1);				  					// spacer
 8001e36:	2101      	movs	r1, #1
 8001e38:	2002      	movs	r0, #2
 8001e3a:	f7ff f9c7 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"-", 1);						  		// spacer
 8001e3e:	2101      	movs	r1, #1
 8001e40:	4856      	ldr	r0, [pc, #344]	; (8001f9c <rideSettings+0x240>)
 8001e42:	f7ff f9ef 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(3, 1);                  				// set cursor for back right ride height value
 8001e46:	2101      	movs	r1, #1
 8001e48:	2003      	movs	r0, #3
 8001e4a:	f7ff f9bf 	bl	80011cc <lcdSetCursorPosition>
	sprintf(rideStr, "%d", (int)rideHeightBR);					// sprintf it
 8001e4e:	4b57      	ldr	r3, [pc, #348]	; (8001fac <rideSettings+0x250>)
 8001e50:	edd3 7a00 	vldr	s15, [r3]
 8001e54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001e58:	f107 030c 	add.w	r3, r7, #12
 8001e5c:	ee17 2a90 	vmov	r2, s15
 8001e60:	494d      	ldr	r1, [pc, #308]	; (8001f98 <rideSettings+0x23c>)
 8001e62:	4618      	mov	r0, r3
 8001e64:	f006 fde2 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)rideStr, strlen(rideStr));			// print back right ride height value
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7fe f9d7 	bl	8000220 <strlen>
 8001e72:	4603      	mov	r3, r0
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	f107 030c 	add.w	r3, r7, #12
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff f9d1 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(6, 1);                  				// set cursor for "RPM->"
 8001e82:	2101      	movs	r1, #1
 8001e84:	2006      	movs	r0, #6
 8001e86:	f7ff f9a1 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"RPM->", 5);                   		// print the "RPM->"
 8001e8a:	2105      	movs	r1, #5
 8001e8c:	4848      	ldr	r0, [pc, #288]	; (8001fb0 <rideSettings+0x254>)
 8001e8e:	f7ff f9c9 	bl	8001224 <lcdPrintStr>

	// wheel speed
	lcdSetCursorPosition(11, 0);								// set cursor for front left wheelspeed value
 8001e92:	2100      	movs	r1, #0
 8001e94:	200b      	movs	r0, #11
 8001e96:	f7ff f999 	bl	80011cc <lcdSetCursorPosition>
	sprintf(wheelStr, "%d", (int)wheelSpeedFL);					// sprintf it
 8001e9a:	4b46      	ldr	r3, [pc, #280]	; (8001fb4 <rideSettings+0x258>)
 8001e9c:	edd3 7a00 	vldr	s15, [r3]
 8001ea0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ea4:	463b      	mov	r3, r7
 8001ea6:	ee17 2a90 	vmov	r2, s15
 8001eaa:	493b      	ldr	r1, [pc, #236]	; (8001f98 <rideSettings+0x23c>)
 8001eac:	4618      	mov	r0, r3
 8001eae:	f006 fdbd 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)wheelStr, strlen(wheelStr));			// print front left wheelspeed value
 8001eb2:	463b      	mov	r3, r7
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe f9b3 	bl	8000220 <strlen>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	4611      	mov	r1, r2
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff f9ae 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(13, 0);								// spacer
 8001ec8:	2100      	movs	r1, #0
 8001eca:	200d      	movs	r0, #13
 8001ecc:	f7ff f97e 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"-", 1);						  		// spacer
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	4832      	ldr	r0, [pc, #200]	; (8001f9c <rideSettings+0x240>)
 8001ed4:	f7ff f9a6 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(14, 0);                 				// set cursor for front right wheelspeed value
 8001ed8:	2100      	movs	r1, #0
 8001eda:	200e      	movs	r0, #14
 8001edc:	f7ff f976 	bl	80011cc <lcdSetCursorPosition>
	sprintf(wheelStr, "%d", (int)wheelSpeedFR);					// sprintf it
 8001ee0:	4b35      	ldr	r3, [pc, #212]	; (8001fb8 <rideSettings+0x25c>)
 8001ee2:	edd3 7a00 	vldr	s15, [r3]
 8001ee6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eea:	463b      	mov	r3, r7
 8001eec:	ee17 2a90 	vmov	r2, s15
 8001ef0:	4929      	ldr	r1, [pc, #164]	; (8001f98 <rideSettings+0x23c>)
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f006 fd9a 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)wheelStr, strlen(wheelStr));			// print front right wheelspeed value
 8001ef8:	463b      	mov	r3, r7
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe f990 	bl	8000220 <strlen>
 8001f00:	4603      	mov	r3, r0
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	463b      	mov	r3, r7
 8001f06:	4611      	mov	r1, r2
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff f98b 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(11, 1);                 				// set cursor for back left wheelspeed value
 8001f0e:	2101      	movs	r1, #1
 8001f10:	200b      	movs	r0, #11
 8001f12:	f7ff f95b 	bl	80011cc <lcdSetCursorPosition>
	sprintf(wheelStr, "%d", (int)wheelSpeedBL);					// sprintf it
 8001f16:	4b29      	ldr	r3, [pc, #164]	; (8001fbc <rideSettings+0x260>)
 8001f18:	edd3 7a00 	vldr	s15, [r3]
 8001f1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f20:	463b      	mov	r3, r7
 8001f22:	ee17 2a90 	vmov	r2, s15
 8001f26:	491c      	ldr	r1, [pc, #112]	; (8001f98 <rideSettings+0x23c>)
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f006 fd7f 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)wheelStr, strlen(wheelStr));			// print back left wheelspeed value
 8001f2e:	463b      	mov	r3, r7
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7fe f975 	bl	8000220 <strlen>
 8001f36:	4603      	mov	r3, r0
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	463b      	mov	r3, r7
 8001f3c:	4611      	mov	r1, r2
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff f970 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(13, 1);								// set cursor for "-"
 8001f44:	2101      	movs	r1, #1
 8001f46:	200d      	movs	r0, #13
 8001f48:	f7ff f940 	bl	80011cc <lcdSetCursorPosition>
	lcdPrintStr((uint8_t*)"-", 1);								// print the "-"
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	4813      	ldr	r0, [pc, #76]	; (8001f9c <rideSettings+0x240>)
 8001f50:	f7ff f968 	bl	8001224 <lcdPrintStr>

	lcdSetCursorPosition(14, 1);								// set cursor for back right wheelspeed value
 8001f54:	2101      	movs	r1, #1
 8001f56:	200e      	movs	r0, #14
 8001f58:	f7ff f938 	bl	80011cc <lcdSetCursorPosition>
	sprintf(wheelStr, "%d", (int)wheelSpeedBR);					// sprintf it
 8001f5c:	4b18      	ldr	r3, [pc, #96]	; (8001fc0 <rideSettings+0x264>)
 8001f5e:	edd3 7a00 	vldr	s15, [r3]
 8001f62:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f66:	463b      	mov	r3, r7
 8001f68:	ee17 2a90 	vmov	r2, s15
 8001f6c:	490a      	ldr	r1, [pc, #40]	; (8001f98 <rideSettings+0x23c>)
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f006 fd5c 	bl	8008a2c <siprintf>
	lcdPrintStr((uint8_t*)wheelStr, strlen(wheelStr));			// print value for back right wheelspeed value
 8001f74:	463b      	mov	r3, r7
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7fe f952 	bl	8000220 <strlen>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	463b      	mov	r3, r7
 8001f82:	4611      	mov	r1, r2
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff f94d 	bl	8001224 <lcdPrintStr>
}
 8001f8a:	bf00      	nop
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	20000320 	.word	0x20000320
 8001f98:	08009338 	.word	0x08009338
 8001f9c:	0800933c 	.word	0x0800933c
 8001fa0:	2000031c 	.word	0x2000031c
 8001fa4:	08009340 	.word	0x08009340
 8001fa8:	20000328 	.word	0x20000328
 8001fac:	20000324 	.word	0x20000324
 8001fb0:	08009348 	.word	0x08009348
 8001fb4:	20000310 	.word	0x20000310
 8001fb8:	2000030c 	.word	0x2000030c
 8001fbc:	20000318 	.word	0x20000318
 8001fc0:	20000314 	.word	0x20000314

08001fc4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b08c      	sub	sp, #48	; 0x30
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001fcc:	2001      	movs	r0, #1
 8001fce:	f005 fa5c 	bl	800748a <osDelay>

	// poll sensor data
	pollSensorData();
 8001fd2:	f7ff fc87 	bl	80018e4 <pollSensorData>

	// read can messages
	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001fd6:	2102      	movs	r1, #2
 8001fd8:	486e      	ldr	r0, [pc, #440]	; (8002194 <StartDefaultTask+0x1d0>)
 8001fda:	f001 fc6c 	bl	80038b6 <HAL_CAN_ActivateNotification>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <StartDefaultTask+0x24>
		Error_Handler();
 8001fe4:	f000 f900 	bl	80021e8 <Error_Handler>

	// send can messages
	// BASE
	uint8_t csend0[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07};
 8001fe8:	4a6b      	ldr	r2, [pc, #428]	; (8002198 <StartDefaultTask+0x1d4>)
 8001fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ff2:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_CAN_AddTxMessage(&hcan1, &txHeader0, csend0, &canMailbox); // Send Message
 8001ff6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001ffa:	4b68      	ldr	r3, [pc, #416]	; (800219c <StartDefaultTask+0x1d8>)
 8001ffc:	4968      	ldr	r1, [pc, #416]	; (80021a0 <StartDefaultTask+0x1dc>)
 8001ffe:	4865      	ldr	r0, [pc, #404]	; (8002194 <StartDefaultTask+0x1d0>)
 8002000:	f001 fa6c 	bl	80034dc <HAL_CAN_AddTxMessage>

	// idk what i wrote this for, im sure ill figure it out at some point
	uint8_t csend1[] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07};
 8002004:	4a64      	ldr	r2, [pc, #400]	; (8002198 <StartDefaultTask+0x1d4>)
 8002006:	f107 031c 	add.w	r3, r7, #28
 800200a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800200e:	e883 0003 	stmia.w	r3, {r0, r1}
	HAL_CAN_AddTxMessage(&hcan1, &txHeader1, csend1, &canMailbox); // Send Message
 8002012:	f107 021c 	add.w	r2, r7, #28
 8002016:	4b61      	ldr	r3, [pc, #388]	; (800219c <StartDefaultTask+0x1d8>)
 8002018:	4962      	ldr	r1, [pc, #392]	; (80021a4 <StartDefaultTask+0x1e0>)
 800201a:	485e      	ldr	r0, [pc, #376]	; (8002194 <StartDefaultTask+0x1d0>)
 800201c:	f001 fa5e 	bl	80034dc <HAL_CAN_AddTxMessage>

	// DAQ DATA
	uint8_t csend2[] = {wheelSpeedFL, wheelSpeedFR, rideHeightFL, rideHeightFR, brake0, brake1, pedal0, pedal1};
 8002020:	4b61      	ldr	r3, [pc, #388]	; (80021a8 <StartDefaultTask+0x1e4>)
 8002022:	edd3 7a00 	vldr	s15, [r3]
 8002026:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800202a:	edc7 7a00 	vstr	s15, [r7]
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	b2db      	uxtb	r3, r3
 8002032:	753b      	strb	r3, [r7, #20]
 8002034:	4b5d      	ldr	r3, [pc, #372]	; (80021ac <StartDefaultTask+0x1e8>)
 8002036:	edd3 7a00 	vldr	s15, [r3]
 800203a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800203e:	edc7 7a00 	vstr	s15, [r7]
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	757b      	strb	r3, [r7, #21]
 8002048:	4b59      	ldr	r3, [pc, #356]	; (80021b0 <StartDefaultTask+0x1ec>)
 800204a:	edd3 7a00 	vldr	s15, [r3]
 800204e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002052:	edc7 7a00 	vstr	s15, [r7]
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	b2db      	uxtb	r3, r3
 800205a:	75bb      	strb	r3, [r7, #22]
 800205c:	4b55      	ldr	r3, [pc, #340]	; (80021b4 <StartDefaultTask+0x1f0>)
 800205e:	edd3 7a00 	vldr	s15, [r3]
 8002062:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002066:	edc7 7a00 	vstr	s15, [r7]
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	75fb      	strb	r3, [r7, #23]
 8002070:	4b51      	ldr	r3, [pc, #324]	; (80021b8 <StartDefaultTask+0x1f4>)
 8002072:	edd3 7a00 	vldr	s15, [r3]
 8002076:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800207a:	edc7 7a00 	vstr	s15, [r7]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	763b      	strb	r3, [r7, #24]
 8002084:	4b4d      	ldr	r3, [pc, #308]	; (80021bc <StartDefaultTask+0x1f8>)
 8002086:	edd3 7a00 	vldr	s15, [r3]
 800208a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800208e:	edc7 7a00 	vstr	s15, [r7]
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2db      	uxtb	r3, r3
 8002096:	767b      	strb	r3, [r7, #25]
 8002098:	4b49      	ldr	r3, [pc, #292]	; (80021c0 <StartDefaultTask+0x1fc>)
 800209a:	edd3 7a00 	vldr	s15, [r3]
 800209e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020a2:	edc7 7a00 	vstr	s15, [r7]
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	76bb      	strb	r3, [r7, #26]
 80020ac:	4b45      	ldr	r3, [pc, #276]	; (80021c4 <StartDefaultTask+0x200>)
 80020ae:	edd3 7a00 	vldr	s15, [r3]
 80020b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020b6:	edc7 7a00 	vstr	s15, [r7]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	76fb      	strb	r3, [r7, #27]
	HAL_CAN_AddTxMessage(&hcan1, &txHeader2, csend2, &canMailbox); // Send Message
 80020c0:	f107 0214 	add.w	r2, r7, #20
 80020c4:	4b35      	ldr	r3, [pc, #212]	; (800219c <StartDefaultTask+0x1d8>)
 80020c6:	4940      	ldr	r1, [pc, #256]	; (80021c8 <StartDefaultTask+0x204>)
 80020c8:	4832      	ldr	r0, [pc, #200]	; (8002194 <StartDefaultTask+0x1d0>)
 80020ca:	f001 fa07 	bl	80034dc <HAL_CAN_AddTxMessage>

	// CONTROL DATA
	uint8_t csend3[] = {coastRegen, brakeRegen, coolingState, direction, 0x04, 0x05, 0x06, 0x07};
 80020ce:	4b3f      	ldr	r3, [pc, #252]	; (80021cc <StartDefaultTask+0x208>)
 80020d0:	edd3 7a00 	vldr	s15, [r3]
 80020d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020d8:	edc7 7a00 	vstr	s15, [r7]
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	733b      	strb	r3, [r7, #12]
 80020e2:	4b3b      	ldr	r3, [pc, #236]	; (80021d0 <StartDefaultTask+0x20c>)
 80020e4:	edd3 7a00 	vldr	s15, [r3]
 80020e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020ec:	edc7 7a00 	vstr	s15, [r7]
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	b2db      	uxtb	r3, r3
 80020f4:	737b      	strb	r3, [r7, #13]
 80020f6:	4b37      	ldr	r3, [pc, #220]	; (80021d4 <StartDefaultTask+0x210>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	73bb      	strb	r3, [r7, #14]
 80020fe:	4b36      	ldr	r3, [pc, #216]	; (80021d8 <StartDefaultTask+0x214>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	b2db      	uxtb	r3, r3
 8002104:	73fb      	strb	r3, [r7, #15]
 8002106:	2304      	movs	r3, #4
 8002108:	743b      	strb	r3, [r7, #16]
 800210a:	2305      	movs	r3, #5
 800210c:	747b      	strb	r3, [r7, #17]
 800210e:	2306      	movs	r3, #6
 8002110:	74bb      	strb	r3, [r7, #18]
 8002112:	2307      	movs	r3, #7
 8002114:	74fb      	strb	r3, [r7, #19]
	HAL_CAN_AddTxMessage(&hcan1, &txHeader3, csend3, &canMailbox); // Send Message
 8002116:	f107 020c 	add.w	r2, r7, #12
 800211a:	4b20      	ldr	r3, [pc, #128]	; (800219c <StartDefaultTask+0x1d8>)
 800211c:	492f      	ldr	r1, [pc, #188]	; (80021dc <StartDefaultTask+0x218>)
 800211e:	481d      	ldr	r0, [pc, #116]	; (8002194 <StartDefaultTask+0x1d0>)
 8002120:	f001 f9dc 	bl	80034dc <HAL_CAN_AddTxMessage>


	// check for lcd button press to change screens
	int oldScreen = currentScreen;
 8002124:	4b2e      	ldr	r3, [pc, #184]	; (80021e0 <StartDefaultTask+0x21c>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_GPIO_ReadPin(GPIOB, PIN_LCD_BUTTON) == 0)
 800212a:	210f      	movs	r1, #15
 800212c:	482d      	ldr	r0, [pc, #180]	; (80021e4 <StartDefaultTask+0x220>)
 800212e:	f002 fc69 	bl	8004a04 <HAL_GPIO_ReadPin>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d10b      	bne.n	8002150 <StartDefaultTask+0x18c>
	{
		currentScreen++;
 8002138:	4b29      	ldr	r3, [pc, #164]	; (80021e0 <StartDefaultTask+0x21c>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	3301      	adds	r3, #1
 800213e:	4a28      	ldr	r2, [pc, #160]	; (80021e0 <StartDefaultTask+0x21c>)
 8002140:	6013      	str	r3, [r2, #0]
		// loop back the first screen after reaching the last one
		if (currentScreen > RIDE_SETTINGS) currentScreen = RACING_HUD;
 8002142:	4b27      	ldr	r3, [pc, #156]	; (80021e0 <StartDefaultTask+0x21c>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2b01      	cmp	r3, #1
 8002148:	dd02      	ble.n	8002150 <StartDefaultTask+0x18c>
 800214a:	4b25      	ldr	r3, [pc, #148]	; (80021e0 <StartDefaultTask+0x21c>)
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
	}

	// clear screen if the screen mode has been changed
	if (currentScreen != oldScreen) lcdDisplayClear();
 8002150:	4b23      	ldr	r3, [pc, #140]	; (80021e0 <StartDefaultTask+0x21c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002156:	429a      	cmp	r2, r3
 8002158:	d003      	beq.n	8002162 <StartDefaultTask+0x19e>
 800215a:	2101      	movs	r1, #1
 800215c:	2002      	movs	r0, #2
 800215e:	f7fe ff1d 	bl	8000f9c <lcdCommand>

	// screen updates
	switch (currentScreen)
 8002162:	4b1f      	ldr	r3, [pc, #124]	; (80021e0 <StartDefaultTask+0x21c>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b02      	cmp	r3, #2
 8002168:	d009      	beq.n	800217e <StartDefaultTask+0x1ba>
 800216a:	2b02      	cmp	r3, #2
 800216c:	dc0d      	bgt.n	800218a <StartDefaultTask+0x1c6>
 800216e:	2b00      	cmp	r3, #0
 8002170:	d002      	beq.n	8002178 <StartDefaultTask+0x1b4>
 8002172:	2b01      	cmp	r3, #1
 8002174:	d006      	beq.n	8002184 <StartDefaultTask+0x1c0>
 8002176:	e008      	b.n	800218a <StartDefaultTask+0x1c6>
	{
		case RACING_HUD:
			racingHUD();
 8002178:	f7ff fc62 	bl	8001a40 <racingHUD>
		break;
 800217c:	e009      	b.n	8002192 <StartDefaultTask+0x1ce>

		case ELECTRICAL_SETTINGS:
			electricalSettings();
 800217e:	f7ff fd57 	bl	8001c30 <electricalSettings>
		break;
 8002182:	e006      	b.n	8002192 <StartDefaultTask+0x1ce>

		case RIDE_SETTINGS:
			rideSettings();
 8002184:	f7ff fdea 	bl	8001d5c <rideSettings>
		break;
 8002188:	e003      	b.n	8002192 <StartDefaultTask+0x1ce>

		default:
			// go to racing hud because were not supposed to be here
			currentScreen = RACING_HUD;
 800218a:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <StartDefaultTask+0x21c>)
 800218c:	2200      	movs	r2, #0
 800218e:	601a      	str	r2, [r3, #0]
		break;
 8002190:	bf00      	nop
  {
 8002192:	e71b      	b.n	8001fcc <StartDefaultTask+0x8>
 8002194:	20004304 	.word	0x20004304
 8002198:	08009350 	.word	0x08009350
 800219c:	200041f0 	.word	0x200041f0
 80021a0:	200041d8 	.word	0x200041d8
 80021a4:	20004358 	.word	0x20004358
 80021a8:	20000310 	.word	0x20000310
 80021ac:	2000030c 	.word	0x2000030c
 80021b0:	20000320 	.word	0x20000320
 80021b4:	2000031c 	.word	0x2000031c
 80021b8:	20004098 	.word	0x20004098
 80021bc:	200042e8 	.word	0x200042e8
 80021c0:	2000418c 	.word	0x2000418c
 80021c4:	2000432c 	.word	0x2000432c
 80021c8:	200042ec 	.word	0x200042ec
 80021cc:	200042b8 	.word	0x200042b8
 80021d0:	200042bc 	.word	0x200042bc
 80021d4:	2000032c 	.word	0x2000032c
 80021d8:	20000330 	.word	0x20000330
 80021dc:	200040c0 	.word	0x200040c0
 80021e0:	20000334 	.word	0x20000334
 80021e4:	40020400 	.word	0x40020400

080021e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021ec:	b672      	cpsid	i
}
 80021ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80021f0:	e7fe      	b.n	80021f0 <Error_Handler+0x8>
	...

080021f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b082      	sub	sp, #8
 80021f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021fa:	2300      	movs	r3, #0
 80021fc:	607b      	str	r3, [r7, #4]
 80021fe:	4b12      	ldr	r3, [pc, #72]	; (8002248 <HAL_MspInit+0x54>)
 8002200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002202:	4a11      	ldr	r2, [pc, #68]	; (8002248 <HAL_MspInit+0x54>)
 8002204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002208:	6453      	str	r3, [r2, #68]	; 0x44
 800220a:	4b0f      	ldr	r3, [pc, #60]	; (8002248 <HAL_MspInit+0x54>)
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002216:	2300      	movs	r3, #0
 8002218:	603b      	str	r3, [r7, #0]
 800221a:	4b0b      	ldr	r3, [pc, #44]	; (8002248 <HAL_MspInit+0x54>)
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	4a0a      	ldr	r2, [pc, #40]	; (8002248 <HAL_MspInit+0x54>)
 8002220:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002224:	6413      	str	r3, [r2, #64]	; 0x40
 8002226:	4b08      	ldr	r3, [pc, #32]	; (8002248 <HAL_MspInit+0x54>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222e:	603b      	str	r3, [r7, #0]
 8002230:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	210f      	movs	r1, #15
 8002236:	f06f 0001 	mvn.w	r0, #1
 800223a:	f001 fe6c 	bl	8003f16 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40023800 	.word	0x40023800

0800224c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b08a      	sub	sp, #40	; 0x28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	605a      	str	r2, [r3, #4]
 800225e:	609a      	str	r2, [r3, #8]
 8002260:	60da      	str	r2, [r3, #12]
 8002262:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a3c      	ldr	r2, [pc, #240]	; (800235c <HAL_ADC_MspInit+0x110>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d171      	bne.n	8002352 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	4b3b      	ldr	r3, [pc, #236]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002276:	4a3a      	ldr	r2, [pc, #232]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002278:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800227c:	6453      	str	r3, [r2, #68]	; 0x44
 800227e:	4b38      	ldr	r3, [pc, #224]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002286:	613b      	str	r3, [r7, #16]
 8002288:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	60fb      	str	r3, [r7, #12]
 800228e:	4b34      	ldr	r3, [pc, #208]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a33      	ldr	r2, [pc, #204]	; (8002360 <HAL_ADC_MspInit+0x114>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b31      	ldr	r3, [pc, #196]	; (8002360 <HAL_ADC_MspInit+0x114>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	60fb      	str	r3, [r7, #12]
 80022a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	4b2d      	ldr	r3, [pc, #180]	; (8002360 <HAL_ADC_MspInit+0x114>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	4a2c      	ldr	r2, [pc, #176]	; (8002360 <HAL_ADC_MspInit+0x114>)
 80022b0:	f043 0302 	orr.w	r3, r3, #2
 80022b4:	6313      	str	r3, [r2, #48]	; 0x30
 80022b6:	4b2a      	ldr	r3, [pc, #168]	; (8002360 <HAL_ADC_MspInit+0x114>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	f003 0302 	and.w	r3, r3, #2
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80022c2:	23ff      	movs	r3, #255	; 0xff
 80022c4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022c6:	2303      	movs	r3, #3
 80022c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ca:	2300      	movs	r3, #0
 80022cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ce:	f107 0314 	add.w	r3, r7, #20
 80022d2:	4619      	mov	r1, r3
 80022d4:	4823      	ldr	r0, [pc, #140]	; (8002364 <HAL_ADC_MspInit+0x118>)
 80022d6:	f002 fa01 	bl	80046dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80022da:	2303      	movs	r3, #3
 80022dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022de:	2303      	movs	r3, #3
 80022e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e6:	f107 0314 	add.w	r3, r7, #20
 80022ea:	4619      	mov	r1, r3
 80022ec:	481e      	ldr	r0, [pc, #120]	; (8002368 <HAL_ADC_MspInit+0x11c>)
 80022ee:	f002 f9f5 	bl	80046dc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80022f2:	4b1e      	ldr	r3, [pc, #120]	; (800236c <HAL_ADC_MspInit+0x120>)
 80022f4:	4a1e      	ldr	r2, [pc, #120]	; (8002370 <HAL_ADC_MspInit+0x124>)
 80022f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80022f8:	4b1c      	ldr	r3, [pc, #112]	; (800236c <HAL_ADC_MspInit+0x120>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80022fe:	4b1b      	ldr	r3, [pc, #108]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002304:	4b19      	ldr	r3, [pc, #100]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002306:	2200      	movs	r2, #0
 8002308:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800230a:	4b18      	ldr	r3, [pc, #96]	; (800236c <HAL_ADC_MspInit+0x120>)
 800230c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002310:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002312:	4b16      	ldr	r3, [pc, #88]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002314:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002318:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800231a:	4b14      	ldr	r3, [pc, #80]	; (800236c <HAL_ADC_MspInit+0x120>)
 800231c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002320:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002322:	4b12      	ldr	r3, [pc, #72]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002324:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002328:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <HAL_ADC_MspInit+0x120>)
 800232c:	2200      	movs	r2, #0
 800232e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002332:	2200      	movs	r2, #0
 8002334:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002336:	480d      	ldr	r0, [pc, #52]	; (800236c <HAL_ADC_MspInit+0x120>)
 8002338:	f001 fe24 	bl	8003f84 <HAL_DMA_Init>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002342:	f7ff ff51 	bl	80021e8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a08      	ldr	r2, [pc, #32]	; (800236c <HAL_ADC_MspInit+0x120>)
 800234a:	639a      	str	r2, [r3, #56]	; 0x38
 800234c:	4a07      	ldr	r2, [pc, #28]	; (800236c <HAL_ADC_MspInit+0x120>)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002352:	bf00      	nop
 8002354:	3728      	adds	r7, #40	; 0x28
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40012000 	.word	0x40012000
 8002360:	40023800 	.word	0x40023800
 8002364:	40020000 	.word	0x40020000
 8002368:	40020400 	.word	0x40020400
 800236c:	200041f8 	.word	0x200041f8
 8002370:	40026410 	.word	0x40026410

08002374 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b08a      	sub	sp, #40	; 0x28
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	605a      	str	r2, [r3, #4]
 8002386:	609a      	str	r2, [r3, #8]
 8002388:	60da      	str	r2, [r3, #12]
 800238a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a21      	ldr	r2, [pc, #132]	; (8002418 <HAL_CAN_MspInit+0xa4>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d13c      	bne.n	8002410 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	4b20      	ldr	r3, [pc, #128]	; (800241c <HAL_CAN_MspInit+0xa8>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	4a1f      	ldr	r2, [pc, #124]	; (800241c <HAL_CAN_MspInit+0xa8>)
 80023a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023a4:	6413      	str	r3, [r2, #64]	; 0x40
 80023a6:	4b1d      	ldr	r3, [pc, #116]	; (800241c <HAL_CAN_MspInit+0xa8>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ae:	613b      	str	r3, [r7, #16]
 80023b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	4b19      	ldr	r3, [pc, #100]	; (800241c <HAL_CAN_MspInit+0xa8>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	4a18      	ldr	r2, [pc, #96]	; (800241c <HAL_CAN_MspInit+0xa8>)
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6313      	str	r3, [r2, #48]	; 0x30
 80023c2:	4b16      	ldr	r3, [pc, #88]	; (800241c <HAL_CAN_MspInit+0xa8>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	60fb      	str	r3, [r7, #12]
 80023cc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80023ce:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80023d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d4:	2302      	movs	r3, #2
 80023d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d8:	2300      	movs	r3, #0
 80023da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023dc:	2303      	movs	r3, #3
 80023de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80023e0:	2309      	movs	r3, #9
 80023e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023e4:	f107 0314 	add.w	r3, r7, #20
 80023e8:	4619      	mov	r1, r3
 80023ea:	480d      	ldr	r0, [pc, #52]	; (8002420 <HAL_CAN_MspInit+0xac>)
 80023ec:	f002 f976 	bl	80046dc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80023f0:	2200      	movs	r2, #0
 80023f2:	2105      	movs	r1, #5
 80023f4:	2013      	movs	r0, #19
 80023f6:	f001 fd8e 	bl	8003f16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 80023fa:	2013      	movs	r0, #19
 80023fc:	f001 fda7 	bl	8003f4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002400:	2200      	movs	r2, #0
 8002402:	2105      	movs	r1, #5
 8002404:	2014      	movs	r0, #20
 8002406:	f001 fd86 	bl	8003f16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800240a:	2014      	movs	r0, #20
 800240c:	f001 fd9f 	bl	8003f4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002410:	bf00      	nop
 8002412:	3728      	adds	r7, #40	; 0x28
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	40006400 	.word	0x40006400
 800241c:	40023800 	.word	0x40023800
 8002420:	40020000 	.word	0x40020000

08002424 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b08a      	sub	sp, #40	; 0x28
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800242c:	f107 0314 	add.w	r3, r7, #20
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]
 8002434:	605a      	str	r2, [r3, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	60da      	str	r2, [r3, #12]
 800243a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a4f      	ldr	r2, [pc, #316]	; (8002580 <HAL_I2C_MspInit+0x15c>)
 8002442:	4293      	cmp	r3, r2
 8002444:	f040 8097 	bne.w	8002576 <HAL_I2C_MspInit+0x152>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002448:	2300      	movs	r3, #0
 800244a:	613b      	str	r3, [r7, #16]
 800244c:	4b4d      	ldr	r3, [pc, #308]	; (8002584 <HAL_I2C_MspInit+0x160>)
 800244e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002450:	4a4c      	ldr	r2, [pc, #304]	; (8002584 <HAL_I2C_MspInit+0x160>)
 8002452:	f043 0302 	orr.w	r3, r3, #2
 8002456:	6313      	str	r3, [r2, #48]	; 0x30
 8002458:	4b4a      	ldr	r3, [pc, #296]	; (8002584 <HAL_I2C_MspInit+0x160>)
 800245a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800245c:	f003 0302 	and.w	r3, r3, #2
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002464:	23c0      	movs	r3, #192	; 0xc0
 8002466:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002468:	2312      	movs	r3, #18
 800246a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246c:	2300      	movs	r3, #0
 800246e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002470:	2303      	movs	r3, #3
 8002472:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002474:	2304      	movs	r3, #4
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002478:	f107 0314 	add.w	r3, r7, #20
 800247c:	4619      	mov	r1, r3
 800247e:	4842      	ldr	r0, [pc, #264]	; (8002588 <HAL_I2C_MspInit+0x164>)
 8002480:	f002 f92c 	bl	80046dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002484:	2300      	movs	r3, #0
 8002486:	60fb      	str	r3, [r7, #12]
 8002488:	4b3e      	ldr	r3, [pc, #248]	; (8002584 <HAL_I2C_MspInit+0x160>)
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	4a3d      	ldr	r2, [pc, #244]	; (8002584 <HAL_I2C_MspInit+0x160>)
 800248e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002492:	6413      	str	r3, [r2, #64]	; 0x40
 8002494:	4b3b      	ldr	r3, [pc, #236]	; (8002584 <HAL_I2C_MspInit+0x160>)
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 80024a0:	4b3a      	ldr	r3, [pc, #232]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024a2:	4a3b      	ldr	r2, [pc, #236]	; (8002590 <HAL_I2C_MspInit+0x16c>)
 80024a4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 80024a6:	4b39      	ldr	r3, [pc, #228]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024ac:	4b37      	ldr	r3, [pc, #220]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024ae:	2240      	movs	r2, #64	; 0x40
 80024b0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b2:	4b36      	ldr	r3, [pc, #216]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024b8:	4b34      	ldr	r3, [pc, #208]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024be:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024c0:	4b32      	ldr	r3, [pc, #200]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024c6:	4b31      	ldr	r3, [pc, #196]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80024cc:	4b2f      	ldr	r3, [pc, #188]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80024d2:	4b2e      	ldr	r3, [pc, #184]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024d8:	4b2c      	ldr	r3, [pc, #176]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024da:	2200      	movs	r2, #0
 80024dc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80024de:	482b      	ldr	r0, [pc, #172]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024e0:	f001 fd50 	bl	8003f84 <HAL_DMA_Init>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d001      	beq.n	80024ee <HAL_I2C_MspInit+0xca>
    {
      Error_Handler();
 80024ea:	f7ff fe7d 	bl	80021e8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a26      	ldr	r2, [pc, #152]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024f2:	635a      	str	r2, [r3, #52]	; 0x34
 80024f4:	4a25      	ldr	r2, [pc, #148]	; (800258c <HAL_I2C_MspInit+0x168>)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80024fa:	4b26      	ldr	r3, [pc, #152]	; (8002594 <HAL_I2C_MspInit+0x170>)
 80024fc:	4a26      	ldr	r2, [pc, #152]	; (8002598 <HAL_I2C_MspInit+0x174>)
 80024fe:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002500:	4b24      	ldr	r3, [pc, #144]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002502:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002506:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002508:	4b22      	ldr	r3, [pc, #136]	; (8002594 <HAL_I2C_MspInit+0x170>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800250e:	4b21      	ldr	r3, [pc, #132]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002510:	2200      	movs	r2, #0
 8002512:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002514:	4b1f      	ldr	r3, [pc, #124]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002516:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800251a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800251c:	4b1d      	ldr	r3, [pc, #116]	; (8002594 <HAL_I2C_MspInit+0x170>)
 800251e:	2200      	movs	r2, #0
 8002520:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002524:	2200      	movs	r2, #0
 8002526:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002528:	4b1a      	ldr	r3, [pc, #104]	; (8002594 <HAL_I2C_MspInit+0x170>)
 800252a:	2200      	movs	r2, #0
 800252c:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800252e:	4b19      	ldr	r3, [pc, #100]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002530:	2200      	movs	r2, #0
 8002532:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002534:	4b17      	ldr	r3, [pc, #92]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002536:	2200      	movs	r2, #0
 8002538:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800253a:	4816      	ldr	r0, [pc, #88]	; (8002594 <HAL_I2C_MspInit+0x170>)
 800253c:	f001 fd22 	bl	8003f84 <HAL_DMA_Init>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_I2C_MspInit+0x126>
    {
      Error_Handler();
 8002546:	f7ff fe4f 	bl	80021e8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a11      	ldr	r2, [pc, #68]	; (8002594 <HAL_I2C_MspInit+0x170>)
 800254e:	639a      	str	r2, [r3, #56]	; 0x38
 8002550:	4a10      	ldr	r2, [pc, #64]	; (8002594 <HAL_I2C_MspInit+0x170>)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002556:	2200      	movs	r2, #0
 8002558:	2105      	movs	r1, #5
 800255a:	201f      	movs	r0, #31
 800255c:	f001 fcdb 	bl	8003f16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002560:	201f      	movs	r0, #31
 8002562:	f001 fcf4 	bl	8003f4e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8002566:	2200      	movs	r2, #0
 8002568:	2105      	movs	r1, #5
 800256a:	2020      	movs	r0, #32
 800256c:	f001 fcd3 	bl	8003f16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002570:	2020      	movs	r0, #32
 8002572:	f001 fcec 	bl	8003f4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002576:	bf00      	nop
 8002578:	3728      	adds	r7, #40	; 0x28
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	40005400 	.word	0x40005400
 8002584:	40023800 	.word	0x40023800
 8002588:	40020400 	.word	0x40020400
 800258c:	200040d8 	.word	0x200040d8
 8002590:	40026028 	.word	0x40026028
 8002594:	20004258 	.word	0x20004258
 8002598:	40026010 	.word	0x40026010

0800259c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <NMI_Handler+0x4>

080025a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025a6:	e7fe      	b.n	80025a6 <HardFault_Handler+0x4>

080025a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <MemManage_Handler+0x4>

080025ae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025b2:	e7fe      	b.n	80025b2 <BusFault_Handler+0x4>

080025b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025b8:	e7fe      	b.n	80025b8 <UsageFault_Handler+0x4>

080025ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025ba:	b480      	push	{r7}
 80025bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025be:	bf00      	nop
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025cc:	f000 f914 	bl	80027f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80025d0:	f005 fd6c 	bl	80080ac <xTaskGetSchedulerState>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d001      	beq.n	80025de <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80025da:	f005 ffad 	bl	8008538 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025de:	bf00      	nop
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80025e8:	4802      	ldr	r0, [pc, #8]	; (80025f4 <DMA1_Stream0_IRQHandler+0x10>)
 80025ea:	f001 fdf3 	bl	80041d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025ee:	bf00      	nop
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	20004258 	.word	0x20004258

080025f8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80025fc:	4802      	ldr	r0, [pc, #8]	; (8002608 <DMA1_Stream1_IRQHandler+0x10>)
 80025fe:	f001 fde9 	bl	80041d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002602:	bf00      	nop
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	200040d8 	.word	0x200040d8

0800260c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002610:	4802      	ldr	r0, [pc, #8]	; (800261c <CAN1_TX_IRQHandler+0x10>)
 8002612:	f001 f976 	bl	8003902 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20004304 	.word	0x20004304

08002620 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002624:	4802      	ldr	r0, [pc, #8]	; (8002630 <CAN1_RX0_IRQHandler+0x10>)
 8002626:	f001 f96c 	bl	8003902 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	20004304 	.word	0x20004304

08002634 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002638:	4802      	ldr	r0, [pc, #8]	; (8002644 <I2C1_EV_IRQHandler+0x10>)
 800263a:	f002 fc89 	bl	8004f50 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20004138 	.word	0x20004138

08002648 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800264c:	4802      	ldr	r0, [pc, #8]	; (8002658 <I2C1_ER_IRQHandler+0x10>)
 800264e:	f002 fdf0 	bl	8005232 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002652:	bf00      	nop
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20004138 	.word	0x20004138

0800265c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002660:	4802      	ldr	r0, [pc, #8]	; (800266c <DMA2_Stream0_IRQHandler+0x10>)
 8002662:	f001 fdb7 	bl	80041d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	200041f8 	.word	0x200041f8

08002670 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002678:	4a14      	ldr	r2, [pc, #80]	; (80026cc <_sbrk+0x5c>)
 800267a:	4b15      	ldr	r3, [pc, #84]	; (80026d0 <_sbrk+0x60>)
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002684:	4b13      	ldr	r3, [pc, #76]	; (80026d4 <_sbrk+0x64>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d102      	bne.n	8002692 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800268c:	4b11      	ldr	r3, [pc, #68]	; (80026d4 <_sbrk+0x64>)
 800268e:	4a12      	ldr	r2, [pc, #72]	; (80026d8 <_sbrk+0x68>)
 8002690:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002692:	4b10      	ldr	r3, [pc, #64]	; (80026d4 <_sbrk+0x64>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	429a      	cmp	r2, r3
 800269e:	d207      	bcs.n	80026b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a0:	f006 f984 	bl	80089ac <__errno>
 80026a4:	4603      	mov	r3, r0
 80026a6:	220c      	movs	r2, #12
 80026a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026aa:	f04f 33ff 	mov.w	r3, #4294967295
 80026ae:	e009      	b.n	80026c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b0:	4b08      	ldr	r3, [pc, #32]	; (80026d4 <_sbrk+0x64>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026b6:	4b07      	ldr	r3, [pc, #28]	; (80026d4 <_sbrk+0x64>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	4a05      	ldr	r2, [pc, #20]	; (80026d4 <_sbrk+0x64>)
 80026c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c2:	68fb      	ldr	r3, [r7, #12]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20050000 	.word	0x20050000
 80026d0:	00000400 	.word	0x00000400
 80026d4:	20000338 	.word	0x20000338
 80026d8:	20004388 	.word	0x20004388

080026dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e0:	4b06      	ldr	r3, [pc, #24]	; (80026fc <SystemInit+0x20>)
 80026e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026e6:	4a05      	ldr	r2, [pc, #20]	; (80026fc <SystemInit+0x20>)
 80026e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026f0:	bf00      	nop
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002700:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002738 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002704:	480d      	ldr	r0, [pc, #52]	; (800273c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002706:	490e      	ldr	r1, [pc, #56]	; (8002740 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002708:	4a0e      	ldr	r2, [pc, #56]	; (8002744 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800270a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800270c:	e002      	b.n	8002714 <LoopCopyDataInit>

0800270e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800270e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002712:	3304      	adds	r3, #4

08002714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002718:	d3f9      	bcc.n	800270e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271a:	4a0b      	ldr	r2, [pc, #44]	; (8002748 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800271c:	4c0b      	ldr	r4, [pc, #44]	; (800274c <LoopFillZerobss+0x26>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002720:	e001      	b.n	8002726 <LoopFillZerobss>

08002722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002724:	3204      	adds	r2, #4

08002726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002728:	d3fb      	bcc.n	8002722 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800272a:	f7ff ffd7 	bl	80026dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800272e:	f006 f943 	bl	80089b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002732:	f7fe fe0b 	bl	800134c <main>
  bx  lr    
 8002736:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002738:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002744:	080093c8 	.word	0x080093c8
  ldr r2, =_sbss
 8002748:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800274c:	20004384 	.word	0x20004384

08002750 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <ADC_IRQHandler>
	...

08002754 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002758:	4b0e      	ldr	r3, [pc, #56]	; (8002794 <HAL_Init+0x40>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0d      	ldr	r2, [pc, #52]	; (8002794 <HAL_Init+0x40>)
 800275e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002762:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002764:	4b0b      	ldr	r3, [pc, #44]	; (8002794 <HAL_Init+0x40>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a0a      	ldr	r2, [pc, #40]	; (8002794 <HAL_Init+0x40>)
 800276a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800276e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002770:	4b08      	ldr	r3, [pc, #32]	; (8002794 <HAL_Init+0x40>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a07      	ldr	r2, [pc, #28]	; (8002794 <HAL_Init+0x40>)
 8002776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800277c:	2003      	movs	r0, #3
 800277e:	f001 fbbf 	bl	8003f00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002782:	200f      	movs	r0, #15
 8002784:	f000 f808 	bl	8002798 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002788:	f7ff fd34 	bl	80021f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	40023c00 	.word	0x40023c00

08002798 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027a0:	4b12      	ldr	r3, [pc, #72]	; (80027ec <HAL_InitTick+0x54>)
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	4b12      	ldr	r3, [pc, #72]	; (80027f0 <HAL_InitTick+0x58>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80027b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b6:	4618      	mov	r0, r3
 80027b8:	f001 fbd7 	bl	8003f6a <HAL_SYSTICK_Config>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00e      	b.n	80027e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b0f      	cmp	r3, #15
 80027ca:	d80a      	bhi.n	80027e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027cc:	2200      	movs	r2, #0
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f001 fb9f 	bl	8003f16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027d8:	4a06      	ldr	r2, [pc, #24]	; (80027f4 <HAL_InitTick+0x5c>)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	e000      	b.n	80027e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000004 	.word	0x20000004
 80027f0:	2000000c 	.word	0x2000000c
 80027f4:	20000008 	.word	0x20000008

080027f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027fc:	4b06      	ldr	r3, [pc, #24]	; (8002818 <HAL_IncTick+0x20>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	4b06      	ldr	r3, [pc, #24]	; (800281c <HAL_IncTick+0x24>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4413      	add	r3, r2
 8002808:	4a04      	ldr	r2, [pc, #16]	; (800281c <HAL_IncTick+0x24>)
 800280a:	6013      	str	r3, [r2, #0]
}
 800280c:	bf00      	nop
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	2000000c 	.word	0x2000000c
 800281c:	20004370 	.word	0x20004370

08002820 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  return uwTick;
 8002824:	4b03      	ldr	r3, [pc, #12]	; (8002834 <HAL_GetTick+0x14>)
 8002826:	681b      	ldr	r3, [r3, #0]
}
 8002828:	4618      	mov	r0, r3
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20004370 	.word	0x20004370

08002838 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002840:	f7ff ffee 	bl	8002820 <HAL_GetTick>
 8002844:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002850:	d005      	beq.n	800285e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002852:	4b0a      	ldr	r3, [pc, #40]	; (800287c <HAL_Delay+0x44>)
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	4413      	add	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800285e:	bf00      	nop
 8002860:	f7ff ffde 	bl	8002820 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	429a      	cmp	r2, r3
 800286e:	d8f7      	bhi.n	8002860 <HAL_Delay+0x28>
  {
  }
}
 8002870:	bf00      	nop
 8002872:	bf00      	nop
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	2000000c 	.word	0x2000000c

08002880 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e033      	b.n	80028fe <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff fcd4 	bl	800224c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	f003 0310 	and.w	r3, r3, #16
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d118      	bne.n	80028f0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028c6:	f023 0302 	bic.w	r3, r3, #2
 80028ca:	f043 0202 	orr.w	r2, r3, #2
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f000 fa58 	bl	8002d88 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	f023 0303 	bic.w	r3, r3, #3
 80028e6:	f043 0201 	orr.w	r2, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	641a      	str	r2, [r3, #64]	; 0x40
 80028ee:	e001      	b.n	80028f4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3710      	adds	r7, #16
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
	...

08002908 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b086      	sub	sp, #24
 800290c:	af00      	add	r7, sp, #0
 800290e:	60f8      	str	r0, [r7, #12]
 8002910:	60b9      	str	r1, [r7, #8]
 8002912:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_ADC_Start_DMA+0x1e>
 8002922:	2302      	movs	r3, #2
 8002924:	e0ce      	b.n	8002ac4 <HAL_ADC_Start_DMA+0x1bc>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b01      	cmp	r3, #1
 800293a:	d018      	beq.n	800296e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800294c:	4b5f      	ldr	r3, [pc, #380]	; (8002acc <HAL_ADC_Start_DMA+0x1c4>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a5f      	ldr	r2, [pc, #380]	; (8002ad0 <HAL_ADC_Start_DMA+0x1c8>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	0c9a      	lsrs	r2, r3, #18
 8002958:	4613      	mov	r3, r2
 800295a:	005b      	lsls	r3, r3, #1
 800295c:	4413      	add	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002960:	e002      	b.n	8002968 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	3b01      	subs	r3, #1
 8002966:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1f9      	bne.n	8002962 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002978:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800297c:	d107      	bne.n	800298e <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800298c:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	2b01      	cmp	r3, #1
 800299a:	f040 8086 	bne.w	8002aaa <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80029a6:	f023 0301 	bic.w	r3, r3, #1
 80029aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d007      	beq.n	80029d0 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029c8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029dc:	d106      	bne.n	80029ec <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029e2:	f023 0206 	bic.w	r2, r3, #6
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	645a      	str	r2, [r3, #68]	; 0x44
 80029ea:	e002      	b.n	80029f2 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2200      	movs	r2, #0
 80029f0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029fa:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <HAL_ADC_Start_DMA+0x1cc>)
 80029fc:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a02:	4a35      	ldr	r2, [pc, #212]	; (8002ad8 <HAL_ADC_Start_DMA+0x1d0>)
 8002a04:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0a:	4a34      	ldr	r2, [pc, #208]	; (8002adc <HAL_ADC_Start_DMA+0x1d4>)
 8002a0c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a12:	4a33      	ldr	r2, [pc, #204]	; (8002ae0 <HAL_ADC_Start_DMA+0x1d8>)
 8002a14:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a1e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002a2e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a3e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	334c      	adds	r3, #76	; 0x4c
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	68ba      	ldr	r2, [r7, #8]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f001 fb46 	bl	80040e0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 031f 	and.w	r3, r3, #31
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d10f      	bne.n	8002a80 <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d129      	bne.n	8002ac2 <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a7c:	609a      	str	r2, [r3, #8]
 8002a7e:	e020      	b.n	8002ac2 <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a17      	ldr	r2, [pc, #92]	; (8002ae4 <HAL_ADC_Start_DMA+0x1dc>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d11b      	bne.n	8002ac2 <HAL_ADC_Start_DMA+0x1ba>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d114      	bne.n	8002ac2 <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002aa6:	609a      	str	r2, [r3, #8]
 8002aa8:	e00b      	b.n	8002ac2 <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f043 0210 	orr.w	r2, r3, #16
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aba:	f043 0201 	orr.w	r2, r3, #1
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002ac2:	2300      	movs	r3, #0
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3718      	adds	r7, #24
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bd80      	pop	{r7, pc}
 8002acc:	20000004 	.word	0x20000004
 8002ad0:	431bde83 	.word	0x431bde83
 8002ad4:	40012300 	.word	0x40012300
 8002ad8:	08002f81 	.word	0x08002f81
 8002adc:	0800303b 	.word	0x0800303b
 8002ae0:	08003057 	.word	0x08003057
 8002ae4:	40012000 	.word	0x40012000

08002ae8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002b04:	bf00      	nop
 8002b06:	370c      	adds	r7, #12
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b085      	sub	sp, #20
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d101      	bne.n	8002b40 <HAL_ADC_ConfigChannel+0x1c>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	e113      	b.n	8002d68 <HAL_ADC_ConfigChannel+0x244>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2b09      	cmp	r3, #9
 8002b4e:	d925      	bls.n	8002b9c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68d9      	ldr	r1, [r3, #12]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	b29b      	uxth	r3, r3
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4613      	mov	r3, r2
 8002b60:	005b      	lsls	r3, r3, #1
 8002b62:	4413      	add	r3, r2
 8002b64:	3b1e      	subs	r3, #30
 8002b66:	2207      	movs	r2, #7
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43da      	mvns	r2, r3
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	400a      	ands	r2, r1
 8002b74:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68d9      	ldr	r1, [r3, #12]
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	689a      	ldr	r2, [r3, #8]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	b29b      	uxth	r3, r3
 8002b86:	4618      	mov	r0, r3
 8002b88:	4603      	mov	r3, r0
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4403      	add	r3, r0
 8002b8e:	3b1e      	subs	r3, #30
 8002b90:	409a      	lsls	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	430a      	orrs	r2, r1
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	e022      	b.n	8002be2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6919      	ldr	r1, [r3, #16]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	461a      	mov	r2, r3
 8002baa:	4613      	mov	r3, r2
 8002bac:	005b      	lsls	r3, r3, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	2207      	movs	r2, #7
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43da      	mvns	r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	400a      	ands	r2, r1
 8002bbe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	6919      	ldr	r1, [r3, #16]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	005b      	lsls	r3, r3, #1
 8002bd6:	4403      	add	r3, r0
 8002bd8:	409a      	lsls	r2, r3
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	430a      	orrs	r2, r1
 8002be0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	2b06      	cmp	r3, #6
 8002be8:	d824      	bhi.n	8002c34 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	3b05      	subs	r3, #5
 8002bfc:	221f      	movs	r2, #31
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	43da      	mvns	r2, r3
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	400a      	ands	r2, r1
 8002c0a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	4618      	mov	r0, r3
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	009b      	lsls	r3, r3, #2
 8002c22:	4413      	add	r3, r2
 8002c24:	3b05      	subs	r3, #5
 8002c26:	fa00 f203 	lsl.w	r2, r0, r3
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	635a      	str	r2, [r3, #52]	; 0x34
 8002c32:	e04c      	b.n	8002cce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	2b0c      	cmp	r3, #12
 8002c3a:	d824      	bhi.n	8002c86 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685a      	ldr	r2, [r3, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	3b23      	subs	r3, #35	; 0x23
 8002c4e:	221f      	movs	r2, #31
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43da      	mvns	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	400a      	ands	r2, r1
 8002c5c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	685a      	ldr	r2, [r3, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	4413      	add	r3, r2
 8002c76:	3b23      	subs	r3, #35	; 0x23
 8002c78:	fa00 f203 	lsl.w	r2, r0, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	631a      	str	r2, [r3, #48]	; 0x30
 8002c84:	e023      	b.n	8002cce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685a      	ldr	r2, [r3, #4]
 8002c90:	4613      	mov	r3, r2
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	3b41      	subs	r3, #65	; 0x41
 8002c98:	221f      	movs	r2, #31
 8002c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9e:	43da      	mvns	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	400a      	ands	r2, r1
 8002ca6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	b29b      	uxth	r3, r3
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685a      	ldr	r2, [r3, #4]
 8002cba:	4613      	mov	r3, r2
 8002cbc:	009b      	lsls	r3, r3, #2
 8002cbe:	4413      	add	r3, r2
 8002cc0:	3b41      	subs	r3, #65	; 0x41
 8002cc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	430a      	orrs	r2, r1
 8002ccc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002cce:	4b29      	ldr	r3, [pc, #164]	; (8002d74 <HAL_ADC_ConfigChannel+0x250>)
 8002cd0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a28      	ldr	r2, [pc, #160]	; (8002d78 <HAL_ADC_ConfigChannel+0x254>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d10f      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x1d8>
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	2b12      	cmp	r3, #18
 8002ce2:	d10b      	bne.n	8002cfc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a1d      	ldr	r2, [pc, #116]	; (8002d78 <HAL_ADC_ConfigChannel+0x254>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d12b      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x23a>
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a1c      	ldr	r2, [pc, #112]	; (8002d7c <HAL_ADC_ConfigChannel+0x258>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d003      	beq.n	8002d18 <HAL_ADC_ConfigChannel+0x1f4>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	2b11      	cmp	r3, #17
 8002d16:	d122      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a11      	ldr	r2, [pc, #68]	; (8002d7c <HAL_ADC_ConfigChannel+0x258>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d111      	bne.n	8002d5e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d3a:	4b11      	ldr	r3, [pc, #68]	; (8002d80 <HAL_ADC_ConfigChannel+0x25c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a11      	ldr	r2, [pc, #68]	; (8002d84 <HAL_ADC_ConfigChannel+0x260>)
 8002d40:	fba2 2303 	umull	r2, r3, r2, r3
 8002d44:	0c9a      	lsrs	r2, r3, #18
 8002d46:	4613      	mov	r3, r2
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	4413      	add	r3, r2
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d50:	e002      	b.n	8002d58 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	3b01      	subs	r3, #1
 8002d56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1f9      	bne.n	8002d52 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr
 8002d74:	40012300 	.word	0x40012300
 8002d78:	40012000 	.word	0x40012000
 8002d7c:	10000012 	.word	0x10000012
 8002d80:	20000004 	.word	0x20000004
 8002d84:	431bde83 	.word	0x431bde83

08002d88 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d90:	4b79      	ldr	r3, [pc, #484]	; (8002f78 <ADC_Init+0x1f0>)
 8002d92:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	431a      	orrs	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6859      	ldr	r1, [r3, #4]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	691b      	ldr	r3, [r3, #16]
 8002dc8:	021a      	lsls	r2, r3, #8
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002de0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6859      	ldr	r1, [r3, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689a      	ldr	r2, [r3, #8]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689a      	ldr	r2, [r3, #8]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e02:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	6899      	ldr	r1, [r3, #8]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e1a:	4a58      	ldr	r2, [pc, #352]	; (8002f7c <ADC_Init+0x1f4>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d022      	beq.n	8002e66 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e2e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6899      	ldr	r1, [r3, #8]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	6899      	ldr	r1, [r3, #8]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	609a      	str	r2, [r3, #8]
 8002e64:	e00f      	b.n	8002e86 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e84:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0202 	bic.w	r2, r2, #2
 8002e94:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	6899      	ldr	r1, [r3, #8]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	7e1b      	ldrb	r3, [r3, #24]
 8002ea0:	005a      	lsls	r2, r3, #1
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d01b      	beq.n	8002eec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	685a      	ldr	r2, [r3, #4]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ec2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	685a      	ldr	r2, [r3, #4]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002ed2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6859      	ldr	r1, [r3, #4]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	035a      	lsls	r2, r3, #13
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
 8002eea:	e007      	b.n	8002efc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685a      	ldr	r2, [r3, #4]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002efa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002f0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	69db      	ldr	r3, [r3, #28]
 8002f16:	3b01      	subs	r3, #1
 8002f18:	051a      	lsls	r2, r3, #20
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002f30:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6899      	ldr	r1, [r3, #8]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002f3e:	025a      	lsls	r2, r3, #9
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	430a      	orrs	r2, r1
 8002f46:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f56:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	6899      	ldr	r1, [r3, #8]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	029a      	lsls	r2, r3, #10
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	430a      	orrs	r2, r1
 8002f6a:	609a      	str	r2, [r3, #8]
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	40012300 	.word	0x40012300
 8002f7c:	0f000001 	.word	0x0f000001

08002f80 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f8c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d13c      	bne.n	8003014 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d12b      	bne.n	800300c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d127      	bne.n	800300c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d006      	beq.n	8002fd8 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d119      	bne.n	800300c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0220 	bic.w	r2, r2, #32
 8002fe6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fec:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d105      	bne.n	800300c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003004:	f043 0201 	orr.w	r2, r3, #1
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f7ff fd6b 	bl	8002ae8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003012:	e00e      	b.n	8003032 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003018:	f003 0310 	and.w	r3, r3, #16
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f7ff fd75 	bl	8002b10 <HAL_ADC_ErrorCallback>
}
 8003026:	e004      	b.n	8003032 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800302c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	4798      	blx	r3
}
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}

0800303a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800303a:	b580      	push	{r7, lr}
 800303c:	b084      	sub	sp, #16
 800303e:	af00      	add	r7, sp, #0
 8003040:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003046:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003048:	68f8      	ldr	r0, [r7, #12]
 800304a:	f7ff fd57 	bl	8002afc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b084      	sub	sp, #16
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003062:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2240      	movs	r2, #64	; 0x40
 8003068:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800306e:	f043 0204 	orr.w	r2, r3, #4
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003076:	68f8      	ldr	r0, [r7, #12]
 8003078:	f7ff fd4a 	bl	8002b10 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800307c:	bf00      	nop
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d101      	bne.n	8003096 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e0ed      	b.n	8003272 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 3020 	ldrb.w	r3, [r3, #32]
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d102      	bne.n	80030a8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7ff f966 	bl	8002374 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0201 	orr.w	r2, r2, #1
 80030b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80030b8:	f7ff fbb2 	bl	8002820 <HAL_GetTick>
 80030bc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030be:	e012      	b.n	80030e6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80030c0:	f7ff fbae 	bl	8002820 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	2b0a      	cmp	r3, #10
 80030cc:	d90b      	bls.n	80030e6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2205      	movs	r2, #5
 80030de:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e0c5      	b.n	8003272 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0e5      	beq.n	80030c0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0202 	bic.w	r2, r2, #2
 8003102:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003104:	f7ff fb8c 	bl	8002820 <HAL_GetTick>
 8003108:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800310a:	e012      	b.n	8003132 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800310c:	f7ff fb88 	bl	8002820 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b0a      	cmp	r3, #10
 8003118:	d90b      	bls.n	8003132 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2205      	movs	r2, #5
 800312a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e09f      	b.n	8003272 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 0302 	and.w	r3, r3, #2
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1e5      	bne.n	800310c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7e1b      	ldrb	r3, [r3, #24]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d108      	bne.n	800315a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	e007      	b.n	800316a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003168:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	7e5b      	ldrb	r3, [r3, #25]
 800316e:	2b01      	cmp	r3, #1
 8003170:	d108      	bne.n	8003184 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003180:	601a      	str	r2, [r3, #0]
 8003182:	e007      	b.n	8003194 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003192:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	7e9b      	ldrb	r3, [r3, #26]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d108      	bne.n	80031ae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f042 0220 	orr.w	r2, r2, #32
 80031aa:	601a      	str	r2, [r3, #0]
 80031ac:	e007      	b.n	80031be <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0220 	bic.w	r2, r2, #32
 80031bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	7edb      	ldrb	r3, [r3, #27]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d108      	bne.n	80031d8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0210 	bic.w	r2, r2, #16
 80031d4:	601a      	str	r2, [r3, #0]
 80031d6:	e007      	b.n	80031e8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0210 	orr.w	r2, r2, #16
 80031e6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	7f1b      	ldrb	r3, [r3, #28]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d108      	bne.n	8003202 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f042 0208 	orr.w	r2, r2, #8
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	e007      	b.n	8003212 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0208 	bic.w	r2, r2, #8
 8003210:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	7f5b      	ldrb	r3, [r3, #29]
 8003216:	2b01      	cmp	r3, #1
 8003218:	d108      	bne.n	800322c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0204 	orr.w	r2, r2, #4
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	e007      	b.n	800323c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0204 	bic.w	r2, r2, #4
 800323a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	68db      	ldr	r3, [r3, #12]
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	691b      	ldr	r3, [r3, #16]
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	ea42 0103 	orr.w	r1, r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	1e5a      	subs	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
	...

0800327c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800327c:	b480      	push	{r7}
 800327e:	b087      	sub	sp, #28
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003292:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003294:	7cfb      	ldrb	r3, [r7, #19]
 8003296:	2b01      	cmp	r3, #1
 8003298:	d003      	beq.n	80032a2 <HAL_CAN_ConfigFilter+0x26>
 800329a:	7cfb      	ldrb	r3, [r7, #19]
 800329c:	2b02      	cmp	r3, #2
 800329e:	f040 80c7 	bne.w	8003430 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a69      	ldr	r2, [pc, #420]	; (800344c <HAL_CAN_ConfigFilter+0x1d0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d001      	beq.n	80032b0 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80032ac:	4b68      	ldr	r3, [pc, #416]	; (8003450 <HAL_CAN_ConfigFilter+0x1d4>)
 80032ae:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032b6:	f043 0201 	orr.w	r2, r3, #1
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	4a63      	ldr	r2, [pc, #396]	; (8003450 <HAL_CAN_ConfigFilter+0x1d4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d111      	bne.n	80032ec <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80032ce:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	431a      	orrs	r2, r3
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	695b      	ldr	r3, [r3, #20]
 80032f0:	f003 031f 	and.w	r3, r3, #31
 80032f4:	2201      	movs	r2, #1
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	43db      	mvns	r3, r3
 8003306:	401a      	ands	r2, r3
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d123      	bne.n	800335e <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	43db      	mvns	r3, r3
 8003320:	401a      	ands	r2, r3
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003334:	683a      	ldr	r2, [r7, #0]
 8003336:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003338:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	3248      	adds	r2, #72	; 0x48
 800333e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003352:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003354:	6979      	ldr	r1, [r7, #20]
 8003356:	3348      	adds	r3, #72	; 0x48
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	440b      	add	r3, r1
 800335c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	69db      	ldr	r3, [r3, #28]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d122      	bne.n	80033ac <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	431a      	orrs	r2, r3
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003382:	683a      	ldr	r2, [r7, #0]
 8003384:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003386:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	3248      	adds	r2, #72	; 0x48
 800338c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033a0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033a2:	6979      	ldr	r1, [r7, #20]
 80033a4:	3348      	adds	r3, #72	; 0x48
 80033a6:	00db      	lsls	r3, r3, #3
 80033a8:	440b      	add	r3, r1
 80033aa:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d109      	bne.n	80033c8 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	43db      	mvns	r3, r3
 80033be:	401a      	ands	r2, r3
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80033c6:	e007      	b.n	80033d8 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	431a      	orrs	r2, r3
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d109      	bne.n	80033f4 <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	43db      	mvns	r3, r3
 80033ea:	401a      	ands	r2, r3
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80033f2:	e007      	b.n	8003404 <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	431a      	orrs	r2, r3
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	6a1b      	ldr	r3, [r3, #32]
 8003408:	2b01      	cmp	r3, #1
 800340a:	d107      	bne.n	800341c <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	431a      	orrs	r2, r3
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003422:	f023 0201 	bic.w	r2, r3, #1
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800342c:	2300      	movs	r3, #0
 800342e:	e006      	b.n	800343e <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003434:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
  }
}
 800343e:	4618      	mov	r0, r3
 8003440:	371c      	adds	r7, #28
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop
 800344c:	40006c00 	.word	0x40006c00
 8003450:	40006400 	.word	0x40006400

08003454 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b084      	sub	sp, #16
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d12e      	bne.n	80034c6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0201 	bic.w	r2, r2, #1
 800347e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003480:	f7ff f9ce 	bl	8002820 <HAL_GetTick>
 8003484:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003486:	e012      	b.n	80034ae <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003488:	f7ff f9ca 	bl	8002820 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b0a      	cmp	r3, #10
 8003494:	d90b      	bls.n	80034ae <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2205      	movs	r2, #5
 80034a6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e012      	b.n	80034d4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f003 0301 	and.w	r3, r3, #1
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1e5      	bne.n	8003488 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2200      	movs	r2, #0
 80034c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	e006      	b.n	80034d4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ca:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034d2:	2301      	movs	r3, #1
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80034dc:	b480      	push	{r7}
 80034de:	b089      	sub	sp, #36	; 0x24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
 80034e8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80034fa:	7ffb      	ldrb	r3, [r7, #31]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d003      	beq.n	8003508 <HAL_CAN_AddTxMessage+0x2c>
 8003500:	7ffb      	ldrb	r3, [r7, #31]
 8003502:	2b02      	cmp	r3, #2
 8003504:	f040 80b8 	bne.w	8003678 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003508:	69bb      	ldr	r3, [r7, #24]
 800350a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d10a      	bne.n	8003528 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003518:	2b00      	cmp	r3, #0
 800351a:	d105      	bne.n	8003528 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003522:	2b00      	cmp	r3, #0
 8003524:	f000 80a0 	beq.w	8003668 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	0e1b      	lsrs	r3, r3, #24
 800352c:	f003 0303 	and.w	r3, r3, #3
 8003530:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	2b02      	cmp	r3, #2
 8003536:	d907      	bls.n	8003548 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003544:	2301      	movs	r3, #1
 8003546:	e09e      	b.n	8003686 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003548:	2201      	movs	r2, #1
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	409a      	lsls	r2, r3
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10d      	bne.n	8003576 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003564:	68f9      	ldr	r1, [r7, #12]
 8003566:	6809      	ldr	r1, [r1, #0]
 8003568:	431a      	orrs	r2, r3
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	3318      	adds	r3, #24
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	440b      	add	r3, r1
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	e00f      	b.n	8003596 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003580:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003586:	68f9      	ldr	r1, [r7, #12]
 8003588:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800358a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	3318      	adds	r3, #24
 8003590:	011b      	lsls	r3, r3, #4
 8003592:	440b      	add	r3, r1
 8003594:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6819      	ldr	r1, [r3, #0]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	691a      	ldr	r2, [r3, #16]
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	3318      	adds	r3, #24
 80035a2:	011b      	lsls	r3, r3, #4
 80035a4:	440b      	add	r3, r1
 80035a6:	3304      	adds	r3, #4
 80035a8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	7d1b      	ldrb	r3, [r3, #20]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d111      	bne.n	80035d6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3318      	adds	r3, #24
 80035ba:	011b      	lsls	r3, r3, #4
 80035bc:	4413      	add	r3, r2
 80035be:	3304      	adds	r3, #4
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	6811      	ldr	r1, [r2, #0]
 80035c6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	3318      	adds	r3, #24
 80035ce:	011b      	lsls	r3, r3, #4
 80035d0:	440b      	add	r3, r1
 80035d2:	3304      	adds	r3, #4
 80035d4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	3307      	adds	r3, #7
 80035da:	781b      	ldrb	r3, [r3, #0]
 80035dc:	061a      	lsls	r2, r3, #24
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	3306      	adds	r3, #6
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	041b      	lsls	r3, r3, #16
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3305      	adds	r3, #5
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	021b      	lsls	r3, r3, #8
 80035f0:	4313      	orrs	r3, r2
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	3204      	adds	r2, #4
 80035f6:	7812      	ldrb	r2, [r2, #0]
 80035f8:	4610      	mov	r0, r2
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	6811      	ldr	r1, [r2, #0]
 80035fe:	ea43 0200 	orr.w	r2, r3, r0
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	440b      	add	r3, r1
 8003608:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800360c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	3303      	adds	r3, #3
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	061a      	lsls	r2, r3, #24
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	3302      	adds	r3, #2
 800361a:	781b      	ldrb	r3, [r3, #0]
 800361c:	041b      	lsls	r3, r3, #16
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	3301      	adds	r3, #1
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	4313      	orrs	r3, r2
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	7812      	ldrb	r2, [r2, #0]
 800362e:	4610      	mov	r0, r2
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	6811      	ldr	r1, [r2, #0]
 8003634:	ea43 0200 	orr.w	r2, r3, r0
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	440b      	add	r3, r1
 800363e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003642:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	3318      	adds	r3, #24
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	4413      	add	r3, r2
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68fa      	ldr	r2, [r7, #12]
 8003654:	6811      	ldr	r1, [r2, #0]
 8003656:	f043 0201 	orr.w	r2, r3, #1
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	3318      	adds	r3, #24
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	440b      	add	r3, r1
 8003662:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003664:	2300      	movs	r3, #0
 8003666:	e00e      	b.n	8003686 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800366c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e006      	b.n	8003686 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
  }
}
 8003686:	4618      	mov	r0, r3
 8003688:	3724      	adds	r7, #36	; 0x24
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr

08003692 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003692:	b480      	push	{r7}
 8003694:	b087      	sub	sp, #28
 8003696:	af00      	add	r7, sp, #0
 8003698:	60f8      	str	r0, [r7, #12]
 800369a:	60b9      	str	r1, [r7, #8]
 800369c:	607a      	str	r2, [r7, #4]
 800369e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036a6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80036a8:	7dfb      	ldrb	r3, [r7, #23]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d003      	beq.n	80036b6 <HAL_CAN_GetRxMessage+0x24>
 80036ae:	7dfb      	ldrb	r3, [r7, #23]
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	f040 80f3 	bne.w	800389c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10e      	bne.n	80036da <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d116      	bne.n	80036f8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e0e7      	b.n	80038aa <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d107      	bne.n	80036f8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ec:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	e0d8      	b.n	80038aa <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	68bb      	ldr	r3, [r7, #8]
 80036fe:	331b      	adds	r3, #27
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	4413      	add	r3, r2
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0204 	and.w	r2, r3, #4
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10c      	bne.n	8003730 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	331b      	adds	r3, #27
 800371e:	011b      	lsls	r3, r3, #4
 8003720:	4413      	add	r3, r2
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	0d5b      	lsrs	r3, r3, #21
 8003726:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	601a      	str	r2, [r3, #0]
 800372e:	e00b      	b.n	8003748 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	331b      	adds	r3, #27
 8003738:	011b      	lsls	r3, r3, #4
 800373a:	4413      	add	r3, r2
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	08db      	lsrs	r3, r3, #3
 8003740:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	331b      	adds	r3, #27
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	4413      	add	r3, r2
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0202 	and.w	r2, r3, #2
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	331b      	adds	r3, #27
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	4413      	add	r3, r2
 800376a:	3304      	adds	r3, #4
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 020f 	and.w	r2, r3, #15
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	331b      	adds	r3, #27
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	4413      	add	r3, r2
 8003782:	3304      	adds	r3, #4
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	0a1b      	lsrs	r3, r3, #8
 8003788:	b2da      	uxtb	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	331b      	adds	r3, #27
 8003796:	011b      	lsls	r3, r3, #4
 8003798:	4413      	add	r3, r2
 800379a:	3304      	adds	r3, #4
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	0c1b      	lsrs	r3, r3, #16
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	b2da      	uxtb	r2, r3
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	011b      	lsls	r3, r3, #4
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	0a1a      	lsrs	r2, r3, #8
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	3301      	adds	r3, #1
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	4413      	add	r3, r2
 80037e0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	0c1a      	lsrs	r2, r3, #16
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	3302      	adds	r3, #2
 80037ec:	b2d2      	uxtb	r2, r2
 80037ee:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	4413      	add	r3, r2
 80037fa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	0e1a      	lsrs	r2, r3, #24
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	3303      	adds	r3, #3
 8003806:	b2d2      	uxtb	r2, r2
 8003808:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	011b      	lsls	r3, r3, #4
 8003812:	4413      	add	r3, r2
 8003814:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	3304      	adds	r3, #4
 800381e:	b2d2      	uxtb	r2, r2
 8003820:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	4413      	add	r3, r2
 800382c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	0a1a      	lsrs	r2, r3, #8
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	3305      	adds	r3, #5
 8003838:	b2d2      	uxtb	r2, r2
 800383a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	4413      	add	r3, r2
 8003846:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	0c1a      	lsrs	r2, r3, #16
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	3306      	adds	r3, #6
 8003852:	b2d2      	uxtb	r2, r2
 8003854:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	68bb      	ldr	r3, [r7, #8]
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	4413      	add	r3, r2
 8003860:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	0e1a      	lsrs	r2, r3, #24
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	3307      	adds	r3, #7
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d108      	bne.n	8003888 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	68da      	ldr	r2, [r3, #12]
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f042 0220 	orr.w	r2, r2, #32
 8003884:	60da      	str	r2, [r3, #12]
 8003886:	e007      	b.n	8003898 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0220 	orr.w	r2, r2, #32
 8003896:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003898:	2300      	movs	r3, #0
 800389a:	e006      	b.n	80038aa <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
  }
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	371c      	adds	r7, #28
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr

080038b6 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80038b6:	b480      	push	{r7}
 80038b8:	b085      	sub	sp, #20
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
 80038be:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038c6:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80038c8:	7bfb      	ldrb	r3, [r7, #15]
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d002      	beq.n	80038d4 <HAL_CAN_ActivateNotification+0x1e>
 80038ce:	7bfb      	ldrb	r3, [r7, #15]
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d109      	bne.n	80038e8 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6959      	ldr	r1, [r3, #20]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	683a      	ldr	r2, [r7, #0]
 80038e0:	430a      	orrs	r2, r1
 80038e2:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	e006      	b.n	80038f6 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
  }
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3714      	adds	r7, #20
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b08a      	sub	sp, #40	; 0x28
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800390a:	2300      	movs	r3, #0
 800390c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d07c      	beq.n	8003a42 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d023      	beq.n	800399a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2201      	movs	r2, #1
 8003958:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f983 	bl	8003c70 <HAL_CAN_TxMailbox0CompleteCallback>
 800396a:	e016      	b.n	800399a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
 800397e:	e00c      	b.n	800399a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	f003 0308 	and.w	r3, r3, #8
 8003986:	2b00      	cmp	r3, #0
 8003988:	d004      	beq.n	8003994 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800398a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003990:	627b      	str	r3, [r7, #36]	; 0x24
 8003992:	e002      	b.n	800399a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f989 	bl	8003cac <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d024      	beq.n	80039ee <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80039ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f963 	bl	8003c84 <HAL_CAN_TxMailbox1CompleteCallback>
 80039be:	e016      	b.n	80039ee <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d004      	beq.n	80039d4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80039d0:	627b      	str	r3, [r7, #36]	; 0x24
 80039d2:	e00c      	b.n	80039ee <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d004      	beq.n	80039e8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80039de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039e4:	627b      	str	r3, [r7, #36]	; 0x24
 80039e6:	e002      	b.n	80039ee <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f969 	bl	8003cc0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d024      	beq.n	8003a42 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003a00:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f943 	bl	8003c98 <HAL_CAN_TxMailbox2CompleteCallback>
 8003a12:	e016      	b.n	8003a42 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d004      	beq.n	8003a28 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a24:	627b      	str	r3, [r7, #36]	; 0x24
 8003a26:	e00c      	b.n	8003a42 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a38:	627b      	str	r3, [r7, #36]	; 0x24
 8003a3a:	e002      	b.n	8003a42 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f949 	bl	8003cd4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00c      	beq.n	8003a66 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f003 0310 	and.w	r3, r3, #16
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2210      	movs	r2, #16
 8003a64:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00b      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d006      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2208      	movs	r2, #8
 8003a80:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f930 	bl	8003ce8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d009      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7fd fecd 	bl	8001840 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00c      	beq.n	8003aca <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d007      	beq.n	8003aca <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ac0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00b      	beq.n	8003aec <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d006      	beq.n	8003aec <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f912 	bl	8003d10 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	f003 0303 	and.w	r3, r3, #3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 f8f9 	bl	8003cfc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00b      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f003 0310 	and.w	r3, r3, #16
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2210      	movs	r2, #16
 8003b24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f8fc 	bl	8003d24 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00b      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	f003 0308 	and.w	r3, r3, #8
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d006      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2208      	movs	r2, #8
 8003b46:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f8f5 	bl	8003d38 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d07b      	beq.n	8003c50 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d072      	beq.n	8003c48 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b78:	f043 0301 	orr.w	r3, r3, #1
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d008      	beq.n	8003b9a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	f043 0302 	orr.w	r3, r3, #2
 8003b98:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d008      	beq.n	8003bb6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	f043 0304 	orr.w	r3, r3, #4
 8003bb4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d043      	beq.n	8003c48 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d03e      	beq.n	8003c48 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003bd0:	2b60      	cmp	r3, #96	; 0x60
 8003bd2:	d02b      	beq.n	8003c2c <HAL_CAN_IRQHandler+0x32a>
 8003bd4:	2b60      	cmp	r3, #96	; 0x60
 8003bd6:	d82e      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003bd8:	2b50      	cmp	r3, #80	; 0x50
 8003bda:	d022      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x320>
 8003bdc:	2b50      	cmp	r3, #80	; 0x50
 8003bde:	d82a      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003be0:	2b40      	cmp	r3, #64	; 0x40
 8003be2:	d019      	beq.n	8003c18 <HAL_CAN_IRQHandler+0x316>
 8003be4:	2b40      	cmp	r3, #64	; 0x40
 8003be6:	d826      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003be8:	2b30      	cmp	r3, #48	; 0x30
 8003bea:	d010      	beq.n	8003c0e <HAL_CAN_IRQHandler+0x30c>
 8003bec:	2b30      	cmp	r3, #48	; 0x30
 8003bee:	d822      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003bf0:	2b10      	cmp	r3, #16
 8003bf2:	d002      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x2f8>
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d005      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003bf8:	e01d      	b.n	8003c36 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	f043 0308 	orr.w	r3, r3, #8
 8003c00:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c02:	e019      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c06:	f043 0310 	orr.w	r3, r3, #16
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c0c:	e014      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	f043 0320 	orr.w	r3, r3, #32
 8003c14:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c16:	e00f      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c1e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c20:	e00a      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c2a:	e005      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c32:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003c34:	e000      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            break;
 8003c36:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699a      	ldr	r2, [r3, #24]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003c46:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2204      	movs	r2, #4
 8003c4e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f872 	bl	8003d4c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003c68:	bf00      	nop
 8003c6a:	3728      	adds	r7, #40	; 0x28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c82:	4770      	bx	lr

08003c84 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d70:	4b0c      	ldr	r3, [pc, #48]	; (8003da4 <__NVIC_SetPriorityGrouping+0x44>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d76:	68ba      	ldr	r2, [r7, #8]
 8003d78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d92:	4a04      	ldr	r2, [pc, #16]	; (8003da4 <__NVIC_SetPriorityGrouping+0x44>)
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	60d3      	str	r3, [r2, #12]
}
 8003d98:	bf00      	nop
 8003d9a:	3714      	adds	r7, #20
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003dac:	4b04      	ldr	r3, [pc, #16]	; (8003dc0 <__NVIC_GetPriorityGrouping+0x18>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	0a1b      	lsrs	r3, r3, #8
 8003db2:	f003 0307 	and.w	r3, r3, #7
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr
 8003dc0:	e000ed00 	.word	0xe000ed00

08003dc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	4603      	mov	r3, r0
 8003dcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	db0b      	blt.n	8003dee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dd6:	79fb      	ldrb	r3, [r7, #7]
 8003dd8:	f003 021f 	and.w	r2, r3, #31
 8003ddc:	4907      	ldr	r1, [pc, #28]	; (8003dfc <__NVIC_EnableIRQ+0x38>)
 8003dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de2:	095b      	lsrs	r3, r3, #5
 8003de4:	2001      	movs	r0, #1
 8003de6:	fa00 f202 	lsl.w	r2, r0, r2
 8003dea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dee:	bf00      	nop
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	e000e100 	.word	0xe000e100

08003e00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	6039      	str	r1, [r7, #0]
 8003e0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	db0a      	blt.n	8003e2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	490c      	ldr	r1, [pc, #48]	; (8003e4c <__NVIC_SetPriority+0x4c>)
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	0112      	lsls	r2, r2, #4
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	440b      	add	r3, r1
 8003e24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e28:	e00a      	b.n	8003e40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	4908      	ldr	r1, [pc, #32]	; (8003e50 <__NVIC_SetPriority+0x50>)
 8003e30:	79fb      	ldrb	r3, [r7, #7]
 8003e32:	f003 030f 	and.w	r3, r3, #15
 8003e36:	3b04      	subs	r3, #4
 8003e38:	0112      	lsls	r2, r2, #4
 8003e3a:	b2d2      	uxtb	r2, r2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	761a      	strb	r2, [r3, #24]
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	e000e100 	.word	0xe000e100
 8003e50:	e000ed00 	.word	0xe000ed00

08003e54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b089      	sub	sp, #36	; 0x24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	f1c3 0307 	rsb	r3, r3, #7
 8003e6e:	2b04      	cmp	r3, #4
 8003e70:	bf28      	it	cs
 8003e72:	2304      	movcs	r3, #4
 8003e74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	3304      	adds	r3, #4
 8003e7a:	2b06      	cmp	r3, #6
 8003e7c:	d902      	bls.n	8003e84 <NVIC_EncodePriority+0x30>
 8003e7e:	69fb      	ldr	r3, [r7, #28]
 8003e80:	3b03      	subs	r3, #3
 8003e82:	e000      	b.n	8003e86 <NVIC_EncodePriority+0x32>
 8003e84:	2300      	movs	r3, #0
 8003e86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e88:	f04f 32ff 	mov.w	r2, #4294967295
 8003e8c:	69bb      	ldr	r3, [r7, #24]
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	43da      	mvns	r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	401a      	ands	r2, r3
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea6:	43d9      	mvns	r1, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003eac:	4313      	orrs	r3, r2
         );
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3724      	adds	r7, #36	; 0x24
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
	...

08003ebc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ecc:	d301      	bcc.n	8003ed2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e00f      	b.n	8003ef2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ed2:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <SysTick_Config+0x40>)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3b01      	subs	r3, #1
 8003ed8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003eda:	210f      	movs	r1, #15
 8003edc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee0:	f7ff ff8e 	bl	8003e00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ee4:	4b05      	ldr	r3, [pc, #20]	; (8003efc <SysTick_Config+0x40>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003eea:	4b04      	ldr	r3, [pc, #16]	; (8003efc <SysTick_Config+0x40>)
 8003eec:	2207      	movs	r2, #7
 8003eee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	e000e010 	.word	0xe000e010

08003f00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f08:	6878      	ldr	r0, [r7, #4]
 8003f0a:	f7ff ff29 	bl	8003d60 <__NVIC_SetPriorityGrouping>
}
 8003f0e:	bf00      	nop
 8003f10:	3708      	adds	r7, #8
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bd80      	pop	{r7, pc}

08003f16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f16:	b580      	push	{r7, lr}
 8003f18:	b086      	sub	sp, #24
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	60b9      	str	r1, [r7, #8]
 8003f20:	607a      	str	r2, [r7, #4]
 8003f22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f24:	2300      	movs	r3, #0
 8003f26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f28:	f7ff ff3e 	bl	8003da8 <__NVIC_GetPriorityGrouping>
 8003f2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	6978      	ldr	r0, [r7, #20]
 8003f34:	f7ff ff8e 	bl	8003e54 <NVIC_EncodePriority>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f3e:	4611      	mov	r1, r2
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ff5d 	bl	8003e00 <__NVIC_SetPriority>
}
 8003f46:	bf00      	nop
 8003f48:	3718      	adds	r7, #24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	4603      	mov	r3, r0
 8003f56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	f7ff ff31 	bl	8003dc4 <__NVIC_EnableIRQ>
}
 8003f62:	bf00      	nop
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b082      	sub	sp, #8
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7ff ffa2 	bl	8003ebc <SysTick_Config>
 8003f78:	4603      	mov	r3, r0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3708      	adds	r7, #8
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
	...

08003f84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f90:	f7fe fc46 	bl	8002820 <HAL_GetTick>
 8003f94:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d101      	bne.n	8003fa0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e099      	b.n	80040d4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0201 	bic.w	r2, r2, #1
 8003fbe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fc0:	e00f      	b.n	8003fe2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fc2:	f7fe fc2d 	bl	8002820 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b05      	cmp	r3, #5
 8003fce:	d908      	bls.n	8003fe2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2220      	movs	r2, #32
 8003fd4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2203      	movs	r2, #3
 8003fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e078      	b.n	80040d4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d1e8      	bne.n	8003fc2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003ff8:	697a      	ldr	r2, [r7, #20]
 8003ffa:	4b38      	ldr	r3, [pc, #224]	; (80040dc <HAL_DMA_Init+0x158>)
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800400e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800401a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004026:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a1b      	ldr	r3, [r3, #32]
 800402c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800402e:	697a      	ldr	r2, [r7, #20]
 8004030:	4313      	orrs	r3, r2
 8004032:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004038:	2b04      	cmp	r3, #4
 800403a:	d107      	bne.n	800404c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004044:	4313      	orrs	r3, r2
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	4313      	orrs	r3, r2
 800404a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	695b      	ldr	r3, [r3, #20]
 800405a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	f023 0307 	bic.w	r3, r3, #7
 8004062:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	4313      	orrs	r3, r2
 800406c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004072:	2b04      	cmp	r3, #4
 8004074:	d117      	bne.n	80040a6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00e      	beq.n	80040a6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f000 faab 	bl	80045e4 <DMA_CheckFifoParam>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d008      	beq.n	80040a6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2240      	movs	r2, #64	; 0x40
 8004098:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80040a2:	2301      	movs	r3, #1
 80040a4:	e016      	b.n	80040d4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	697a      	ldr	r2, [r7, #20]
 80040ac:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 fa62 	bl	8004578 <DMA_CalcBaseAndBitshift>
 80040b4:	4603      	mov	r3, r0
 80040b6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040bc:	223f      	movs	r2, #63	; 0x3f
 80040be:	409a      	lsls	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2201      	movs	r2, #1
 80040ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3718      	adds	r7, #24
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	e010803f 	.word	0xe010803f

080040e0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b086      	sub	sp, #24
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]
 80040ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040ee:	2300      	movs	r3, #0
 80040f0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d101      	bne.n	8004106 <HAL_DMA_Start_IT+0x26>
 8004102:	2302      	movs	r3, #2
 8004104:	e040      	b.n	8004188 <HAL_DMA_Start_IT+0xa8>
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2201      	movs	r2, #1
 800410a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b01      	cmp	r3, #1
 8004118:	d12f      	bne.n	800417a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2202      	movs	r2, #2
 800411e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	68b9      	ldr	r1, [r7, #8]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 f9f4 	bl	800451c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004138:	223f      	movs	r2, #63	; 0x3f
 800413a:	409a      	lsls	r2, r3
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f042 0216 	orr.w	r2, r2, #22
 800414e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004154:	2b00      	cmp	r3, #0
 8004156:	d007      	beq.n	8004168 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f042 0208 	orr.w	r2, r2, #8
 8004166:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f042 0201 	orr.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]
 8004178:	e005      	b.n	8004186 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004182:	2302      	movs	r3, #2
 8004184:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004186:	7dfb      	ldrb	r3, [r7, #23]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d004      	beq.n	80041ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2280      	movs	r2, #128	; 0x80
 80041a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e00c      	b.n	80041c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2205      	movs	r2, #5
 80041b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	681a      	ldr	r2, [r3, #0]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f022 0201 	bic.w	r2, r2, #1
 80041c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80041c6:	2300      	movs	r3, #0
}
 80041c8:	4618      	mov	r0, r3
 80041ca:	370c      	adds	r7, #12
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041dc:	2300      	movs	r3, #0
 80041de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041e0:	4b92      	ldr	r3, [pc, #584]	; (800442c <HAL_DMA_IRQHandler+0x258>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a92      	ldr	r2, [pc, #584]	; (8004430 <HAL_DMA_IRQHandler+0x25c>)
 80041e6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ea:	0a9b      	lsrs	r3, r3, #10
 80041ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041fe:	2208      	movs	r2, #8
 8004200:	409a      	lsls	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	4013      	ands	r3, r2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d01a      	beq.n	8004240 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0304 	and.w	r3, r3, #4
 8004214:	2b00      	cmp	r3, #0
 8004216:	d013      	beq.n	8004240 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 0204 	bic.w	r2, r2, #4
 8004226:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800422c:	2208      	movs	r2, #8
 800422e:	409a      	lsls	r2, r3
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004238:	f043 0201 	orr.w	r2, r3, #1
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004244:	2201      	movs	r2, #1
 8004246:	409a      	lsls	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4013      	ands	r3, r2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d012      	beq.n	8004276 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00b      	beq.n	8004276 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004262:	2201      	movs	r2, #1
 8004264:	409a      	lsls	r2, r3
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800426e:	f043 0202 	orr.w	r2, r3, #2
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800427a:	2204      	movs	r2, #4
 800427c:	409a      	lsls	r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4013      	ands	r3, r2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d012      	beq.n	80042ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0302 	and.w	r3, r3, #2
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00b      	beq.n	80042ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004298:	2204      	movs	r2, #4
 800429a:	409a      	lsls	r2, r3
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a4:	f043 0204 	orr.w	r2, r3, #4
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042b0:	2210      	movs	r2, #16
 80042b2:	409a      	lsls	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	4013      	ands	r3, r2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d043      	beq.n	8004344 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f003 0308 	and.w	r3, r3, #8
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d03c      	beq.n	8004344 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042ce:	2210      	movs	r2, #16
 80042d0:	409a      	lsls	r2, r3
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d018      	beq.n	8004316 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d108      	bne.n	8004304 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d024      	beq.n	8004344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	4798      	blx	r3
 8004302:	e01f      	b.n	8004344 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004308:	2b00      	cmp	r3, #0
 800430a:	d01b      	beq.n	8004344 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	4798      	blx	r3
 8004314:	e016      	b.n	8004344 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004320:	2b00      	cmp	r3, #0
 8004322:	d107      	bne.n	8004334 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f022 0208 	bic.w	r2, r2, #8
 8004332:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	2b00      	cmp	r3, #0
 800433a:	d003      	beq.n	8004344 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004348:	2220      	movs	r2, #32
 800434a:	409a      	lsls	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	4013      	ands	r3, r2
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 808e 	beq.w	8004472 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0310 	and.w	r3, r3, #16
 8004360:	2b00      	cmp	r3, #0
 8004362:	f000 8086 	beq.w	8004472 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800436a:	2220      	movs	r2, #32
 800436c:	409a      	lsls	r2, r3
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b05      	cmp	r3, #5
 800437c:	d136      	bne.n	80043ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f022 0216 	bic.w	r2, r2, #22
 800438c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	695a      	ldr	r2, [r3, #20]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800439c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d103      	bne.n	80043ae <HAL_DMA_IRQHandler+0x1da>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d007      	beq.n	80043be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f022 0208 	bic.w	r2, r2, #8
 80043bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043c2:	223f      	movs	r2, #63	; 0x3f
 80043c4:	409a      	lsls	r2, r3
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d07d      	beq.n	80044de <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	4798      	blx	r3
        }
        return;
 80043ea:	e078      	b.n	80044de <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d01c      	beq.n	8004434 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d108      	bne.n	800441a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	2b00      	cmp	r3, #0
 800440e:	d030      	beq.n	8004472 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	4798      	blx	r3
 8004418:	e02b      	b.n	8004472 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d027      	beq.n	8004472 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	4798      	blx	r3
 800442a:	e022      	b.n	8004472 <HAL_DMA_IRQHandler+0x29e>
 800442c:	20000004 	.word	0x20000004
 8004430:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10f      	bne.n	8004462 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 0210 	bic.w	r2, r2, #16
 8004450:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004466:	2b00      	cmp	r3, #0
 8004468:	d003      	beq.n	8004472 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004476:	2b00      	cmp	r3, #0
 8004478:	d032      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d022      	beq.n	80044cc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2205      	movs	r2, #5
 800448a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 0201 	bic.w	r2, r2, #1
 800449c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	3301      	adds	r3, #1
 80044a2:	60bb      	str	r3, [r7, #8]
 80044a4:	697a      	ldr	r2, [r7, #20]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d307      	bcc.n	80044ba <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0301 	and.w	r3, r3, #1
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f2      	bne.n	800449e <HAL_DMA_IRQHandler+0x2ca>
 80044b8:	e000      	b.n	80044bc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80044ba:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d005      	beq.n	80044e0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	4798      	blx	r3
 80044dc:	e000      	b.n	80044e0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80044de:	bf00      	nop
    }
  }
}
 80044e0:	3718      	adds	r7, #24
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop

080044e8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044f6:	b2db      	uxtb	r3, r3
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004504:	b480      	push	{r7}
 8004506:	b083      	sub	sp, #12
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004510:	4618      	mov	r0, r3
 8004512:	370c      	adds	r7, #12
 8004514:	46bd      	mov	sp, r7
 8004516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451a:	4770      	bx	lr

0800451c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004538:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	2b40      	cmp	r3, #64	; 0x40
 8004548:	d108      	bne.n	800455c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800455a:	e007      	b.n	800456c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68ba      	ldr	r2, [r7, #8]
 8004562:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	687a      	ldr	r2, [r7, #4]
 800456a:	60da      	str	r2, [r3, #12]
}
 800456c:	bf00      	nop
 800456e:	3714      	adds	r7, #20
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	b2db      	uxtb	r3, r3
 8004586:	3b10      	subs	r3, #16
 8004588:	4a14      	ldr	r2, [pc, #80]	; (80045dc <DMA_CalcBaseAndBitshift+0x64>)
 800458a:	fba2 2303 	umull	r2, r3, r2, r3
 800458e:	091b      	lsrs	r3, r3, #4
 8004590:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004592:	4a13      	ldr	r2, [pc, #76]	; (80045e0 <DMA_CalcBaseAndBitshift+0x68>)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	4413      	add	r3, r2
 8004598:	781b      	ldrb	r3, [r3, #0]
 800459a:	461a      	mov	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d909      	bls.n	80045ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045ae:	f023 0303 	bic.w	r3, r3, #3
 80045b2:	1d1a      	adds	r2, r3, #4
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	659a      	str	r2, [r3, #88]	; 0x58
 80045b8:	e007      	b.n	80045ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80045c2:	f023 0303 	bic.w	r3, r3, #3
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	3714      	adds	r7, #20
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr
 80045da:	bf00      	nop
 80045dc:	aaaaaaab 	.word	0xaaaaaaab
 80045e0:	0800937c 	.word	0x0800937c

080045e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045ec:	2300      	movs	r3, #0
 80045ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	699b      	ldr	r3, [r3, #24]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d11f      	bne.n	800463e <DMA_CheckFifoParam+0x5a>
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	2b03      	cmp	r3, #3
 8004602:	d856      	bhi.n	80046b2 <DMA_CheckFifoParam+0xce>
 8004604:	a201      	add	r2, pc, #4	; (adr r2, 800460c <DMA_CheckFifoParam+0x28>)
 8004606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460a:	bf00      	nop
 800460c:	0800461d 	.word	0x0800461d
 8004610:	0800462f 	.word	0x0800462f
 8004614:	0800461d 	.word	0x0800461d
 8004618:	080046b3 	.word	0x080046b3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004620:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d046      	beq.n	80046b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800462c:	e043      	b.n	80046b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004636:	d140      	bne.n	80046ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800463c:	e03d      	b.n	80046ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	699b      	ldr	r3, [r3, #24]
 8004642:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004646:	d121      	bne.n	800468c <DMA_CheckFifoParam+0xa8>
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	2b03      	cmp	r3, #3
 800464c:	d837      	bhi.n	80046be <DMA_CheckFifoParam+0xda>
 800464e:	a201      	add	r2, pc, #4	; (adr r2, 8004654 <DMA_CheckFifoParam+0x70>)
 8004650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004654:	08004665 	.word	0x08004665
 8004658:	0800466b 	.word	0x0800466b
 800465c:	08004665 	.word	0x08004665
 8004660:	0800467d 	.word	0x0800467d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
      break;
 8004668:	e030      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800466e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d025      	beq.n	80046c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800467a:	e022      	b.n	80046c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004680:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004684:	d11f      	bne.n	80046c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800468a:	e01c      	b.n	80046c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b02      	cmp	r3, #2
 8004690:	d903      	bls.n	800469a <DMA_CheckFifoParam+0xb6>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b03      	cmp	r3, #3
 8004696:	d003      	beq.n	80046a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004698:	e018      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	73fb      	strb	r3, [r7, #15]
      break;
 800469e:	e015      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d00e      	beq.n	80046ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	73fb      	strb	r3, [r7, #15]
      break;
 80046b0:	e00b      	b.n	80046ca <DMA_CheckFifoParam+0xe6>
      break;
 80046b2:	bf00      	nop
 80046b4:	e00a      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      break;
 80046b6:	bf00      	nop
 80046b8:	e008      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      break;
 80046ba:	bf00      	nop
 80046bc:	e006      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      break;
 80046be:	bf00      	nop
 80046c0:	e004      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      break;
 80046c2:	bf00      	nop
 80046c4:	e002      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      break;   
 80046c6:	bf00      	nop
 80046c8:	e000      	b.n	80046cc <DMA_CheckFifoParam+0xe8>
      break;
 80046ca:	bf00      	nop
    }
  } 
  
  return status; 
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop

080046dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046dc:	b480      	push	{r7}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046e6:	2300      	movs	r3, #0
 80046e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046ee:	2300      	movs	r3, #0
 80046f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
 80046f6:	e165      	b.n	80049c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046f8:	2201      	movs	r2, #1
 80046fa:	69fb      	ldr	r3, [r7, #28]
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	697a      	ldr	r2, [r7, #20]
 8004708:	4013      	ands	r3, r2
 800470a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	429a      	cmp	r2, r3
 8004712:	f040 8154 	bne.w	80049be <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	f003 0303 	and.w	r3, r3, #3
 800471e:	2b01      	cmp	r3, #1
 8004720:	d005      	beq.n	800472e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800472a:	2b02      	cmp	r3, #2
 800472c:	d130      	bne.n	8004790 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004734:	69fb      	ldr	r3, [r7, #28]
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	2203      	movs	r2, #3
 800473a:	fa02 f303 	lsl.w	r3, r2, r3
 800473e:	43db      	mvns	r3, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4013      	ands	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	68da      	ldr	r2, [r3, #12]
 800474a:	69fb      	ldr	r3, [r7, #28]
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	fa02 f303 	lsl.w	r3, r2, r3
 8004752:	69ba      	ldr	r2, [r7, #24]
 8004754:	4313      	orrs	r3, r2
 8004756:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69ba      	ldr	r2, [r7, #24]
 800475c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004764:	2201      	movs	r2, #1
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	fa02 f303 	lsl.w	r3, r2, r3
 800476c:	43db      	mvns	r3, r3
 800476e:	69ba      	ldr	r2, [r7, #24]
 8004770:	4013      	ands	r3, r2
 8004772:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	091b      	lsrs	r3, r3, #4
 800477a:	f003 0201 	and.w	r2, r3, #1
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	fa02 f303 	lsl.w	r3, r2, r3
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	4313      	orrs	r3, r2
 8004788:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f003 0303 	and.w	r3, r3, #3
 8004798:	2b03      	cmp	r3, #3
 800479a:	d017      	beq.n	80047cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	68db      	ldr	r3, [r3, #12]
 80047a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	005b      	lsls	r3, r3, #1
 80047a6:	2203      	movs	r2, #3
 80047a8:	fa02 f303 	lsl.w	r3, r2, r3
 80047ac:	43db      	mvns	r3, r3
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	4013      	ands	r3, r2
 80047b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	689a      	ldr	r2, [r3, #8]
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	005b      	lsls	r3, r3, #1
 80047bc:	fa02 f303 	lsl.w	r3, r2, r3
 80047c0:	69ba      	ldr	r2, [r7, #24]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f003 0303 	and.w	r3, r3, #3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d123      	bne.n	8004820 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	08da      	lsrs	r2, r3, #3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	3208      	adds	r2, #8
 80047e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	220f      	movs	r2, #15
 80047f0:	fa02 f303 	lsl.w	r3, r2, r3
 80047f4:	43db      	mvns	r3, r3
 80047f6:	69ba      	ldr	r2, [r7, #24]
 80047f8:	4013      	ands	r3, r2
 80047fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	69fb      	ldr	r3, [r7, #28]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	fa02 f303 	lsl.w	r3, r2, r3
 800480c:	69ba      	ldr	r2, [r7, #24]
 800480e:	4313      	orrs	r3, r2
 8004810:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	08da      	lsrs	r2, r3, #3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	3208      	adds	r2, #8
 800481a:	69b9      	ldr	r1, [r7, #24]
 800481c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004826:	69fb      	ldr	r3, [r7, #28]
 8004828:	005b      	lsls	r3, r3, #1
 800482a:	2203      	movs	r2, #3
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	4013      	ands	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	f003 0203 	and.w	r2, r3, #3
 8004840:	69fb      	ldr	r3, [r7, #28]
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	fa02 f303 	lsl.w	r3, r2, r3
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4313      	orrs	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	69ba      	ldr	r2, [r7, #24]
 8004852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	685b      	ldr	r3, [r3, #4]
 8004858:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 80ae 	beq.w	80049be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004862:	2300      	movs	r3, #0
 8004864:	60fb      	str	r3, [r7, #12]
 8004866:	4b5d      	ldr	r3, [pc, #372]	; (80049dc <HAL_GPIO_Init+0x300>)
 8004868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800486a:	4a5c      	ldr	r2, [pc, #368]	; (80049dc <HAL_GPIO_Init+0x300>)
 800486c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004870:	6453      	str	r3, [r2, #68]	; 0x44
 8004872:	4b5a      	ldr	r3, [pc, #360]	; (80049dc <HAL_GPIO_Init+0x300>)
 8004874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800487a:	60fb      	str	r3, [r7, #12]
 800487c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800487e:	4a58      	ldr	r2, [pc, #352]	; (80049e0 <HAL_GPIO_Init+0x304>)
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	089b      	lsrs	r3, r3, #2
 8004884:	3302      	adds	r3, #2
 8004886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800488a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	f003 0303 	and.w	r3, r3, #3
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	220f      	movs	r2, #15
 8004896:	fa02 f303 	lsl.w	r3, r2, r3
 800489a:	43db      	mvns	r3, r3
 800489c:	69ba      	ldr	r2, [r7, #24]
 800489e:	4013      	ands	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a4f      	ldr	r2, [pc, #316]	; (80049e4 <HAL_GPIO_Init+0x308>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d025      	beq.n	80048f6 <HAL_GPIO_Init+0x21a>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a4e      	ldr	r2, [pc, #312]	; (80049e8 <HAL_GPIO_Init+0x30c>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d01f      	beq.n	80048f2 <HAL_GPIO_Init+0x216>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	4a4d      	ldr	r2, [pc, #308]	; (80049ec <HAL_GPIO_Init+0x310>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d019      	beq.n	80048ee <HAL_GPIO_Init+0x212>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	4a4c      	ldr	r2, [pc, #304]	; (80049f0 <HAL_GPIO_Init+0x314>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d013      	beq.n	80048ea <HAL_GPIO_Init+0x20e>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	4a4b      	ldr	r2, [pc, #300]	; (80049f4 <HAL_GPIO_Init+0x318>)
 80048c6:	4293      	cmp	r3, r2
 80048c8:	d00d      	beq.n	80048e6 <HAL_GPIO_Init+0x20a>
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4a4a      	ldr	r2, [pc, #296]	; (80049f8 <HAL_GPIO_Init+0x31c>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d007      	beq.n	80048e2 <HAL_GPIO_Init+0x206>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a49      	ldr	r2, [pc, #292]	; (80049fc <HAL_GPIO_Init+0x320>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d101      	bne.n	80048de <HAL_GPIO_Init+0x202>
 80048da:	2306      	movs	r3, #6
 80048dc:	e00c      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048de:	2307      	movs	r3, #7
 80048e0:	e00a      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048e2:	2305      	movs	r3, #5
 80048e4:	e008      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048e6:	2304      	movs	r3, #4
 80048e8:	e006      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048ea:	2303      	movs	r3, #3
 80048ec:	e004      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048ee:	2302      	movs	r3, #2
 80048f0:	e002      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <HAL_GPIO_Init+0x21c>
 80048f6:	2300      	movs	r3, #0
 80048f8:	69fa      	ldr	r2, [r7, #28]
 80048fa:	f002 0203 	and.w	r2, r2, #3
 80048fe:	0092      	lsls	r2, r2, #2
 8004900:	4093      	lsls	r3, r2
 8004902:	69ba      	ldr	r2, [r7, #24]
 8004904:	4313      	orrs	r3, r2
 8004906:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004908:	4935      	ldr	r1, [pc, #212]	; (80049e0 <HAL_GPIO_Init+0x304>)
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	089b      	lsrs	r3, r3, #2
 800490e:	3302      	adds	r3, #2
 8004910:	69ba      	ldr	r2, [r7, #24]
 8004912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004916:	4b3a      	ldr	r3, [pc, #232]	; (8004a00 <HAL_GPIO_Init+0x324>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	43db      	mvns	r3, r3
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	4013      	ands	r3, r2
 8004924:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800492e:	2b00      	cmp	r3, #0
 8004930:	d003      	beq.n	800493a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004932:	69ba      	ldr	r2, [r7, #24]
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	4313      	orrs	r3, r2
 8004938:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800493a:	4a31      	ldr	r2, [pc, #196]	; (8004a00 <HAL_GPIO_Init+0x324>)
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004940:	4b2f      	ldr	r3, [pc, #188]	; (8004a00 <HAL_GPIO_Init+0x324>)
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	43db      	mvns	r3, r3
 800494a:	69ba      	ldr	r2, [r7, #24]
 800494c:	4013      	ands	r3, r2
 800494e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d003      	beq.n	8004964 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800495c:	69ba      	ldr	r2, [r7, #24]
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	4313      	orrs	r3, r2
 8004962:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004964:	4a26      	ldr	r2, [pc, #152]	; (8004a00 <HAL_GPIO_Init+0x324>)
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800496a:	4b25      	ldr	r3, [pc, #148]	; (8004a00 <HAL_GPIO_Init+0x324>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	43db      	mvns	r3, r3
 8004974:	69ba      	ldr	r2, [r7, #24]
 8004976:	4013      	ands	r3, r2
 8004978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d003      	beq.n	800498e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004986:	69ba      	ldr	r2, [r7, #24]
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	4313      	orrs	r3, r2
 800498c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800498e:	4a1c      	ldr	r2, [pc, #112]	; (8004a00 <HAL_GPIO_Init+0x324>)
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004994:	4b1a      	ldr	r3, [pc, #104]	; (8004a00 <HAL_GPIO_Init+0x324>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	43db      	mvns	r3, r3
 800499e:	69ba      	ldr	r2, [r7, #24]
 80049a0:	4013      	ands	r3, r2
 80049a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d003      	beq.n	80049b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80049b8:	4a11      	ldr	r2, [pc, #68]	; (8004a00 <HAL_GPIO_Init+0x324>)
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	3301      	adds	r3, #1
 80049c2:	61fb      	str	r3, [r7, #28]
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	2b0f      	cmp	r3, #15
 80049c8:	f67f ae96 	bls.w	80046f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049cc:	bf00      	nop
 80049ce:	bf00      	nop
 80049d0:	3724      	adds	r7, #36	; 0x24
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr
 80049da:	bf00      	nop
 80049dc:	40023800 	.word	0x40023800
 80049e0:	40013800 	.word	0x40013800
 80049e4:	40020000 	.word	0x40020000
 80049e8:	40020400 	.word	0x40020400
 80049ec:	40020800 	.word	0x40020800
 80049f0:	40020c00 	.word	0x40020c00
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40021400 	.word	0x40021400
 80049fc:	40021800 	.word	0x40021800
 8004a00:	40013c00 	.word	0x40013c00

08004a04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	887b      	ldrh	r3, [r7, #2]
 8004a16:	4013      	ands	r3, r2
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d002      	beq.n	8004a22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	73fb      	strb	r3, [r7, #15]
 8004a20:	e001      	b.n	8004a26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004a22:	2300      	movs	r3, #0
 8004a24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a28:	4618      	mov	r0, r3
 8004a2a:	3714      	adds	r7, #20
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	807b      	strh	r3, [r7, #2]
 8004a40:	4613      	mov	r3, r2
 8004a42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004a44:	787b      	ldrb	r3, [r7, #1]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d003      	beq.n	8004a52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004a4a:	887a      	ldrh	r2, [r7, #2]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a50:	e003      	b.n	8004a5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a52:	887b      	ldrh	r3, [r7, #2]
 8004a54:	041a      	lsls	r2, r3, #16
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	619a      	str	r2, [r3, #24]
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
	...

08004a68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e12b      	b.n	8004cd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d106      	bne.n	8004a94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f7fd fcc8 	bl	8002424 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2224      	movs	r2, #36	; 0x24
 8004a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0201 	bic.w	r2, r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	681a      	ldr	r2, [r3, #0]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004aba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004aca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004acc:	f002 f9da 	bl	8006e84 <HAL_RCC_GetPCLK1Freq>
 8004ad0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	4a81      	ldr	r2, [pc, #516]	; (8004cdc <HAL_I2C_Init+0x274>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d807      	bhi.n	8004aec <HAL_I2C_Init+0x84>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4a80      	ldr	r2, [pc, #512]	; (8004ce0 <HAL_I2C_Init+0x278>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	bf94      	ite	ls
 8004ae4:	2301      	movls	r3, #1
 8004ae6:	2300      	movhi	r3, #0
 8004ae8:	b2db      	uxtb	r3, r3
 8004aea:	e006      	b.n	8004afa <HAL_I2C_Init+0x92>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	4a7d      	ldr	r2, [pc, #500]	; (8004ce4 <HAL_I2C_Init+0x27c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	bf94      	ite	ls
 8004af4:	2301      	movls	r3, #1
 8004af6:	2300      	movhi	r3, #0
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e0e7      	b.n	8004cd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	4a78      	ldr	r2, [pc, #480]	; (8004ce8 <HAL_I2C_Init+0x280>)
 8004b06:	fba2 2303 	umull	r2, r3, r2, r3
 8004b0a:	0c9b      	lsrs	r3, r3, #18
 8004b0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	430a      	orrs	r2, r1
 8004b20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6a1b      	ldr	r3, [r3, #32]
 8004b28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	4a6a      	ldr	r2, [pc, #424]	; (8004cdc <HAL_I2C_Init+0x274>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d802      	bhi.n	8004b3c <HAL_I2C_Init+0xd4>
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	e009      	b.n	8004b50 <HAL_I2C_Init+0xe8>
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b42:	fb02 f303 	mul.w	r3, r2, r3
 8004b46:	4a69      	ldr	r2, [pc, #420]	; (8004cec <HAL_I2C_Init+0x284>)
 8004b48:	fba2 2303 	umull	r2, r3, r2, r3
 8004b4c:	099b      	lsrs	r3, r3, #6
 8004b4e:	3301      	adds	r3, #1
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	6812      	ldr	r2, [r2, #0]
 8004b54:	430b      	orrs	r3, r1
 8004b56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004b62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	495c      	ldr	r1, [pc, #368]	; (8004cdc <HAL_I2C_Init+0x274>)
 8004b6c:	428b      	cmp	r3, r1
 8004b6e:	d819      	bhi.n	8004ba4 <HAL_I2C_Init+0x13c>
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	1e59      	subs	r1, r3, #1
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	005b      	lsls	r3, r3, #1
 8004b7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b7e:	1c59      	adds	r1, r3, #1
 8004b80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004b84:	400b      	ands	r3, r1
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00a      	beq.n	8004ba0 <HAL_I2C_Init+0x138>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	1e59      	subs	r1, r3, #1
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b98:	3301      	adds	r3, #1
 8004b9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b9e:	e051      	b.n	8004c44 <HAL_I2C_Init+0x1dc>
 8004ba0:	2304      	movs	r3, #4
 8004ba2:	e04f      	b.n	8004c44 <HAL_I2C_Init+0x1dc>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d111      	bne.n	8004bd0 <HAL_I2C_Init+0x168>
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	1e58      	subs	r0, r3, #1
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6859      	ldr	r1, [r3, #4]
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	440b      	add	r3, r1
 8004bba:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	bf0c      	ite	eq
 8004bc8:	2301      	moveq	r3, #1
 8004bca:	2300      	movne	r3, #0
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	e012      	b.n	8004bf6 <HAL_I2C_Init+0x18e>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	1e58      	subs	r0, r3, #1
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6859      	ldr	r1, [r3, #4]
 8004bd8:	460b      	mov	r3, r1
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	440b      	add	r3, r1
 8004bde:	0099      	lsls	r1, r3, #2
 8004be0:	440b      	add	r3, r1
 8004be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004be6:	3301      	adds	r3, #1
 8004be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	bf0c      	ite	eq
 8004bf0:	2301      	moveq	r3, #1
 8004bf2:	2300      	movne	r3, #0
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d001      	beq.n	8004bfe <HAL_I2C_Init+0x196>
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e022      	b.n	8004c44 <HAL_I2C_Init+0x1dc>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d10e      	bne.n	8004c24 <HAL_I2C_Init+0x1bc>
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	1e58      	subs	r0, r3, #1
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6859      	ldr	r1, [r3, #4]
 8004c0e:	460b      	mov	r3, r1
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	440b      	add	r3, r1
 8004c14:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c18:	3301      	adds	r3, #1
 8004c1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c22:	e00f      	b.n	8004c44 <HAL_I2C_Init+0x1dc>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	1e58      	subs	r0, r3, #1
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6859      	ldr	r1, [r3, #4]
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	440b      	add	r3, r1
 8004c32:	0099      	lsls	r1, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8004c3a:	3301      	adds	r3, #1
 8004c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c44:	6879      	ldr	r1, [r7, #4]
 8004c46:	6809      	ldr	r1, [r1, #0]
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69da      	ldr	r2, [r3, #28]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	430a      	orrs	r2, r1
 8004c66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004c72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	6911      	ldr	r1, [r2, #16]
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	68d2      	ldr	r2, [r2, #12]
 8004c7e:	4311      	orrs	r1, r2
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	430b      	orrs	r3, r1
 8004c86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	695a      	ldr	r2, [r3, #20]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f042 0201 	orr.w	r2, r2, #1
 8004cb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2220      	movs	r2, #32
 8004cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004cd0:	2300      	movs	r3, #0
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	000186a0 	.word	0x000186a0
 8004ce0:	001e847f 	.word	0x001e847f
 8004ce4:	003d08ff 	.word	0x003d08ff
 8004ce8:	431bde83 	.word	0x431bde83
 8004cec:	10624dd3 	.word	0x10624dd3

08004cf0 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b086      	sub	sp, #24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	607a      	str	r2, [r7, #4]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	817b      	strh	r3, [r7, #10]
 8004d00:	4613      	mov	r3, r2
 8004d02:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004d04:	2300      	movs	r3, #0
 8004d06:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b20      	cmp	r3, #32
 8004d12:	f040 810d 	bne.w	8004f30 <HAL_I2C_Master_Transmit_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004d16:	4b89      	ldr	r3, [pc, #548]	; (8004f3c <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	08db      	lsrs	r3, r3, #3
 8004d1c:	4a88      	ldr	r2, [pc, #544]	; (8004f40 <HAL_I2C_Master_Transmit_DMA+0x250>)
 8004d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d22:	0a1a      	lsrs	r2, r3, #8
 8004d24:	4613      	mov	r3, r2
 8004d26:	009b      	lsls	r3, r3, #2
 8004d28:	4413      	add	r3, r2
 8004d2a:	009a      	lsls	r2, r3, #2
 8004d2c:	4413      	add	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d116      	bne.n	8004d6a <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d56:	f043 0220 	orr.w	r2, r3, #32
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e0e3      	b.n	8004f32 <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d0db      	beq.n	8004d30 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	d101      	bne.n	8004d86 <HAL_I2C_Master_Transmit_DMA+0x96>
 8004d82:	2302      	movs	r3, #2
 8004d84:	e0d5      	b.n	8004f32 <HAL_I2C_Master_Transmit_DMA+0x242>
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0301 	and.w	r3, r3, #1
 8004d98:	2b01      	cmp	r3, #1
 8004d9a:	d007      	beq.n	8004dac <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0201 	orr.w	r2, r2, #1
 8004daa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2221      	movs	r2, #33	; 0x21
 8004dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2210      	movs	r2, #16
 8004dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	893a      	ldrh	r2, [r7, #8]
 8004ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004de2:	b29a      	uxth	r2, r3
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	4a56      	ldr	r2, [pc, #344]	; (8004f44 <HAL_I2C_Master_Transmit_DMA+0x254>)
 8004dec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004dee:	897a      	ldrh	r2, [r7, #10]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d07b      	beq.n	8004ef4 <HAL_I2C_Master_Transmit_DMA+0x204>
    {
      if (hi2c->hdmatx != NULL)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d02a      	beq.n	8004e5a <HAL_I2C_Master_Transmit_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e08:	4a4f      	ldr	r2, [pc, #316]	; (8004f48 <HAL_I2C_Master_Transmit_DMA+0x258>)
 8004e0a:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e10:	4a4e      	ldr	r2, [pc, #312]	; (8004f4c <HAL_I2C_Master_Transmit_DMA+0x25c>)
 8004e12:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e18:	2200      	movs	r2, #0
 8004e1a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e20:	2200      	movs	r2, #0
 8004e22:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e28:	2200      	movs	r2, #0
 8004e2a:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e30:	2200      	movs	r2, #0
 8004e32:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	3310      	adds	r3, #16
 8004e44:	461a      	mov	r2, r3
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e4a:	f7ff f949 	bl	80040e0 <HAL_DMA_Start_IT>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004e52:	7dfb      	ldrb	r3, [r7, #23]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d139      	bne.n	8004ecc <HAL_I2C_Master_Transmit_DMA+0x1dc>
 8004e58:	e013      	b.n	8004e82 <HAL_I2C_Master_Transmit_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2220      	movs	r2, #32
 8004e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6e:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e057      	b.n	8004f32 <HAL_I2C_Master_Transmit_DMA+0x242>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004e98:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ea8:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004eb8:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	e02f      	b.n	8004f2c <HAL_I2C_Master_Transmit_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2220      	movs	r2, #32
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee0:	f043 0210 	orr.w	r2, r3, #16
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e01e      	b.n	8004f32 <HAL_I2C_Master_Transmit_DMA+0x242>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004f02:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f12:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8004f2a:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
 8004f2e:	e000      	b.n	8004f32 <HAL_I2C_Master_Transmit_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8004f30:	2302      	movs	r3, #2
  }
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	20000004 	.word	0x20000004
 8004f40:	14f8b589 	.word	0x14f8b589
 8004f44:	ffff0000 	.word	0xffff0000
 8004f48:	08006725 	.word	0x08006725
 8004f4c:	080068cf 	.word	0x080068cf

08004f50 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b088      	sub	sp, #32
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f68:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f70:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f78:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004f7a:	7bfb      	ldrb	r3, [r7, #15]
 8004f7c:	2b10      	cmp	r3, #16
 8004f7e:	d003      	beq.n	8004f88 <HAL_I2C_EV_IRQHandler+0x38>
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
 8004f82:	2b40      	cmp	r3, #64	; 0x40
 8004f84:	f040 80c1 	bne.w	800510a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	695b      	ldr	r3, [r3, #20]
 8004f96:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	f003 0301 	and.w	r3, r3, #1
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10d      	bne.n	8004fbe <HAL_I2C_EV_IRQHandler+0x6e>
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004fa8:	d003      	beq.n	8004fb2 <HAL_I2C_EV_IRQHandler+0x62>
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004fb0:	d101      	bne.n	8004fb6 <HAL_I2C_EV_IRQHandler+0x66>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e000      	b.n	8004fb8 <HAL_I2C_EV_IRQHandler+0x68>
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	f000 8132 	beq.w	8005222 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	f003 0301 	and.w	r3, r3, #1
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d00c      	beq.n	8004fe2 <HAL_I2C_EV_IRQHandler+0x92>
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	0a5b      	lsrs	r3, r3, #9
 8004fcc:	f003 0301 	and.w	r3, r3, #1
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d006      	beq.n	8004fe2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f001 fd91 	bl	8006afc <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 fd87 	bl	8005aee <I2C_Master_SB>
 8004fe0:	e092      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	08db      	lsrs	r3, r3, #3
 8004fe6:	f003 0301 	and.w	r3, r3, #1
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d009      	beq.n	8005002 <HAL_I2C_EV_IRQHandler+0xb2>
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	0a5b      	lsrs	r3, r3, #9
 8004ff2:	f003 0301 	and.w	r3, r3, #1
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d003      	beq.n	8005002 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 fdfd 	bl	8005bfa <I2C_Master_ADD10>
 8005000:	e082      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	085b      	lsrs	r3, r3, #1
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d009      	beq.n	8005022 <HAL_I2C_EV_IRQHandler+0xd2>
 800500e:	697b      	ldr	r3, [r7, #20]
 8005010:	0a5b      	lsrs	r3, r3, #9
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fe17 	bl	8005c4e <I2C_Master_ADDR>
 8005020:	e072      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	089b      	lsrs	r3, r3, #2
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	2b00      	cmp	r3, #0
 800502c:	d03b      	beq.n	80050a6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005038:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800503c:	f000 80f3 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	09db      	lsrs	r3, r3, #7
 8005044:	f003 0301 	and.w	r3, r3, #1
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00f      	beq.n	800506c <HAL_I2C_EV_IRQHandler+0x11c>
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	0a9b      	lsrs	r3, r3, #10
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	2b00      	cmp	r3, #0
 8005056:	d009      	beq.n	800506c <HAL_I2C_EV_IRQHandler+0x11c>
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	089b      	lsrs	r3, r3, #2
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d103      	bne.n	800506c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 fa01 	bl	800546c <I2C_MasterTransmit_TXE>
 800506a:	e04d      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	089b      	lsrs	r3, r3, #2
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	f000 80d6 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	0a5b      	lsrs	r3, r3, #9
 800507e:	f003 0301 	and.w	r3, r3, #1
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 80cf 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005088:	7bbb      	ldrb	r3, [r7, #14]
 800508a:	2b21      	cmp	r3, #33	; 0x21
 800508c:	d103      	bne.n	8005096 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa88 	bl	80055a4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005094:	e0c7      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005096:	7bfb      	ldrb	r3, [r7, #15]
 8005098:	2b40      	cmp	r3, #64	; 0x40
 800509a:	f040 80c4 	bne.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800509e:	6878      	ldr	r0, [r7, #4]
 80050a0:	f000 faf6 	bl	8005690 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050a4:	e0bf      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80050b4:	f000 80b7 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	099b      	lsrs	r3, r3, #6
 80050bc:	f003 0301 	and.w	r3, r3, #1
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00f      	beq.n	80050e4 <HAL_I2C_EV_IRQHandler+0x194>
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	0a9b      	lsrs	r3, r3, #10
 80050c8:	f003 0301 	and.w	r3, r3, #1
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d009      	beq.n	80050e4 <HAL_I2C_EV_IRQHandler+0x194>
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	089b      	lsrs	r3, r3, #2
 80050d4:	f003 0301 	and.w	r3, r3, #1
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d103      	bne.n	80050e4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 fb6b 	bl	80057b8 <I2C_MasterReceive_RXNE>
 80050e2:	e011      	b.n	8005108 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	089b      	lsrs	r3, r3, #2
 80050e8:	f003 0301 	and.w	r3, r3, #1
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	f000 809a 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	0a5b      	lsrs	r3, r3, #9
 80050f6:	f003 0301 	and.w	r3, r3, #1
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	f000 8093 	beq.w	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fc0a 	bl	800591a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005106:	e08e      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005108:	e08d      	b.n	8005226 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	d004      	beq.n	800511c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	695b      	ldr	r3, [r3, #20]
 8005118:	61fb      	str	r3, [r7, #28]
 800511a:	e007      	b.n	800512c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800512c:	69fb      	ldr	r3, [r7, #28]
 800512e:	085b      	lsrs	r3, r3, #1
 8005130:	f003 0301 	and.w	r3, r3, #1
 8005134:	2b00      	cmp	r3, #0
 8005136:	d012      	beq.n	800515e <HAL_I2C_EV_IRQHandler+0x20e>
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	0a5b      	lsrs	r3, r3, #9
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	2b00      	cmp	r3, #0
 8005142:	d00c      	beq.n	800515e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	699b      	ldr	r3, [r3, #24]
 8005152:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005154:	69b9      	ldr	r1, [r7, #24]
 8005156:	6878      	ldr	r0, [r7, #4]
 8005158:	f000 ffc8 	bl	80060ec <I2C_Slave_ADDR>
 800515c:	e066      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800515e:	69fb      	ldr	r3, [r7, #28]
 8005160:	091b      	lsrs	r3, r3, #4
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <HAL_I2C_EV_IRQHandler+0x22e>
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	0a5b      	lsrs	r3, r3, #9
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	d003      	beq.n	800517e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f001 f802 	bl	8006180 <I2C_Slave_STOPF>
 800517c:	e056      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800517e:	7bbb      	ldrb	r3, [r7, #14]
 8005180:	2b21      	cmp	r3, #33	; 0x21
 8005182:	d002      	beq.n	800518a <HAL_I2C_EV_IRQHandler+0x23a>
 8005184:	7bbb      	ldrb	r3, [r7, #14]
 8005186:	2b29      	cmp	r3, #41	; 0x29
 8005188:	d125      	bne.n	80051d6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	09db      	lsrs	r3, r3, #7
 800518e:	f003 0301 	and.w	r3, r3, #1
 8005192:	2b00      	cmp	r3, #0
 8005194:	d00f      	beq.n	80051b6 <HAL_I2C_EV_IRQHandler+0x266>
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	0a9b      	lsrs	r3, r3, #10
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d009      	beq.n	80051b6 <HAL_I2C_EV_IRQHandler+0x266>
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	089b      	lsrs	r3, r3, #2
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d103      	bne.n	80051b6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80051ae:	6878      	ldr	r0, [r7, #4]
 80051b0:	f000 fede 	bl	8005f70 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051b4:	e039      	b.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80051b6:	69fb      	ldr	r3, [r7, #28]
 80051b8:	089b      	lsrs	r3, r3, #2
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d033      	beq.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	0a5b      	lsrs	r3, r3, #9
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d02d      	beq.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 ff0b 	bl	8005fea <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051d4:	e029      	b.n	800522a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	099b      	lsrs	r3, r3, #6
 80051da:	f003 0301 	and.w	r3, r3, #1
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00f      	beq.n	8005202 <HAL_I2C_EV_IRQHandler+0x2b2>
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	0a9b      	lsrs	r3, r3, #10
 80051e6:	f003 0301 	and.w	r3, r3, #1
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d009      	beq.n	8005202 <HAL_I2C_EV_IRQHandler+0x2b2>
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	089b      	lsrs	r3, r3, #2
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d103      	bne.n	8005202 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f000 ff16 	bl	800602c <I2C_SlaveReceive_RXNE>
 8005200:	e014      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005202:	69fb      	ldr	r3, [r7, #28]
 8005204:	089b      	lsrs	r3, r3, #2
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00e      	beq.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	0a5b      	lsrs	r3, r3, #9
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d008      	beq.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 ff44 	bl	80060a8 <I2C_SlaveReceive_BTF>
 8005220:	e004      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005222:	bf00      	nop
 8005224:	e002      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005226:	bf00      	nop
 8005228:	e000      	b.n	800522c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800522a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800522c:	3720      	adds	r7, #32
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005232:	b580      	push	{r7, lr}
 8005234:	b08a      	sub	sp, #40	; 0x28
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	695b      	ldr	r3, [r3, #20]
 8005240:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800524a:	2300      	movs	r3, #0
 800524c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005254:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005256:	6a3b      	ldr	r3, [r7, #32]
 8005258:	0a1b      	lsrs	r3, r3, #8
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00e      	beq.n	8005280 <HAL_I2C_ER_IRQHandler+0x4e>
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	0a1b      	lsrs	r3, r3, #8
 8005266:	f003 0301 	and.w	r3, r3, #1
 800526a:	2b00      	cmp	r3, #0
 800526c:	d008      	beq.n	8005280 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800526e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005270:	f043 0301 	orr.w	r3, r3, #1
 8005274:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800527e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	0a5b      	lsrs	r3, r3, #9
 8005284:	f003 0301 	and.w	r3, r3, #1
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00e      	beq.n	80052aa <HAL_I2C_ER_IRQHandler+0x78>
 800528c:	69fb      	ldr	r3, [r7, #28]
 800528e:	0a1b      	lsrs	r3, r3, #8
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d008      	beq.n	80052aa <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800529a:	f043 0302 	orr.w	r3, r3, #2
 800529e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80052a8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	0a9b      	lsrs	r3, r3, #10
 80052ae:	f003 0301 	and.w	r3, r3, #1
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d03f      	beq.n	8005336 <HAL_I2C_ER_IRQHandler+0x104>
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	0a1b      	lsrs	r3, r3, #8
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d039      	beq.n	8005336 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80052c2:	7efb      	ldrb	r3, [r7, #27]
 80052c4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052d4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052da:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80052dc:	7ebb      	ldrb	r3, [r7, #26]
 80052de:	2b20      	cmp	r3, #32
 80052e0:	d112      	bne.n	8005308 <HAL_I2C_ER_IRQHandler+0xd6>
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10f      	bne.n	8005308 <HAL_I2C_ER_IRQHandler+0xd6>
 80052e8:	7cfb      	ldrb	r3, [r7, #19]
 80052ea:	2b21      	cmp	r3, #33	; 0x21
 80052ec:	d008      	beq.n	8005300 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80052ee:	7cfb      	ldrb	r3, [r7, #19]
 80052f0:	2b29      	cmp	r3, #41	; 0x29
 80052f2:	d005      	beq.n	8005300 <HAL_I2C_ER_IRQHandler+0xce>
 80052f4:	7cfb      	ldrb	r3, [r7, #19]
 80052f6:	2b28      	cmp	r3, #40	; 0x28
 80052f8:	d106      	bne.n	8005308 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2b21      	cmp	r3, #33	; 0x21
 80052fe:	d103      	bne.n	8005308 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f001 f86d 	bl	80063e0 <I2C_Slave_AF>
 8005306:	e016      	b.n	8005336 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005310:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005314:	f043 0304 	orr.w	r3, r3, #4
 8005318:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800531a:	7efb      	ldrb	r3, [r7, #27]
 800531c:	2b10      	cmp	r3, #16
 800531e:	d002      	beq.n	8005326 <HAL_I2C_ER_IRQHandler+0xf4>
 8005320:	7efb      	ldrb	r3, [r7, #27]
 8005322:	2b40      	cmp	r3, #64	; 0x40
 8005324:	d107      	bne.n	8005336 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005334:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005336:	6a3b      	ldr	r3, [r7, #32]
 8005338:	0adb      	lsrs	r3, r3, #11
 800533a:	f003 0301 	and.w	r3, r3, #1
 800533e:	2b00      	cmp	r3, #0
 8005340:	d00e      	beq.n	8005360 <HAL_I2C_ER_IRQHandler+0x12e>
 8005342:	69fb      	ldr	r3, [r7, #28]
 8005344:	0a1b      	lsrs	r3, r3, #8
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b00      	cmp	r3, #0
 800534c:	d008      	beq.n	8005360 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800534e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005350:	f043 0308 	orr.w	r3, r3, #8
 8005354:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800535e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005362:	2b00      	cmp	r3, #0
 8005364:	d008      	beq.n	8005378 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	431a      	orrs	r2, r3
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f001 f8a4 	bl	80064c0 <I2C_ITError>
  }
}
 8005378:	bf00      	nop
 800537a:	3728      	adds	r7, #40	; 0x28
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005380:	b480      	push	{r7}
 8005382:	b083      	sub	sp, #12
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005388:	bf00      	nop
 800538a:	370c      	adds	r7, #12
 800538c:	46bd      	mov	sp, r7
 800538e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005392:	4770      	bx	lr

08005394 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800539c:	bf00      	nop
 800539e:	370c      	adds	r7, #12
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053bc:	b480      	push	{r7}
 80053be:	b083      	sub	sp, #12
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	70fb      	strb	r3, [r7, #3]
 80053dc:	4613      	mov	r3, r2
 80053de:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005444:	bf00      	nop
 8005446:	370c      	adds	r7, #12
 8005448:	46bd      	mov	sp, r7
 800544a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544e:	4770      	bx	lr

08005450 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005450:	b480      	push	{r7}
 8005452:	b083      	sub	sp, #12
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545e:	b2db      	uxtb	r3, r3
}
 8005460:	4618      	mov	r0, r3
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr

0800546c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800547a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005482:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005488:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800548e:	2b00      	cmp	r3, #0
 8005490:	d150      	bne.n	8005534 <I2C_MasterTransmit_TXE+0xc8>
 8005492:	7bfb      	ldrb	r3, [r7, #15]
 8005494:	2b21      	cmp	r3, #33	; 0x21
 8005496:	d14d      	bne.n	8005534 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	2b08      	cmp	r3, #8
 800549c:	d01d      	beq.n	80054da <I2C_MasterTransmit_TXE+0x6e>
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d01a      	beq.n	80054da <I2C_MasterTransmit_TXE+0x6e>
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054aa:	d016      	beq.n	80054da <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	685a      	ldr	r2, [r3, #4]
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054ba:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2211      	movs	r2, #17
 80054c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2220      	movs	r2, #32
 80054ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7ff ff54 	bl	8005380 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80054d8:	e060      	b.n	800559c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	685a      	ldr	r2, [r3, #4]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054e8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054f8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2220      	movs	r2, #32
 8005504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800550e:	b2db      	uxtb	r3, r3
 8005510:	2b40      	cmp	r3, #64	; 0x40
 8005512:	d107      	bne.n	8005524 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2200      	movs	r2, #0
 8005518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7ff ff6f 	bl	8005400 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005522:	e03b      	b.n	800559c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f7ff ff27 	bl	8005380 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005532:	e033      	b.n	800559c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005534:	7bfb      	ldrb	r3, [r7, #15]
 8005536:	2b21      	cmp	r3, #33	; 0x21
 8005538:	d005      	beq.n	8005546 <I2C_MasterTransmit_TXE+0xda>
 800553a:	7bbb      	ldrb	r3, [r7, #14]
 800553c:	2b40      	cmp	r3, #64	; 0x40
 800553e:	d12d      	bne.n	800559c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005540:	7bfb      	ldrb	r3, [r7, #15]
 8005542:	2b22      	cmp	r3, #34	; 0x22
 8005544:	d12a      	bne.n	800559c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554a:	b29b      	uxth	r3, r3
 800554c:	2b00      	cmp	r3, #0
 800554e:	d108      	bne.n	8005562 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	685a      	ldr	r2, [r3, #4]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800555e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005560:	e01c      	b.n	800559c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b40      	cmp	r3, #64	; 0x40
 800556c:	d103      	bne.n	8005576 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 f88e 	bl	8005690 <I2C_MemoryTransmit_TXE_BTF>
}
 8005574:	e012      	b.n	800559c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800557a:	781a      	ldrb	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005586:	1c5a      	adds	r2, r3, #1
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	3b01      	subs	r3, #1
 8005594:	b29a      	uxth	r2, r3
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800559a:	e7ff      	b.n	800559c <I2C_MasterTransmit_TXE+0x130>
 800559c:	bf00      	nop
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b084      	sub	sp, #16
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	2b21      	cmp	r3, #33	; 0x21
 80055bc:	d164      	bne.n	8005688 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d012      	beq.n	80055ee <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055cc:	781a      	ldrb	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	1c5a      	adds	r2, r3, #1
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80055ec:	e04c      	b.n	8005688 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2b08      	cmp	r3, #8
 80055f2:	d01d      	beq.n	8005630 <I2C_MasterTransmit_BTF+0x8c>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	2b20      	cmp	r3, #32
 80055f8:	d01a      	beq.n	8005630 <I2C_MasterTransmit_BTF+0x8c>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005600:	d016      	beq.n	8005630 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	685a      	ldr	r2, [r3, #4]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005610:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2211      	movs	r2, #17
 8005616:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f7ff fea9 	bl	8005380 <HAL_I2C_MasterTxCpltCallback>
}
 800562e:	e02b      	b.n	8005688 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	685a      	ldr	r2, [r3, #4]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800563e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800564e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2220      	movs	r2, #32
 800565a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b40      	cmp	r3, #64	; 0x40
 8005668:	d107      	bne.n	800567a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7ff fec4 	bl	8005400 <HAL_I2C_MemTxCpltCallback>
}
 8005678:	e006      	b.n	8005688 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7ff fe7c 	bl	8005380 <HAL_I2C_MasterTxCpltCallback>
}
 8005688:	bf00      	nop
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800569e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d11d      	bne.n	80056e4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d10b      	bne.n	80056c8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056c0:	1c9a      	adds	r2, r3, #2
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80056c6:	e073      	b.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	121b      	asrs	r3, r3, #8
 80056d0:	b2da      	uxtb	r2, r3
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056dc:	1c5a      	adds	r2, r3, #1
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	651a      	str	r2, [r3, #80]	; 0x50
}
 80056e2:	e065      	b.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d10b      	bne.n	8005704 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056f0:	b2da      	uxtb	r2, r3
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056fc:	1c5a      	adds	r2, r3, #1
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005702:	e055      	b.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005708:	2b02      	cmp	r3, #2
 800570a:	d151      	bne.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800570c:	7bfb      	ldrb	r3, [r7, #15]
 800570e:	2b22      	cmp	r3, #34	; 0x22
 8005710:	d10d      	bne.n	800572e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005720:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800572c:	e040      	b.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005732:	b29b      	uxth	r3, r3
 8005734:	2b00      	cmp	r3, #0
 8005736:	d015      	beq.n	8005764 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005738:	7bfb      	ldrb	r3, [r7, #15]
 800573a:	2b21      	cmp	r3, #33	; 0x21
 800573c:	d112      	bne.n	8005764 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005742:	781a      	ldrb	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574e:	1c5a      	adds	r2, r3, #1
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005758:	b29b      	uxth	r3, r3
 800575a:	3b01      	subs	r3, #1
 800575c:	b29a      	uxth	r2, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005762:	e025      	b.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d120      	bne.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800576e:	7bfb      	ldrb	r3, [r7, #15]
 8005770:	2b21      	cmp	r3, #33	; 0x21
 8005772:	d11d      	bne.n	80057b0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005782:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005792:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2220      	movs	r2, #32
 800579e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f7ff fe28 	bl	8005400 <HAL_I2C_MemTxCpltCallback>
}
 80057b0:	bf00      	nop
 80057b2:	3710      	adds	r7, #16
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b22      	cmp	r3, #34	; 0x22
 80057ca:	f040 80a2 	bne.w	8005912 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2b03      	cmp	r3, #3
 80057da:	d921      	bls.n	8005820 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	691a      	ldr	r2, [r3, #16]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e6:	b2d2      	uxtb	r2, r2
 80057e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ee:	1c5a      	adds	r2, r3, #1
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	3b01      	subs	r3, #1
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005806:	b29b      	uxth	r3, r3
 8005808:	2b03      	cmp	r3, #3
 800580a:	f040 8082 	bne.w	8005912 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800581c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800581e:	e078      	b.n	8005912 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005824:	2b02      	cmp	r3, #2
 8005826:	d074      	beq.n	8005912 <I2C_MasterReceive_RXNE+0x15a>
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2b01      	cmp	r3, #1
 800582c:	d002      	beq.n	8005834 <I2C_MasterReceive_RXNE+0x7c>
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d16e      	bne.n	8005912 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f001 f92f 	bl	8006a98 <I2C_WaitOnSTOPRequestThroughIT>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d142      	bne.n	80058c6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	681a      	ldr	r2, [r3, #0]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800584e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685a      	ldr	r2, [r3, #4]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800585e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	691a      	ldr	r2, [r3, #16]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586a:	b2d2      	uxtb	r2, r2
 800586c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587c:	b29b      	uxth	r3, r3
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2220      	movs	r2, #32
 800588a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b40      	cmp	r3, #64	; 0x40
 8005898:	d10a      	bne.n	80058b0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7ff fdb3 	bl	8005414 <HAL_I2C_MemRxCpltCallback>
}
 80058ae:	e030      	b.n	8005912 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2212      	movs	r2, #18
 80058bc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f7ff fd68 	bl	8005394 <HAL_I2C_MasterRxCpltCallback>
}
 80058c4:	e025      	b.n	8005912 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80058d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	691a      	ldr	r2, [r3, #16]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	1c5a      	adds	r2, r3, #1
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	3b01      	subs	r3, #1
 80058f6:	b29a      	uxth	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	f7ff fd8b 	bl	8005428 <HAL_I2C_ErrorCallback>
}
 8005912:	bf00      	nop
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}

0800591a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800591a:	b580      	push	{r7, lr}
 800591c:	b084      	sub	sp, #16
 800591e:	af00      	add	r7, sp, #0
 8005920:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005926:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800592c:	b29b      	uxth	r3, r3
 800592e:	2b04      	cmp	r3, #4
 8005930:	d11b      	bne.n	800596a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	685a      	ldr	r2, [r3, #4]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005940:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	691a      	ldr	r2, [r3, #16]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594c:	b2d2      	uxtb	r2, r2
 800594e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800595e:	b29b      	uxth	r3, r3
 8005960:	3b01      	subs	r3, #1
 8005962:	b29a      	uxth	r2, r3
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005968:	e0bd      	b.n	8005ae6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800596e:	b29b      	uxth	r3, r3
 8005970:	2b03      	cmp	r3, #3
 8005972:	d129      	bne.n	80059c8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	685a      	ldr	r2, [r3, #4]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005982:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2b04      	cmp	r3, #4
 8005988:	d00a      	beq.n	80059a0 <I2C_MasterReceive_BTF+0x86>
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2b02      	cmp	r3, #2
 800598e:	d007      	beq.n	80059a0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681a      	ldr	r2, [r3, #0]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800599e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691a      	ldr	r2, [r3, #16]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059aa:	b2d2      	uxtb	r2, r2
 80059ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b2:	1c5a      	adds	r2, r3, #1
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059bc:	b29b      	uxth	r3, r3
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80059c6:	e08e      	b.n	8005ae6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d176      	bne.n	8005ac0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d002      	beq.n	80059de <I2C_MasterReceive_BTF+0xc4>
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2b10      	cmp	r3, #16
 80059dc:	d108      	bne.n	80059f0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ec:	601a      	str	r2, [r3, #0]
 80059ee:	e019      	b.n	8005a24 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2b04      	cmp	r3, #4
 80059f4:	d002      	beq.n	80059fc <I2C_MasterReceive_BTF+0xe2>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d108      	bne.n	8005a0e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	e00a      	b.n	8005a24 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2b10      	cmp	r3, #16
 8005a12:	d007      	beq.n	8005a24 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a22:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	691a      	ldr	r2, [r3, #16]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a2e:	b2d2      	uxtb	r2, r2
 8005a30:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a36:	1c5a      	adds	r2, r3, #1
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	3b01      	subs	r3, #1
 8005a44:	b29a      	uxth	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	691a      	ldr	r2, [r3, #16]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	b2d2      	uxtb	r2, r2
 8005a56:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a5c:	1c5a      	adds	r2, r3, #1
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	685a      	ldr	r2, [r3, #4]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005a7e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2220      	movs	r2, #32
 8005a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b40      	cmp	r3, #64	; 0x40
 8005a92:	d10a      	bne.n	8005aaa <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f7ff fcb6 	bl	8005414 <HAL_I2C_MemRxCpltCallback>
}
 8005aa8:	e01d      	b.n	8005ae6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2212      	movs	r2, #18
 8005ab6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f7ff fc6b 	bl	8005394 <HAL_I2C_MasterRxCpltCallback>
}
 8005abe:	e012      	b.n	8005ae6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	691a      	ldr	r2, [r3, #16]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aca:	b2d2      	uxtb	r2, r2
 8005acc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad2:	1c5a      	adds	r2, r3, #1
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005ae6:	bf00      	nop
 8005ae8:	3710      	adds	r7, #16
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005aee:	b480      	push	{r7}
 8005af0:	b083      	sub	sp, #12
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b40      	cmp	r3, #64	; 0x40
 8005b00:	d117      	bne.n	8005b32 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d109      	bne.n	8005b1e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	461a      	mov	r2, r3
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b1a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005b1c:	e067      	b.n	8005bee <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	f043 0301 	orr.w	r3, r3, #1
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	611a      	str	r2, [r3, #16]
}
 8005b30:	e05d      	b.n	8005bee <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	691b      	ldr	r3, [r3, #16]
 8005b36:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b3a:	d133      	bne.n	8005ba4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b21      	cmp	r3, #33	; 0x21
 8005b46:	d109      	bne.n	8005b5c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	461a      	mov	r2, r3
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005b58:	611a      	str	r2, [r3, #16]
 8005b5a:	e008      	b.n	8005b6e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	f043 0301 	orr.w	r3, r3, #1
 8005b66:	b2da      	uxtb	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d004      	beq.n	8005b80 <I2C_Master_SB+0x92>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d108      	bne.n	8005b92 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d032      	beq.n	8005bee <I2C_Master_SB+0x100>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d02d      	beq.n	8005bee <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ba0:	605a      	str	r2, [r3, #4]
}
 8005ba2:	e024      	b.n	8005bee <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10e      	bne.n	8005bca <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	11db      	asrs	r3, r3, #7
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	f003 0306 	and.w	r3, r3, #6
 8005bba:	b2db      	uxtb	r3, r3
 8005bbc:	f063 030f 	orn	r3, r3, #15
 8005bc0:	b2da      	uxtb	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	611a      	str	r2, [r3, #16]
}
 8005bc8:	e011      	b.n	8005bee <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d10d      	bne.n	8005bee <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bd6:	b29b      	uxth	r3, r3
 8005bd8:	11db      	asrs	r3, r3, #7
 8005bda:	b2db      	uxtb	r3, r3
 8005bdc:	f003 0306 	and.w	r3, r3, #6
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	f063 030e 	orn	r3, r3, #14
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	611a      	str	r2, [r3, #16]
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr

08005bfa <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c06:	b2da      	uxtb	r2, r3
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d004      	beq.n	8005c20 <I2C_Master_ADD10+0x26>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d108      	bne.n	8005c32 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d00c      	beq.n	8005c42 <I2C_Master_ADD10+0x48>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d007      	beq.n	8005c42 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	685a      	ldr	r2, [r3, #4]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005c40:	605a      	str	r2, [r3, #4]
  }
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4c:	4770      	bx	lr

08005c4e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005c4e:	b480      	push	{r7}
 8005c50:	b091      	sub	sp, #68	; 0x44
 8005c52:	af00      	add	r7, sp, #0
 8005c54:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c5c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c64:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c6a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c72:	b2db      	uxtb	r3, r3
 8005c74:	2b22      	cmp	r3, #34	; 0x22
 8005c76:	f040 8169 	bne.w	8005f4c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10f      	bne.n	8005ca2 <I2C_Master_ADDR+0x54>
 8005c82:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005c86:	2b40      	cmp	r3, #64	; 0x40
 8005c88:	d10b      	bne.n	8005ca2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	633b      	str	r3, [r7, #48]	; 0x30
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	633b      	str	r3, [r7, #48]	; 0x30
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	699b      	ldr	r3, [r3, #24]
 8005c9c:	633b      	str	r3, [r7, #48]	; 0x30
 8005c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ca0:	e160      	b.n	8005f64 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d11d      	bne.n	8005ce6 <I2C_Master_ADDR+0x98>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005cb2:	d118      	bne.n	8005ce6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	695b      	ldr	r3, [r3, #20]
 8005cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	699b      	ldr	r3, [r3, #24]
 8005cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cd8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	651a      	str	r2, [r3, #80]	; 0x50
 8005ce4:	e13e      	b.n	8005f64 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d113      	bne.n	8005d18 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	695b      	ldr	r3, [r3, #20]
 8005cfa:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	699b      	ldr	r3, [r3, #24]
 8005d02:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d04:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	e115      	b.n	8005f44 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	f040 808a 	bne.w	8005e38 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8005d24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d26:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d2a:	d137      	bne.n	8005d9c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681a      	ldr	r2, [r3, #0]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d3a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d46:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d4a:	d113      	bne.n	8005d74 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d5a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	695b      	ldr	r3, [r3, #20]
 8005d66:	627b      	str	r3, [r7, #36]	; 0x24
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d72:	e0e7      	b.n	8005f44 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d74:	2300      	movs	r3, #0
 8005d76:	623b      	str	r3, [r7, #32]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	623b      	str	r3, [r7, #32]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	699b      	ldr	r3, [r3, #24]
 8005d86:	623b      	str	r3, [r7, #32]
 8005d88:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	e0d3      	b.n	8005f44 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d02e      	beq.n	8005e00 <I2C_Master_ADDR+0x1b2>
 8005da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d02b      	beq.n	8005e00 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005da8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005daa:	2b12      	cmp	r3, #18
 8005dac:	d102      	bne.n	8005db4 <I2C_Master_ADDR+0x166>
 8005dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d125      	bne.n	8005e00 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db6:	2b04      	cmp	r3, #4
 8005db8:	d00e      	beq.n	8005dd8 <I2C_Master_ADDR+0x18a>
 8005dba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	d00b      	beq.n	8005dd8 <I2C_Master_ADDR+0x18a>
 8005dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005dc2:	2b10      	cmp	r3, #16
 8005dc4:	d008      	beq.n	8005dd8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	e007      	b.n	8005de8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005de6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005de8:	2300      	movs	r3, #0
 8005dea:	61fb      	str	r3, [r7, #28]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	61fb      	str	r3, [r7, #28]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	699b      	ldr	r3, [r3, #24]
 8005dfa:	61fb      	str	r3, [r7, #28]
 8005dfc:	69fb      	ldr	r3, [r7, #28]
 8005dfe:	e0a1      	b.n	8005f44 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e0e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e10:	2300      	movs	r3, #0
 8005e12:	61bb      	str	r3, [r7, #24]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	61bb      	str	r3, [r7, #24]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	61bb      	str	r3, [r7, #24]
 8005e24:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e34:	601a      	str	r2, [r3, #0]
 8005e36:	e085      	b.n	8005f44 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e3c:	b29b      	uxth	r3, r3
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d14d      	bne.n	8005ede <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d016      	beq.n	8005e76 <I2C_Master_ADDR+0x228>
 8005e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e4a:	2b02      	cmp	r3, #2
 8005e4c:	d013      	beq.n	8005e76 <I2C_Master_ADDR+0x228>
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e50:	2b10      	cmp	r3, #16
 8005e52:	d010      	beq.n	8005e76 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e62:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	681a      	ldr	r2, [r3, #0]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e72:	601a      	str	r2, [r3, #0]
 8005e74:	e007      	b.n	8005e86 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e84:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005e94:	d117      	bne.n	8005ec6 <I2C_Master_ADDR+0x278>
 8005e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005e9c:	d00b      	beq.n	8005eb6 <I2C_Master_ADDR+0x268>
 8005e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d008      	beq.n	8005eb6 <I2C_Master_ADDR+0x268>
 8005ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ea6:	2b08      	cmp	r3, #8
 8005ea8:	d005      	beq.n	8005eb6 <I2C_Master_ADDR+0x268>
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eac:	2b10      	cmp	r3, #16
 8005eae:	d002      	beq.n	8005eb6 <I2C_Master_ADDR+0x268>
 8005eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eb2:	2b20      	cmp	r3, #32
 8005eb4:	d107      	bne.n	8005ec6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	685a      	ldr	r2, [r3, #4]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005ec4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	617b      	str	r3, [r7, #20]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	617b      	str	r3, [r7, #20]
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	e032      	b.n	8005f44 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005eec:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ef8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005efc:	d117      	bne.n	8005f2e <I2C_Master_ADDR+0x2e0>
 8005efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005f04:	d00b      	beq.n	8005f1e <I2C_Master_ADDR+0x2d0>
 8005f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d008      	beq.n	8005f1e <I2C_Master_ADDR+0x2d0>
 8005f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f0e:	2b08      	cmp	r3, #8
 8005f10:	d005      	beq.n	8005f1e <I2C_Master_ADDR+0x2d0>
 8005f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f14:	2b10      	cmp	r3, #16
 8005f16:	d002      	beq.n	8005f1e <I2C_Master_ADDR+0x2d0>
 8005f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f1a:	2b20      	cmp	r3, #32
 8005f1c:	d107      	bne.n	8005f2e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005f2c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f2e:	2300      	movs	r3, #0
 8005f30:	613b      	str	r3, [r7, #16]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	613b      	str	r3, [r7, #16]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	613b      	str	r3, [r7, #16]
 8005f42:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005f4a:	e00b      	b.n	8005f64 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	60fb      	str	r3, [r7, #12]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	60fb      	str	r3, [r7, #12]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	699b      	ldr	r3, [r3, #24]
 8005f5e:	60fb      	str	r3, [r7, #12]
 8005f60:	68fb      	ldr	r3, [r7, #12]
}
 8005f62:	e7ff      	b.n	8005f64 <I2C_Master_ADDR+0x316>
 8005f64:	bf00      	nop
 8005f66:	3744      	adds	r7, #68	; 0x44
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6e:	4770      	bx	lr

08005f70 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f7e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f84:	b29b      	uxth	r3, r3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d02b      	beq.n	8005fe2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f8e:	781a      	ldrb	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9a:	1c5a      	adds	r2, r3, #1
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	3b01      	subs	r3, #1
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d114      	bne.n	8005fe2 <I2C_SlaveTransmit_TXE+0x72>
 8005fb8:	7bfb      	ldrb	r3, [r7, #15]
 8005fba:	2b29      	cmp	r3, #41	; 0x29
 8005fbc:	d111      	bne.n	8005fe2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fcc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2221      	movs	r2, #33	; 0x21
 8005fd2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2228      	movs	r2, #40	; 0x28
 8005fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f7ff f9e3 	bl	80053a8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005fe2:	bf00      	nop
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b083      	sub	sp, #12
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d011      	beq.n	8006020 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006000:	781a      	ldrb	r2, [r3, #0]
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600c:	1c5a      	adds	r2, r3, #1
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006016:	b29b      	uxth	r3, r3
 8006018:	3b01      	subs	r3, #1
 800601a:	b29a      	uxth	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800603a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006040:	b29b      	uxth	r3, r3
 8006042:	2b00      	cmp	r3, #0
 8006044:	d02c      	beq.n	80060a0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006050:	b2d2      	uxtb	r2, r2
 8006052:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006058:	1c5a      	adds	r2, r3, #1
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006062:	b29b      	uxth	r3, r3
 8006064:	3b01      	subs	r3, #1
 8006066:	b29a      	uxth	r2, r3
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006070:	b29b      	uxth	r3, r3
 8006072:	2b00      	cmp	r3, #0
 8006074:	d114      	bne.n	80060a0 <I2C_SlaveReceive_RXNE+0x74>
 8006076:	7bfb      	ldrb	r3, [r7, #15]
 8006078:	2b2a      	cmp	r3, #42	; 0x2a
 800607a:	d111      	bne.n	80060a0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800608a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2222      	movs	r2, #34	; 0x22
 8006090:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2228      	movs	r2, #40	; 0x28
 8006096:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f7ff f98e 	bl	80053bc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80060a0:	bf00      	nop
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060b4:	b29b      	uxth	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d012      	beq.n	80060e0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	3b01      	subs	r3, #1
 80060da:	b29a      	uxth	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b084      	sub	sp, #16
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80060f6:	2300      	movs	r3, #0
 80060f8:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006100:	b2db      	uxtb	r3, r3
 8006102:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006106:	2b28      	cmp	r3, #40	; 0x28
 8006108:	d127      	bne.n	800615a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685a      	ldr	r2, [r3, #4]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006118:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	089b      	lsrs	r3, r3, #2
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006126:	2301      	movs	r3, #1
 8006128:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	09db      	lsrs	r3, r3, #7
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b00      	cmp	r3, #0
 8006134:	d103      	bne.n	800613e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	68db      	ldr	r3, [r3, #12]
 800613a:	81bb      	strh	r3, [r7, #12]
 800613c:	e002      	b.n	8006144 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	699b      	ldr	r3, [r3, #24]
 8006142:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800614c:	89ba      	ldrh	r2, [r7, #12]
 800614e:	7bfb      	ldrb	r3, [r7, #15]
 8006150:	4619      	mov	r1, r3
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f7ff f93c 	bl	80053d0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006158:	e00e      	b.n	8006178 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800615a:	2300      	movs	r3, #0
 800615c:	60bb      	str	r3, [r7, #8]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	695b      	ldr	r3, [r3, #20]
 8006164:	60bb      	str	r3, [r7, #8]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	699b      	ldr	r3, [r3, #24]
 800616c:	60bb      	str	r3, [r7, #8]
 800616e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006178:	bf00      	nop
 800617a:	3710      	adds	r7, #16
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800618e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800619e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80061a0:	2300      	movs	r3, #0
 80061a2:	60bb      	str	r3, [r7, #8]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	695b      	ldr	r3, [r3, #20]
 80061aa:	60bb      	str	r3, [r7, #8]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f042 0201 	orr.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]
 80061bc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061cc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061dc:	d172      	bne.n	80062c4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80061de:	7bfb      	ldrb	r3, [r7, #15]
 80061e0:	2b22      	cmp	r3, #34	; 0x22
 80061e2:	d002      	beq.n	80061ea <I2C_Slave_STOPF+0x6a>
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	2b2a      	cmp	r3, #42	; 0x2a
 80061e8:	d135      	bne.n	8006256 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d005      	beq.n	800620e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006206:	f043 0204 	orr.w	r2, r3, #4
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	685a      	ldr	r2, [r3, #4]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800621c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006222:	4618      	mov	r0, r3
 8006224:	f7fe f960 	bl	80044e8 <HAL_DMA_GetState>
 8006228:	4603      	mov	r3, r0
 800622a:	2b01      	cmp	r3, #1
 800622c:	d049      	beq.n	80062c2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006232:	4a69      	ldr	r2, [pc, #420]	; (80063d8 <I2C_Slave_STOPF+0x258>)
 8006234:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800623a:	4618      	mov	r0, r3
 800623c:	f7fd ffa8 	bl	8004190 <HAL_DMA_Abort_IT>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d03d      	beq.n	80062c2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800624a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006250:	4610      	mov	r0, r2
 8006252:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006254:	e035      	b.n	80062c2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	b29a      	uxth	r2, r3
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006268:	b29b      	uxth	r3, r3
 800626a:	2b00      	cmp	r3, #0
 800626c:	d005      	beq.n	800627a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006272:	f043 0204 	orr.w	r2, r3, #4
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685a      	ldr	r2, [r3, #4]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006288:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800628e:	4618      	mov	r0, r3
 8006290:	f7fe f92a 	bl	80044e8 <HAL_DMA_GetState>
 8006294:	4603      	mov	r3, r0
 8006296:	2b01      	cmp	r3, #1
 8006298:	d014      	beq.n	80062c4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800629e:	4a4e      	ldr	r2, [pc, #312]	; (80063d8 <I2C_Slave_STOPF+0x258>)
 80062a0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fd ff72 	bl	8004190 <HAL_DMA_Abort_IT>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d008      	beq.n	80062c4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80062bc:	4610      	mov	r0, r2
 80062be:	4798      	blx	r3
 80062c0:	e000      	b.n	80062c4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062c2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d03e      	beq.n	800634c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	695b      	ldr	r3, [r3, #20]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b04      	cmp	r3, #4
 80062da:	d112      	bne.n	8006302 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	691a      	ldr	r2, [r3, #16]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e6:	b2d2      	uxtb	r2, r2
 80062e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ee:	1c5a      	adds	r2, r3, #1
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	3b01      	subs	r3, #1
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	695b      	ldr	r3, [r3, #20]
 8006308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630c:	2b40      	cmp	r3, #64	; 0x40
 800630e:	d112      	bne.n	8006336 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	691a      	ldr	r2, [r3, #16]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800631a:	b2d2      	uxtb	r2, r2
 800631c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006322:	1c5a      	adds	r2, r3, #1
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800632c:	b29b      	uxth	r3, r3
 800632e:	3b01      	subs	r3, #1
 8006330:	b29a      	uxth	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800633a:	b29b      	uxth	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d005      	beq.n	800634c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	f043 0204 	orr.w	r2, r3, #4
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006350:	2b00      	cmp	r3, #0
 8006352:	d003      	beq.n	800635c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 f8b3 	bl	80064c0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800635a:	e039      	b.n	80063d0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	2b2a      	cmp	r3, #42	; 0x2a
 8006360:	d109      	bne.n	8006376 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2228      	movs	r2, #40	; 0x28
 800636c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f7ff f823 	bl	80053bc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b28      	cmp	r3, #40	; 0x28
 8006380:	d111      	bne.n	80063a6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	4a15      	ldr	r2, [pc, #84]	; (80063dc <I2C_Slave_STOPF+0x25c>)
 8006386:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2220      	movs	r2, #32
 8006392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7ff f824 	bl	80053ec <HAL_I2C_ListenCpltCallback>
}
 80063a4:	e014      	b.n	80063d0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063aa:	2b22      	cmp	r3, #34	; 0x22
 80063ac:	d002      	beq.n	80063b4 <I2C_Slave_STOPF+0x234>
 80063ae:	7bfb      	ldrb	r3, [r7, #15]
 80063b0:	2b22      	cmp	r3, #34	; 0x22
 80063b2:	d10d      	bne.n	80063d0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2200      	movs	r2, #0
 80063b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2220      	movs	r2, #32
 80063be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f7fe fff6 	bl	80053bc <HAL_I2C_SlaveRxCpltCallback>
}
 80063d0:	bf00      	nop
 80063d2:	3710      	adds	r7, #16
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	08006949 	.word	0x08006949
 80063dc:	ffff0000 	.word	0xffff0000

080063e0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b084      	sub	sp, #16
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ee:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f4:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	2b08      	cmp	r3, #8
 80063fa:	d002      	beq.n	8006402 <I2C_Slave_AF+0x22>
 80063fc:	68bb      	ldr	r3, [r7, #8]
 80063fe:	2b20      	cmp	r3, #32
 8006400:	d129      	bne.n	8006456 <I2C_Slave_AF+0x76>
 8006402:	7bfb      	ldrb	r3, [r7, #15]
 8006404:	2b28      	cmp	r3, #40	; 0x28
 8006406:	d126      	bne.n	8006456 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a2c      	ldr	r2, [pc, #176]	; (80064bc <I2C_Slave_AF+0xdc>)
 800640c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	685a      	ldr	r2, [r3, #4]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800641c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006426:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006436:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2220      	movs	r2, #32
 8006442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f7fe ffcc 	bl	80053ec <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006454:	e02e      	b.n	80064b4 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	2b21      	cmp	r3, #33	; 0x21
 800645a:	d126      	bne.n	80064aa <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	4a17      	ldr	r2, [pc, #92]	; (80064bc <I2C_Slave_AF+0xdc>)
 8006460:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2221      	movs	r2, #33	; 0x21
 8006466:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2220      	movs	r2, #32
 800646c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	685a      	ldr	r2, [r3, #4]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006486:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006490:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064a0:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f7fe ff80 	bl	80053a8 <HAL_I2C_SlaveTxCpltCallback>
}
 80064a8:	e004      	b.n	80064b4 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064b2:	615a      	str	r2, [r3, #20]
}
 80064b4:	bf00      	nop
 80064b6:	3710      	adds	r7, #16
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	ffff0000 	.word	0xffff0000

080064c0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064d6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80064d8:	7bbb      	ldrb	r3, [r7, #14]
 80064da:	2b10      	cmp	r3, #16
 80064dc:	d002      	beq.n	80064e4 <I2C_ITError+0x24>
 80064de:	7bbb      	ldrb	r3, [r7, #14]
 80064e0:	2b40      	cmp	r3, #64	; 0x40
 80064e2:	d10a      	bne.n	80064fa <I2C_ITError+0x3a>
 80064e4:	7bfb      	ldrb	r3, [r7, #15]
 80064e6:	2b22      	cmp	r3, #34	; 0x22
 80064e8:	d107      	bne.n	80064fa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064f8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80064fa:	7bfb      	ldrb	r3, [r7, #15]
 80064fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006500:	2b28      	cmp	r3, #40	; 0x28
 8006502:	d107      	bne.n	8006514 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2200      	movs	r2, #0
 8006508:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2228      	movs	r2, #40	; 0x28
 800650e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006512:	e015      	b.n	8006540 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800651e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006522:	d00a      	beq.n	800653a <I2C_ITError+0x7a>
 8006524:	7bfb      	ldrb	r3, [r7, #15]
 8006526:	2b60      	cmp	r3, #96	; 0x60
 8006528:	d007      	beq.n	800653a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2220      	movs	r2, #32
 800652e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800654a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800654e:	d162      	bne.n	8006616 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685a      	ldr	r2, [r3, #4]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800655e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006564:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006568:	b2db      	uxtb	r3, r3
 800656a:	2b01      	cmp	r3, #1
 800656c:	d020      	beq.n	80065b0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006572:	4a6a      	ldr	r2, [pc, #424]	; (800671c <I2C_ITError+0x25c>)
 8006574:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800657a:	4618      	mov	r0, r3
 800657c:	f7fd fe08 	bl	8004190 <HAL_DMA_Abort_IT>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	f000 8089 	beq.w	800669a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f022 0201 	bic.w	r2, r2, #1
 8006596:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2220      	movs	r2, #32
 800659c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80065aa:	4610      	mov	r0, r2
 80065ac:	4798      	blx	r3
 80065ae:	e074      	b.n	800669a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b4:	4a59      	ldr	r2, [pc, #356]	; (800671c <I2C_ITError+0x25c>)
 80065b6:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065bc:	4618      	mov	r0, r3
 80065be:	f7fd fde7 	bl	8004190 <HAL_DMA_Abort_IT>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d068      	beq.n	800669a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d2:	2b40      	cmp	r3, #64	; 0x40
 80065d4:	d10b      	bne.n	80065ee <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	691a      	ldr	r2, [r3, #16]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e0:	b2d2      	uxtb	r2, r2
 80065e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 0201 	bic.w	r2, r2, #1
 80065fc:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2220      	movs	r2, #32
 8006602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800660c:	687a      	ldr	r2, [r7, #4]
 800660e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006610:	4610      	mov	r0, r2
 8006612:	4798      	blx	r3
 8006614:	e041      	b.n	800669a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b60      	cmp	r3, #96	; 0x60
 8006620:	d125      	bne.n	800666e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2220      	movs	r2, #32
 8006626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663a:	2b40      	cmp	r3, #64	; 0x40
 800663c:	d10b      	bne.n	8006656 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	691a      	ldr	r2, [r3, #16]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006648:	b2d2      	uxtb	r2, r2
 800664a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006650:	1c5a      	adds	r2, r3, #1
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f022 0201 	bic.w	r2, r2, #1
 8006664:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f7fe fee8 	bl	800543c <HAL_I2C_AbortCpltCallback>
 800666c:	e015      	b.n	800669a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006678:	2b40      	cmp	r3, #64	; 0x40
 800667a:	d10b      	bne.n	8006694 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	691a      	ldr	r2, [r3, #16]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006686:	b2d2      	uxtb	r2, r2
 8006688:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668e:	1c5a      	adds	r2, r3, #1
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f7fe fec7 	bl	8005428 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d10e      	bne.n	80066c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d109      	bne.n	80066c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d104      	bne.n	80066c8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d007      	beq.n	80066d8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685a      	ldr	r2, [r3, #4]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80066d6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80066de:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e4:	f003 0304 	and.w	r3, r3, #4
 80066e8:	2b04      	cmp	r3, #4
 80066ea:	d113      	bne.n	8006714 <I2C_ITError+0x254>
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
 80066ee:	2b28      	cmp	r3, #40	; 0x28
 80066f0:	d110      	bne.n	8006714 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a0a      	ldr	r2, [pc, #40]	; (8006720 <I2C_ITError+0x260>)
 80066f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2200      	movs	r2, #0
 80066fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2220      	movs	r2, #32
 8006702:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fe fe6c 	bl	80053ec <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006714:	bf00      	nop
 8006716:	3710      	adds	r7, #16
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	08006949 	.word	0x08006949
 8006720:	ffff0000 	.word	0xffff0000

08006724 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b086      	sub	sp, #24
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006730:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006738:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006740:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006746:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	685a      	ldr	r2, [r3, #4]
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006756:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800675c:	2b00      	cmp	r3, #0
 800675e:	d003      	beq.n	8006768 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006764:	2200      	movs	r2, #0
 8006766:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676c:	2b00      	cmp	r3, #0
 800676e:	d003      	beq.n	8006778 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006774:	2200      	movs	r2, #0
 8006776:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8006778:	7cfb      	ldrb	r3, [r7, #19]
 800677a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800677e:	2b21      	cmp	r3, #33	; 0x21
 8006780:	d007      	beq.n	8006792 <I2C_DMAXferCplt+0x6e>
 8006782:	7cfb      	ldrb	r3, [r7, #19]
 8006784:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8006788:	2b22      	cmp	r3, #34	; 0x22
 800678a:	d131      	bne.n	80067f0 <I2C_DMAXferCplt+0xcc>
 800678c:	7cbb      	ldrb	r3, [r7, #18]
 800678e:	2b20      	cmp	r3, #32
 8006790:	d12e      	bne.n	80067f0 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80067a0:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	2200      	movs	r2, #0
 80067a6:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80067a8:	7cfb      	ldrb	r3, [r7, #19]
 80067aa:	2b29      	cmp	r3, #41	; 0x29
 80067ac:	d10a      	bne.n	80067c4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2221      	movs	r2, #33	; 0x21
 80067b2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	2228      	movs	r2, #40	; 0x28
 80067b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80067bc:	6978      	ldr	r0, [r7, #20]
 80067be:	f7fe fdf3 	bl	80053a8 <HAL_I2C_SlaveTxCpltCallback>
 80067c2:	e00c      	b.n	80067de <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80067c4:	7cfb      	ldrb	r3, [r7, #19]
 80067c6:	2b2a      	cmp	r3, #42	; 0x2a
 80067c8:	d109      	bne.n	80067de <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	2222      	movs	r2, #34	; 0x22
 80067ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80067d0:	697b      	ldr	r3, [r7, #20]
 80067d2:	2228      	movs	r2, #40	; 0x28
 80067d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80067d8:	6978      	ldr	r0, [r7, #20]
 80067da:	f7fe fdef 	bl	80053bc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	685a      	ldr	r2, [r3, #4]
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80067ec:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80067ee:	e06a      	b.n	80068c6 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d064      	beq.n	80068c6 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80067fc:	697b      	ldr	r3, [r7, #20]
 80067fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006800:	b29b      	uxth	r3, r3
 8006802:	2b01      	cmp	r3, #1
 8006804:	d107      	bne.n	8006816 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006814:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	685a      	ldr	r2, [r3, #4]
 800681c:	697b      	ldr	r3, [r7, #20]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006824:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800682c:	d009      	beq.n	8006842 <I2C_DMAXferCplt+0x11e>
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	2b08      	cmp	r3, #8
 8006832:	d006      	beq.n	8006842 <I2C_DMAXferCplt+0x11e>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800683a:	d002      	beq.n	8006842 <I2C_DMAXferCplt+0x11e>
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2b20      	cmp	r3, #32
 8006840:	d107      	bne.n	8006852 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006850:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006860:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006870:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8006872:	697b      	ldr	r3, [r7, #20]
 8006874:	2200      	movs	r2, #0
 8006876:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006878:	697b      	ldr	r3, [r7, #20]
 800687a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687c:	2b00      	cmp	r3, #0
 800687e:	d003      	beq.n	8006888 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8006880:	6978      	ldr	r0, [r7, #20]
 8006882:	f7fe fdd1 	bl	8005428 <HAL_I2C_ErrorCallback>
}
 8006886:	e01e      	b.n	80068c6 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8006888:	697b      	ldr	r3, [r7, #20]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006896:	b2db      	uxtb	r3, r3
 8006898:	2b40      	cmp	r3, #64	; 0x40
 800689a:	d10a      	bne.n	80068b2 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	2200      	movs	r2, #0
 80068a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	2200      	movs	r2, #0
 80068a8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80068aa:	6978      	ldr	r0, [r7, #20]
 80068ac:	f7fe fdb2 	bl	8005414 <HAL_I2C_MemRxCpltCallback>
}
 80068b0:	e009      	b.n	80068c6 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	2212      	movs	r2, #18
 80068be:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80068c0:	6978      	ldr	r0, [r7, #20]
 80068c2:	f7fe fd67 	bl	8005394 <HAL_I2C_MasterRxCpltCallback>
}
 80068c6:	bf00      	nop
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}

080068ce <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80068ce:	b580      	push	{r7, lr}
 80068d0:	b084      	sub	sp, #16
 80068d2:	af00      	add	r7, sp, #0
 80068d4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068da:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d003      	beq.n	80068ec <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e8:	2200      	movs	r2, #0
 80068ea:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f8:	2200      	movs	r2, #0
 80068fa:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f7fd fe01 	bl	8004504 <HAL_DMA_GetError>
 8006902:	4603      	mov	r3, r0
 8006904:	2b02      	cmp	r3, #2
 8006906:	d01b      	beq.n	8006940 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006916:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2200      	movs	r2, #0
 800691c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2220      	movs	r2, #32
 8006922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006932:	f043 0210 	orr.w	r2, r3, #16
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	f7fe fd74 	bl	8005428 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006940:	bf00      	nop
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b086      	sub	sp, #24
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006950:	2300      	movs	r3, #0
 8006952:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006958:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006960:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006962:	4b4b      	ldr	r3, [pc, #300]	; (8006a90 <I2C_DMAAbort+0x148>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	08db      	lsrs	r3, r3, #3
 8006968:	4a4a      	ldr	r2, [pc, #296]	; (8006a94 <I2C_DMAAbort+0x14c>)
 800696a:	fba2 2303 	umull	r2, r3, r2, r3
 800696e:	0a1a      	lsrs	r2, r3, #8
 8006970:	4613      	mov	r3, r2
 8006972:	009b      	lsls	r3, r3, #2
 8006974:	4413      	add	r3, r2
 8006976:	00da      	lsls	r2, r3, #3
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d106      	bne.n	8006990 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006986:	f043 0220 	orr.w	r2, r3, #32
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800698e:	e00a      	b.n	80069a6 <I2C_DMAAbort+0x5e>
    }
    count--;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	3b01      	subs	r3, #1
 8006994:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069a4:	d0ea      	beq.n	800697c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d003      	beq.n	80069b6 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069b2:	2200      	movs	r2, #0
 80069b4:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d003      	beq.n	80069c6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069c2:	2200      	movs	r2, #0
 80069c4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069d4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	2200      	movs	r2, #0
 80069da:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d003      	beq.n	80069ec <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069e8:	2200      	movs	r2, #0
 80069ea:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d003      	beq.n	80069fc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80069f4:	697b      	ldr	r3, [r7, #20]
 80069f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069f8:	2200      	movs	r2, #0
 80069fa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681a      	ldr	r2, [r3, #0]
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0201 	bic.w	r2, r2, #1
 8006a0a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	2b60      	cmp	r3, #96	; 0x60
 8006a16:	d10e      	bne.n	8006a36 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	2220      	movs	r2, #32
 8006a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	2200      	movs	r2, #0
 8006a24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006a2e:	6978      	ldr	r0, [r7, #20]
 8006a30:	f7fe fd04 	bl	800543c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006a34:	e027      	b.n	8006a86 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a36:	7cfb      	ldrb	r3, [r7, #19]
 8006a38:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006a3c:	2b28      	cmp	r3, #40	; 0x28
 8006a3e:	d117      	bne.n	8006a70 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f042 0201 	orr.w	r2, r2, #1
 8006a4e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a5e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	2200      	movs	r2, #0
 8006a64:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2228      	movs	r2, #40	; 0x28
 8006a6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006a6e:	e007      	b.n	8006a80 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2220      	movs	r2, #32
 8006a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006a80:	6978      	ldr	r0, [r7, #20]
 8006a82:	f7fe fcd1 	bl	8005428 <HAL_I2C_ErrorCallback>
}
 8006a86:	bf00      	nop
 8006a88:	3718      	adds	r7, #24
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}
 8006a8e:	bf00      	nop
 8006a90:	20000004 	.word	0x20000004
 8006a94:	14f8b589 	.word	0x14f8b589

08006a98 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006aa4:	4b13      	ldr	r3, [pc, #76]	; (8006af4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	08db      	lsrs	r3, r3, #3
 8006aaa:	4a13      	ldr	r2, [pc, #76]	; (8006af8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006aac:	fba2 2303 	umull	r2, r3, r2, r3
 8006ab0:	0a1a      	lsrs	r2, r3, #8
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	4413      	add	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	3b01      	subs	r3, #1
 8006abe:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d107      	bne.n	8006ad6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aca:	f043 0220 	orr.w	r2, r3, #32
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e008      	b.n	8006ae8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ae0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ae4:	d0e9      	beq.n	8006aba <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr
 8006af4:	20000004 	.word	0x20000004
 8006af8:	14f8b589 	.word	0x14f8b589

08006afc <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b08:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006b0c:	d103      	bne.n	8006b16 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006b14:	e007      	b.n	8006b26 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b1a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006b1e:	d102      	bne.n	8006b26 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2208      	movs	r2, #8
 8006b24:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8006b26:	bf00      	nop
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr
	...

08006b34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d101      	bne.n	8006b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e0cc      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b48:	4b68      	ldr	r3, [pc, #416]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0307 	and.w	r3, r3, #7
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d90c      	bls.n	8006b70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b56:	4b65      	ldr	r3, [pc, #404]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	b2d2      	uxtb	r2, r2
 8006b5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b5e:	4b63      	ldr	r3, [pc, #396]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 0307 	and.w	r3, r3, #7
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d001      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e0b8      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0302 	and.w	r3, r3, #2
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d020      	beq.n	8006bbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f003 0304 	and.w	r3, r3, #4
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d005      	beq.n	8006b94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b88:	4b59      	ldr	r3, [pc, #356]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	4a58      	ldr	r2, [pc, #352]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0308 	and.w	r3, r3, #8
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d005      	beq.n	8006bac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ba0:	4b53      	ldr	r3, [pc, #332]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	4a52      	ldr	r2, [pc, #328]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006baa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bac:	4b50      	ldr	r3, [pc, #320]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	494d      	ldr	r1, [pc, #308]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d044      	beq.n	8006c54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	2b01      	cmp	r3, #1
 8006bd0:	d107      	bne.n	8006be2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bd2:	4b47      	ldr	r3, [pc, #284]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d119      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e07f      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d003      	beq.n	8006bf2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006bee:	2b03      	cmp	r3, #3
 8006bf0:	d107      	bne.n	8006c02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bf2:	4b3f      	ldr	r3, [pc, #252]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d109      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e06f      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c02:	4b3b      	ldr	r3, [pc, #236]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0302 	and.w	r3, r3, #2
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d101      	bne.n	8006c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c0e:	2301      	movs	r3, #1
 8006c10:	e067      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c12:	4b37      	ldr	r3, [pc, #220]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f023 0203 	bic.w	r2, r3, #3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	4934      	ldr	r1, [pc, #208]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c24:	f7fb fdfc 	bl	8002820 <HAL_GetTick>
 8006c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c2a:	e00a      	b.n	8006c42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c2c:	f7fb fdf8 	bl	8002820 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c3a:	4293      	cmp	r3, r2
 8006c3c:	d901      	bls.n	8006c42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c3e:	2303      	movs	r3, #3
 8006c40:	e04f      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c42:	4b2b      	ldr	r3, [pc, #172]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f003 020c 	and.w	r2, r3, #12
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d1eb      	bne.n	8006c2c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c54:	4b25      	ldr	r3, [pc, #148]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0307 	and.w	r3, r3, #7
 8006c5c:	683a      	ldr	r2, [r7, #0]
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d20c      	bcs.n	8006c7c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c62:	4b22      	ldr	r3, [pc, #136]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	b2d2      	uxtb	r2, r2
 8006c68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c6a:	4b20      	ldr	r3, [pc, #128]	; (8006cec <HAL_RCC_ClockConfig+0x1b8>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0307 	and.w	r3, r3, #7
 8006c72:	683a      	ldr	r2, [r7, #0]
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d001      	beq.n	8006c7c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e032      	b.n	8006ce2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d008      	beq.n	8006c9a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c88:	4b19      	ldr	r3, [pc, #100]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c8a:	689b      	ldr	r3, [r3, #8]
 8006c8c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	4916      	ldr	r1, [pc, #88]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006c96:	4313      	orrs	r3, r2
 8006c98:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0308 	and.w	r3, r3, #8
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d009      	beq.n	8006cba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ca6:	4b12      	ldr	r3, [pc, #72]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006ca8:	689b      	ldr	r3, [r3, #8]
 8006caa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	00db      	lsls	r3, r3, #3
 8006cb4:	490e      	ldr	r1, [pc, #56]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cba:	f000 f821 	bl	8006d00 <HAL_RCC_GetSysClockFreq>
 8006cbe:	4602      	mov	r2, r0
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc2:	689b      	ldr	r3, [r3, #8]
 8006cc4:	091b      	lsrs	r3, r3, #4
 8006cc6:	f003 030f 	and.w	r3, r3, #15
 8006cca:	490a      	ldr	r1, [pc, #40]	; (8006cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8006ccc:	5ccb      	ldrb	r3, [r1, r3]
 8006cce:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd2:	4a09      	ldr	r2, [pc, #36]	; (8006cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8006cd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006cd6:	4b09      	ldr	r3, [pc, #36]	; (8006cfc <HAL_RCC_ClockConfig+0x1c8>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fb fd5c 	bl	8002798 <HAL_InitTick>

  return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	40023c00 	.word	0x40023c00
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	08009364 	.word	0x08009364
 8006cf8:	20000004 	.word	0x20000004
 8006cfc:	20000008 	.word	0x20000008

08006d00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d00:	b5b0      	push	{r4, r5, r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006d06:	2100      	movs	r1, #0
 8006d08:	6079      	str	r1, [r7, #4]
 8006d0a:	2100      	movs	r1, #0
 8006d0c:	60f9      	str	r1, [r7, #12]
 8006d0e:	2100      	movs	r1, #0
 8006d10:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006d12:	2100      	movs	r1, #0
 8006d14:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d16:	4952      	ldr	r1, [pc, #328]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d18:	6889      	ldr	r1, [r1, #8]
 8006d1a:	f001 010c 	and.w	r1, r1, #12
 8006d1e:	2908      	cmp	r1, #8
 8006d20:	d00d      	beq.n	8006d3e <HAL_RCC_GetSysClockFreq+0x3e>
 8006d22:	2908      	cmp	r1, #8
 8006d24:	f200 8094 	bhi.w	8006e50 <HAL_RCC_GetSysClockFreq+0x150>
 8006d28:	2900      	cmp	r1, #0
 8006d2a:	d002      	beq.n	8006d32 <HAL_RCC_GetSysClockFreq+0x32>
 8006d2c:	2904      	cmp	r1, #4
 8006d2e:	d003      	beq.n	8006d38 <HAL_RCC_GetSysClockFreq+0x38>
 8006d30:	e08e      	b.n	8006e50 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d32:	4b4c      	ldr	r3, [pc, #304]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x164>)
 8006d34:	60bb      	str	r3, [r7, #8]
       break;
 8006d36:	e08e      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d38:	4b4b      	ldr	r3, [pc, #300]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d3a:	60bb      	str	r3, [r7, #8]
      break;
 8006d3c:	e08b      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d3e:	4948      	ldr	r1, [pc, #288]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d40:	6849      	ldr	r1, [r1, #4]
 8006d42:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8006d46:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d48:	4945      	ldr	r1, [pc, #276]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d4a:	6849      	ldr	r1, [r1, #4]
 8006d4c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8006d50:	2900      	cmp	r1, #0
 8006d52:	d024      	beq.n	8006d9e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d54:	4942      	ldr	r1, [pc, #264]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006d56:	6849      	ldr	r1, [r1, #4]
 8006d58:	0989      	lsrs	r1, r1, #6
 8006d5a:	4608      	mov	r0, r1
 8006d5c:	f04f 0100 	mov.w	r1, #0
 8006d60:	f240 14ff 	movw	r4, #511	; 0x1ff
 8006d64:	f04f 0500 	mov.w	r5, #0
 8006d68:	ea00 0204 	and.w	r2, r0, r4
 8006d6c:	ea01 0305 	and.w	r3, r1, r5
 8006d70:	493d      	ldr	r1, [pc, #244]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d72:	fb01 f003 	mul.w	r0, r1, r3
 8006d76:	2100      	movs	r1, #0
 8006d78:	fb01 f102 	mul.w	r1, r1, r2
 8006d7c:	1844      	adds	r4, r0, r1
 8006d7e:	493a      	ldr	r1, [pc, #232]	; (8006e68 <HAL_RCC_GetSysClockFreq+0x168>)
 8006d80:	fba2 0101 	umull	r0, r1, r2, r1
 8006d84:	1863      	adds	r3, r4, r1
 8006d86:	4619      	mov	r1, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	461a      	mov	r2, r3
 8006d8c:	f04f 0300 	mov.w	r3, #0
 8006d90:	f7f9 febc 	bl	8000b0c <__aeabi_uldivmod>
 8006d94:	4602      	mov	r2, r0
 8006d96:	460b      	mov	r3, r1
 8006d98:	4613      	mov	r3, r2
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	e04a      	b.n	8006e34 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d9e:	4b30      	ldr	r3, [pc, #192]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	099b      	lsrs	r3, r3, #6
 8006da4:	461a      	mov	r2, r3
 8006da6:	f04f 0300 	mov.w	r3, #0
 8006daa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006dae:	f04f 0100 	mov.w	r1, #0
 8006db2:	ea02 0400 	and.w	r4, r2, r0
 8006db6:	ea03 0501 	and.w	r5, r3, r1
 8006dba:	4620      	mov	r0, r4
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	f04f 0300 	mov.w	r3, #0
 8006dc6:	014b      	lsls	r3, r1, #5
 8006dc8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006dcc:	0142      	lsls	r2, r0, #5
 8006dce:	4610      	mov	r0, r2
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	1b00      	subs	r0, r0, r4
 8006dd4:	eb61 0105 	sbc.w	r1, r1, r5
 8006dd8:	f04f 0200 	mov.w	r2, #0
 8006ddc:	f04f 0300 	mov.w	r3, #0
 8006de0:	018b      	lsls	r3, r1, #6
 8006de2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006de6:	0182      	lsls	r2, r0, #6
 8006de8:	1a12      	subs	r2, r2, r0
 8006dea:	eb63 0301 	sbc.w	r3, r3, r1
 8006dee:	f04f 0000 	mov.w	r0, #0
 8006df2:	f04f 0100 	mov.w	r1, #0
 8006df6:	00d9      	lsls	r1, r3, #3
 8006df8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006dfc:	00d0      	lsls	r0, r2, #3
 8006dfe:	4602      	mov	r2, r0
 8006e00:	460b      	mov	r3, r1
 8006e02:	1912      	adds	r2, r2, r4
 8006e04:	eb45 0303 	adc.w	r3, r5, r3
 8006e08:	f04f 0000 	mov.w	r0, #0
 8006e0c:	f04f 0100 	mov.w	r1, #0
 8006e10:	0299      	lsls	r1, r3, #10
 8006e12:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006e16:	0290      	lsls	r0, r2, #10
 8006e18:	4602      	mov	r2, r0
 8006e1a:	460b      	mov	r3, r1
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	461a      	mov	r2, r3
 8006e24:	f04f 0300 	mov.w	r3, #0
 8006e28:	f7f9 fe70 	bl	8000b0c <__aeabi_uldivmod>
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	460b      	mov	r3, r1
 8006e30:	4613      	mov	r3, r2
 8006e32:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e34:	4b0a      	ldr	r3, [pc, #40]	; (8006e60 <HAL_RCC_GetSysClockFreq+0x160>)
 8006e36:	685b      	ldr	r3, [r3, #4]
 8006e38:	0c1b      	lsrs	r3, r3, #16
 8006e3a:	f003 0303 	and.w	r3, r3, #3
 8006e3e:	3301      	adds	r3, #1
 8006e40:	005b      	lsls	r3, r3, #1
 8006e42:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4c:	60bb      	str	r3, [r7, #8]
      break;
 8006e4e:	e002      	b.n	8006e56 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e50:	4b04      	ldr	r3, [pc, #16]	; (8006e64 <HAL_RCC_GetSysClockFreq+0x164>)
 8006e52:	60bb      	str	r3, [r7, #8]
      break;
 8006e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e56:	68bb      	ldr	r3, [r7, #8]
}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	3710      	adds	r7, #16
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bdb0      	pop	{r4, r5, r7, pc}
 8006e60:	40023800 	.word	0x40023800
 8006e64:	00f42400 	.word	0x00f42400
 8006e68:	017d7840 	.word	0x017d7840

08006e6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e70:	4b03      	ldr	r3, [pc, #12]	; (8006e80 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e72:	681b      	ldr	r3, [r3, #0]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	46bd      	mov	sp, r7
 8006e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7c:	4770      	bx	lr
 8006e7e:	bf00      	nop
 8006e80:	20000004 	.word	0x20000004

08006e84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e88:	f7ff fff0 	bl	8006e6c <HAL_RCC_GetHCLKFreq>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e90:	689b      	ldr	r3, [r3, #8]
 8006e92:	0a9b      	lsrs	r3, r3, #10
 8006e94:	f003 0307 	and.w	r3, r3, #7
 8006e98:	4903      	ldr	r1, [pc, #12]	; (8006ea8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e9a:	5ccb      	ldrb	r3, [r1, r3]
 8006e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	40023800 	.word	0x40023800
 8006ea8:	08009374 	.word	0x08009374

08006eac <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b086      	sub	sp, #24
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e270      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d075      	beq.n	8006fb6 <HAL_RCC_OscConfig+0x10a>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006eca:	4ba3      	ldr	r3, [pc, #652]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f003 030c 	and.w	r3, r3, #12
 8006ed2:	2b04      	cmp	r3, #4
 8006ed4:	d00c      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ed6:	4ba0      	ldr	r3, [pc, #640]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006ede:	2b08      	cmp	r3, #8
 8006ee0:	d112      	bne.n	8006f08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ee2:	4b9d      	ldr	r3, [pc, #628]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006eee:	d10b      	bne.n	8006f08 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ef0:	4b99      	ldr	r3, [pc, #612]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d05b      	beq.n	8006fb4 <HAL_RCC_OscConfig+0x108>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d157      	bne.n	8006fb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e24b      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f10:	d106      	bne.n	8006f20 <HAL_RCC_OscConfig+0x74>
 8006f12:	4b91      	ldr	r3, [pc, #580]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4a90      	ldr	r2, [pc, #576]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f18:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f1c:	6013      	str	r3, [r2, #0]
 8006f1e:	e01d      	b.n	8006f5c <HAL_RCC_OscConfig+0xb0>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	685b      	ldr	r3, [r3, #4]
 8006f24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f28:	d10c      	bne.n	8006f44 <HAL_RCC_OscConfig+0x98>
 8006f2a:	4b8b      	ldr	r3, [pc, #556]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a8a      	ldr	r2, [pc, #552]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f34:	6013      	str	r3, [r2, #0]
 8006f36:	4b88      	ldr	r3, [pc, #544]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a87      	ldr	r2, [pc, #540]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f40:	6013      	str	r3, [r2, #0]
 8006f42:	e00b      	b.n	8006f5c <HAL_RCC_OscConfig+0xb0>
 8006f44:	4b84      	ldr	r3, [pc, #528]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a83      	ldr	r2, [pc, #524]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f4a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f4e:	6013      	str	r3, [r2, #0]
 8006f50:	4b81      	ldr	r3, [pc, #516]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a80      	ldr	r2, [pc, #512]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f56:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d013      	beq.n	8006f8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f64:	f7fb fc5c 	bl	8002820 <HAL_GetTick>
 8006f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f6a:	e008      	b.n	8006f7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f6c:	f7fb fc58 	bl	8002820 <HAL_GetTick>
 8006f70:	4602      	mov	r2, r0
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	1ad3      	subs	r3, r2, r3
 8006f76:	2b64      	cmp	r3, #100	; 0x64
 8006f78:	d901      	bls.n	8006f7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f7a:	2303      	movs	r3, #3
 8006f7c:	e210      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f7e:	4b76      	ldr	r3, [pc, #472]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d0f0      	beq.n	8006f6c <HAL_RCC_OscConfig+0xc0>
 8006f8a:	e014      	b.n	8006fb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f8c:	f7fb fc48 	bl	8002820 <HAL_GetTick>
 8006f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f92:	e008      	b.n	8006fa6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f94:	f7fb fc44 	bl	8002820 <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	2b64      	cmp	r3, #100	; 0x64
 8006fa0:	d901      	bls.n	8006fa6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e1fc      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fa6:	4b6c      	ldr	r3, [pc, #432]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d1f0      	bne.n	8006f94 <HAL_RCC_OscConfig+0xe8>
 8006fb2:	e000      	b.n	8006fb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d063      	beq.n	800708a <HAL_RCC_OscConfig+0x1de>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006fc2:	4b65      	ldr	r3, [pc, #404]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 030c 	and.w	r3, r3, #12
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00b      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fce:	4b62      	ldr	r3, [pc, #392]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006fd0:	689b      	ldr	r3, [r3, #8]
 8006fd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006fd6:	2b08      	cmp	r3, #8
 8006fd8:	d11c      	bne.n	8007014 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fda:	4b5f      	ldr	r3, [pc, #380]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d116      	bne.n	8007014 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fe6:	4b5c      	ldr	r3, [pc, #368]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f003 0302 	and.w	r3, r3, #2
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d005      	beq.n	8006ffe <HAL_RCC_OscConfig+0x152>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	d001      	beq.n	8006ffe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	e1d0      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006ffe:	4b56      	ldr	r3, [pc, #344]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	00db      	lsls	r3, r3, #3
 800700c:	4952      	ldr	r1, [pc, #328]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 800700e:	4313      	orrs	r3, r2
 8007010:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007012:	e03a      	b.n	800708a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d020      	beq.n	800705e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800701c:	4b4f      	ldr	r3, [pc, #316]	; (800715c <HAL_RCC_OscConfig+0x2b0>)
 800701e:	2201      	movs	r2, #1
 8007020:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007022:	f7fb fbfd 	bl	8002820 <HAL_GetTick>
 8007026:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007028:	e008      	b.n	800703c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800702a:	f7fb fbf9 	bl	8002820 <HAL_GetTick>
 800702e:	4602      	mov	r2, r0
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	1ad3      	subs	r3, r2, r3
 8007034:	2b02      	cmp	r3, #2
 8007036:	d901      	bls.n	800703c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007038:	2303      	movs	r3, #3
 800703a:	e1b1      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800703c:	4b46      	ldr	r3, [pc, #280]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d0f0      	beq.n	800702a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007048:	4b43      	ldr	r3, [pc, #268]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	00db      	lsls	r3, r3, #3
 8007056:	4940      	ldr	r1, [pc, #256]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8007058:	4313      	orrs	r3, r2
 800705a:	600b      	str	r3, [r1, #0]
 800705c:	e015      	b.n	800708a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800705e:	4b3f      	ldr	r3, [pc, #252]	; (800715c <HAL_RCC_OscConfig+0x2b0>)
 8007060:	2200      	movs	r2, #0
 8007062:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007064:	f7fb fbdc 	bl	8002820 <HAL_GetTick>
 8007068:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800706a:	e008      	b.n	800707e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800706c:	f7fb fbd8 	bl	8002820 <HAL_GetTick>
 8007070:	4602      	mov	r2, r0
 8007072:	693b      	ldr	r3, [r7, #16]
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	2b02      	cmp	r3, #2
 8007078:	d901      	bls.n	800707e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e190      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800707e:	4b36      	ldr	r3, [pc, #216]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f003 0302 	and.w	r3, r3, #2
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1f0      	bne.n	800706c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0308 	and.w	r3, r3, #8
 8007092:	2b00      	cmp	r3, #0
 8007094:	d030      	beq.n	80070f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d016      	beq.n	80070cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800709e:	4b30      	ldr	r3, [pc, #192]	; (8007160 <HAL_RCC_OscConfig+0x2b4>)
 80070a0:	2201      	movs	r2, #1
 80070a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070a4:	f7fb fbbc 	bl	8002820 <HAL_GetTick>
 80070a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070aa:	e008      	b.n	80070be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070ac:	f7fb fbb8 	bl	8002820 <HAL_GetTick>
 80070b0:	4602      	mov	r2, r0
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	2b02      	cmp	r3, #2
 80070b8:	d901      	bls.n	80070be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e170      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070be:	4b26      	ldr	r3, [pc, #152]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 80070c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070c2:	f003 0302 	and.w	r3, r3, #2
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d0f0      	beq.n	80070ac <HAL_RCC_OscConfig+0x200>
 80070ca:	e015      	b.n	80070f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070cc:	4b24      	ldr	r3, [pc, #144]	; (8007160 <HAL_RCC_OscConfig+0x2b4>)
 80070ce:	2200      	movs	r2, #0
 80070d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070d2:	f7fb fba5 	bl	8002820 <HAL_GetTick>
 80070d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070d8:	e008      	b.n	80070ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80070da:	f7fb fba1 	bl	8002820 <HAL_GetTick>
 80070de:	4602      	mov	r2, r0
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	1ad3      	subs	r3, r2, r3
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d901      	bls.n	80070ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80070e8:	2303      	movs	r3, #3
 80070ea:	e159      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070ec:	4b1a      	ldr	r3, [pc, #104]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 80070ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070f0:	f003 0302 	and.w	r3, r3, #2
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1f0      	bne.n	80070da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0304 	and.w	r3, r3, #4
 8007100:	2b00      	cmp	r3, #0
 8007102:	f000 80a0 	beq.w	8007246 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007106:	2300      	movs	r3, #0
 8007108:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800710a:	4b13      	ldr	r3, [pc, #76]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d10f      	bne.n	8007136 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007116:	2300      	movs	r3, #0
 8007118:	60bb      	str	r3, [r7, #8]
 800711a:	4b0f      	ldr	r3, [pc, #60]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 800711c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711e:	4a0e      	ldr	r2, [pc, #56]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8007120:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007124:	6413      	str	r3, [r2, #64]	; 0x40
 8007126:	4b0c      	ldr	r3, [pc, #48]	; (8007158 <HAL_RCC_OscConfig+0x2ac>)
 8007128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800712e:	60bb      	str	r3, [r7, #8]
 8007130:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007132:	2301      	movs	r3, #1
 8007134:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007136:	4b0b      	ldr	r3, [pc, #44]	; (8007164 <HAL_RCC_OscConfig+0x2b8>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800713e:	2b00      	cmp	r3, #0
 8007140:	d121      	bne.n	8007186 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007142:	4b08      	ldr	r3, [pc, #32]	; (8007164 <HAL_RCC_OscConfig+0x2b8>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a07      	ldr	r2, [pc, #28]	; (8007164 <HAL_RCC_OscConfig+0x2b8>)
 8007148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800714c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800714e:	f7fb fb67 	bl	8002820 <HAL_GetTick>
 8007152:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007154:	e011      	b.n	800717a <HAL_RCC_OscConfig+0x2ce>
 8007156:	bf00      	nop
 8007158:	40023800 	.word	0x40023800
 800715c:	42470000 	.word	0x42470000
 8007160:	42470e80 	.word	0x42470e80
 8007164:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007168:	f7fb fb5a 	bl	8002820 <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	2b02      	cmp	r3, #2
 8007174:	d901      	bls.n	800717a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e112      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800717a:	4b8b      	ldr	r3, [pc, #556]	; (80073a8 <HAL_RCC_OscConfig+0x4fc>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007182:	2b00      	cmp	r3, #0
 8007184:	d0f0      	beq.n	8007168 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	2b01      	cmp	r3, #1
 800718c:	d106      	bne.n	800719c <HAL_RCC_OscConfig+0x2f0>
 800718e:	4b87      	ldr	r3, [pc, #540]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 8007190:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007192:	4a86      	ldr	r2, [pc, #536]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 8007194:	f043 0301 	orr.w	r3, r3, #1
 8007198:	6713      	str	r3, [r2, #112]	; 0x70
 800719a:	e01c      	b.n	80071d6 <HAL_RCC_OscConfig+0x32a>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	2b05      	cmp	r3, #5
 80071a2:	d10c      	bne.n	80071be <HAL_RCC_OscConfig+0x312>
 80071a4:	4b81      	ldr	r3, [pc, #516]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071a8:	4a80      	ldr	r2, [pc, #512]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071aa:	f043 0304 	orr.w	r3, r3, #4
 80071ae:	6713      	str	r3, [r2, #112]	; 0x70
 80071b0:	4b7e      	ldr	r3, [pc, #504]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071b4:	4a7d      	ldr	r2, [pc, #500]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071b6:	f043 0301 	orr.w	r3, r3, #1
 80071ba:	6713      	str	r3, [r2, #112]	; 0x70
 80071bc:	e00b      	b.n	80071d6 <HAL_RCC_OscConfig+0x32a>
 80071be:	4b7b      	ldr	r3, [pc, #492]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071c2:	4a7a      	ldr	r2, [pc, #488]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071c4:	f023 0301 	bic.w	r3, r3, #1
 80071c8:	6713      	str	r3, [r2, #112]	; 0x70
 80071ca:	4b78      	ldr	r3, [pc, #480]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071ce:	4a77      	ldr	r2, [pc, #476]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071d0:	f023 0304 	bic.w	r3, r3, #4
 80071d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d015      	beq.n	800720a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071de:	f7fb fb1f 	bl	8002820 <HAL_GetTick>
 80071e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071e4:	e00a      	b.n	80071fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071e6:	f7fb fb1b 	bl	8002820 <HAL_GetTick>
 80071ea:	4602      	mov	r2, r0
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d901      	bls.n	80071fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80071f8:	2303      	movs	r3, #3
 80071fa:	e0d1      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071fc:	4b6b      	ldr	r3, [pc, #428]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80071fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d0ee      	beq.n	80071e6 <HAL_RCC_OscConfig+0x33a>
 8007208:	e014      	b.n	8007234 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800720a:	f7fb fb09 	bl	8002820 <HAL_GetTick>
 800720e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007210:	e00a      	b.n	8007228 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007212:	f7fb fb05 	bl	8002820 <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007220:	4293      	cmp	r3, r2
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e0bb      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007228:	4b60      	ldr	r3, [pc, #384]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 800722a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800722c:	f003 0302 	and.w	r3, r3, #2
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1ee      	bne.n	8007212 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007234:	7dfb      	ldrb	r3, [r7, #23]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d105      	bne.n	8007246 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800723a:	4b5c      	ldr	r3, [pc, #368]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 800723c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723e:	4a5b      	ldr	r2, [pc, #364]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 8007240:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007244:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	2b00      	cmp	r3, #0
 800724c:	f000 80a7 	beq.w	800739e <HAL_RCC_OscConfig+0x4f2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007250:	4b56      	ldr	r3, [pc, #344]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f003 030c 	and.w	r3, r3, #12
 8007258:	2b08      	cmp	r3, #8
 800725a:	d060      	beq.n	800731e <HAL_RCC_OscConfig+0x472>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	2b02      	cmp	r3, #2
 8007262:	d145      	bne.n	80072f0 <HAL_RCC_OscConfig+0x444>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007264:	4b52      	ldr	r3, [pc, #328]	; (80073b0 <HAL_RCC_OscConfig+0x504>)
 8007266:	2200      	movs	r2, #0
 8007268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800726a:	f7fb fad9 	bl	8002820 <HAL_GetTick>
 800726e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007270:	e008      	b.n	8007284 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007272:	f7fb fad5 	bl	8002820 <HAL_GetTick>
 8007276:	4602      	mov	r2, r0
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	2b02      	cmp	r3, #2
 800727e:	d901      	bls.n	8007284 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007280:	2303      	movs	r3, #3
 8007282:	e08d      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007284:	4b49      	ldr	r3, [pc, #292]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d1f0      	bne.n	8007272 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	69da      	ldr	r2, [r3, #28]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	6a1b      	ldr	r3, [r3, #32]
 8007298:	431a      	orrs	r2, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729e:	019b      	lsls	r3, r3, #6
 80072a0:	431a      	orrs	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072a6:	085b      	lsrs	r3, r3, #1
 80072a8:	3b01      	subs	r3, #1
 80072aa:	041b      	lsls	r3, r3, #16
 80072ac:	431a      	orrs	r2, r3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072b2:	061b      	lsls	r3, r3, #24
 80072b4:	431a      	orrs	r2, r3
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ba:	071b      	lsls	r3, r3, #28
 80072bc:	493b      	ldr	r1, [pc, #236]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072c2:	4b3b      	ldr	r3, [pc, #236]	; (80073b0 <HAL_RCC_OscConfig+0x504>)
 80072c4:	2201      	movs	r2, #1
 80072c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c8:	f7fb faaa 	bl	8002820 <HAL_GetTick>
 80072cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ce:	e008      	b.n	80072e2 <HAL_RCC_OscConfig+0x436>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072d0:	f7fb faa6 	bl	8002820 <HAL_GetTick>
 80072d4:	4602      	mov	r2, r0
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	1ad3      	subs	r3, r2, r3
 80072da:	2b02      	cmp	r3, #2
 80072dc:	d901      	bls.n	80072e2 <HAL_RCC_OscConfig+0x436>
          {
            return HAL_TIMEOUT;
 80072de:	2303      	movs	r3, #3
 80072e0:	e05e      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072e2:	4b32      	ldr	r3, [pc, #200]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d0f0      	beq.n	80072d0 <HAL_RCC_OscConfig+0x424>
 80072ee:	e056      	b.n	800739e <HAL_RCC_OscConfig+0x4f2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072f0:	4b2f      	ldr	r3, [pc, #188]	; (80073b0 <HAL_RCC_OscConfig+0x504>)
 80072f2:	2200      	movs	r2, #0
 80072f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f6:	f7fb fa93 	bl	8002820 <HAL_GetTick>
 80072fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072fc:	e008      	b.n	8007310 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80072fe:	f7fb fa8f 	bl	8002820 <HAL_GetTick>
 8007302:	4602      	mov	r2, r0
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	2b02      	cmp	r3, #2
 800730a:	d901      	bls.n	8007310 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e047      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007310:	4b26      	ldr	r3, [pc, #152]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1f0      	bne.n	80072fe <HAL_RCC_OscConfig+0x452>
 800731c:	e03f      	b.n	800739e <HAL_RCC_OscConfig+0x4f2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	699b      	ldr	r3, [r3, #24]
 8007322:	2b01      	cmp	r3, #1
 8007324:	d101      	bne.n	800732a <HAL_RCC_OscConfig+0x47e>
      {
        return HAL_ERROR;
 8007326:	2301      	movs	r3, #1
 8007328:	e03a      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800732a:	4b20      	ldr	r3, [pc, #128]	; (80073ac <HAL_RCC_OscConfig+0x500>)
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	2b01      	cmp	r3, #1
 8007336:	d030      	beq.n	800739a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007342:	429a      	cmp	r2, r3
 8007344:	d129      	bne.n	800739a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007350:	429a      	cmp	r2, r3
 8007352:	d122      	bne.n	800739a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800735a:	4013      	ands	r3, r2
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007360:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007362:	4293      	cmp	r3, r2
 8007364:	d119      	bne.n	800739a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007370:	085b      	lsrs	r3, r3, #1
 8007372:	3b01      	subs	r3, #1
 8007374:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007376:	429a      	cmp	r2, r3
 8007378:	d10f      	bne.n	800739a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007384:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007386:	429a      	cmp	r2, r3
 8007388:	d107      	bne.n	800739a <HAL_RCC_OscConfig+0x4ee>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007394:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007396:	429a      	cmp	r2, r3
 8007398:	d001      	beq.n	800739e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e000      	b.n	80073a0 <HAL_RCC_OscConfig+0x4f4>
        }
      }
    }
  }
  return HAL_OK;
 800739e:	2300      	movs	r3, #0
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3718      	adds	r7, #24
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	40007000 	.word	0x40007000
 80073ac:	40023800 	.word	0x40023800
 80073b0:	42470060 	.word	0x42470060

080073b4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	4603      	mov	r3, r0
 80073bc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80073be:	2300      	movs	r3, #0
 80073c0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80073c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80073c6:	2b84      	cmp	r3, #132	; 0x84
 80073c8:	d005      	beq.n	80073d6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80073ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	4413      	add	r3, r2
 80073d2:	3303      	adds	r3, #3
 80073d4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80073d6:	68fb      	ldr	r3, [r7, #12]
}
 80073d8:	4618      	mov	r0, r3
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80073e8:	f000 fb5c 	bl	8007aa4 <vTaskStartScheduler>
  
  return osOK;
 80073ec:	2300      	movs	r3, #0
}
 80073ee:	4618      	mov	r0, r3
 80073f0:	bd80      	pop	{r7, pc}

080073f2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80073f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073f4:	b089      	sub	sp, #36	; 0x24
 80073f6:	af04      	add	r7, sp, #16
 80073f8:	6078      	str	r0, [r7, #4]
 80073fa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	695b      	ldr	r3, [r3, #20]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d020      	beq.n	8007446 <osThreadCreate+0x54>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	699b      	ldr	r3, [r3, #24]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d01c      	beq.n	8007446 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685c      	ldr	r4, [r3, #4]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681d      	ldr	r5, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691e      	ldr	r6, [r3, #16]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800741e:	4618      	mov	r0, r3
 8007420:	f7ff ffc8 	bl	80073b4 <makeFreeRtosPriority>
 8007424:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800742e:	9202      	str	r2, [sp, #8]
 8007430:	9301      	str	r3, [sp, #4]
 8007432:	9100      	str	r1, [sp, #0]
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	4632      	mov	r2, r6
 8007438:	4629      	mov	r1, r5
 800743a:	4620      	mov	r0, r4
 800743c:	f000 f8ed 	bl	800761a <xTaskCreateStatic>
 8007440:	4603      	mov	r3, r0
 8007442:	60fb      	str	r3, [r7, #12]
 8007444:	e01c      	b.n	8007480 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685c      	ldr	r4, [r3, #4]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007452:	b29e      	uxth	r6, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800745a:	4618      	mov	r0, r3
 800745c:	f7ff ffaa 	bl	80073b4 <makeFreeRtosPriority>
 8007460:	4602      	mov	r2, r0
 8007462:	f107 030c 	add.w	r3, r7, #12
 8007466:	9301      	str	r3, [sp, #4]
 8007468:	9200      	str	r2, [sp, #0]
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	4632      	mov	r2, r6
 800746e:	4629      	mov	r1, r5
 8007470:	4620      	mov	r0, r4
 8007472:	f000 f92f 	bl	80076d4 <xTaskCreate>
 8007476:	4603      	mov	r3, r0
 8007478:	2b01      	cmp	r3, #1
 800747a:	d001      	beq.n	8007480 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800747c:	2300      	movs	r3, #0
 800747e:	e000      	b.n	8007482 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007480:	68fb      	ldr	r3, [r7, #12]
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800748a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800748a:	b580      	push	{r7, lr}
 800748c:	b084      	sub	sp, #16
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d001      	beq.n	80074a0 <osDelay+0x16>
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	e000      	b.n	80074a2 <osDelay+0x18>
 80074a0:	2301      	movs	r3, #1
 80074a2:	4618      	mov	r0, r3
 80074a4:	f000 faca 	bl	8007a3c <vTaskDelay>
  
  return osOK;
 80074a8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3710      	adds	r7, #16
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80074b2:	b480      	push	{r7}
 80074b4:	b083      	sub	sp, #12
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f103 0208 	add.w	r2, r3, #8
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f04f 32ff 	mov.w	r2, #4294967295
 80074ca:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f103 0208 	add.w	r2, r3, #8
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f103 0208 	add.w	r2, r3, #8
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80074e6:	bf00      	nop
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr

080074f2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80074f2:	b480      	push	{r7}
 80074f4:	b083      	sub	sp, #12
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800750c:	b480      	push	{r7}
 800750e:	b085      	sub	sp, #20
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685b      	ldr	r3, [r3, #4]
 800751a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	689a      	ldr	r2, [r3, #8]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	689b      	ldr	r3, [r3, #8]
 800752e:	683a      	ldr	r2, [r7, #0]
 8007530:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	683a      	ldr	r2, [r7, #0]
 8007536:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	687a      	ldr	r2, [r7, #4]
 800753c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	1c5a      	adds	r2, r3, #1
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	601a      	str	r2, [r3, #0]
}
 8007548:	bf00      	nop
 800754a:	3714      	adds	r7, #20
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr

08007554 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007554:	b480      	push	{r7}
 8007556:	b085      	sub	sp, #20
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756a:	d103      	bne.n	8007574 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	691b      	ldr	r3, [r3, #16]
 8007570:	60fb      	str	r3, [r7, #12]
 8007572:	e00c      	b.n	800758e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	3308      	adds	r3, #8
 8007578:	60fb      	str	r3, [r7, #12]
 800757a:	e002      	b.n	8007582 <vListInsert+0x2e>
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	60fb      	str	r3, [r7, #12]
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	68ba      	ldr	r2, [r7, #8]
 800758a:	429a      	cmp	r2, r3
 800758c:	d2f6      	bcs.n	800757c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	685a      	ldr	r2, [r3, #4]
 8007592:	683b      	ldr	r3, [r7, #0]
 8007594:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	683a      	ldr	r2, [r7, #0]
 800759c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	68fa      	ldr	r2, [r7, #12]
 80075a2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	1c5a      	adds	r2, r3, #1
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	601a      	str	r2, [r3, #0]
}
 80075ba:	bf00      	nop
 80075bc:	3714      	adds	r7, #20
 80075be:	46bd      	mov	sp, r7
 80075c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c4:	4770      	bx	lr

080075c6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80075c6:	b480      	push	{r7}
 80075c8:	b085      	sub	sp, #20
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	6892      	ldr	r2, [r2, #8]
 80075dc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	687a      	ldr	r2, [r7, #4]
 80075e4:	6852      	ldr	r2, [r2, #4]
 80075e6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	687a      	ldr	r2, [r7, #4]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d103      	bne.n	80075fa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	689a      	ldr	r2, [r3, #8]
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	1e5a      	subs	r2, r3, #1
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
}
 800760e:	4618      	mov	r0, r3
 8007610:	3714      	adds	r7, #20
 8007612:	46bd      	mov	sp, r7
 8007614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007618:	4770      	bx	lr

0800761a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800761a:	b580      	push	{r7, lr}
 800761c:	b08e      	sub	sp, #56	; 0x38
 800761e:	af04      	add	r7, sp, #16
 8007620:	60f8      	str	r0, [r7, #12]
 8007622:	60b9      	str	r1, [r7, #8]
 8007624:	607a      	str	r2, [r7, #4]
 8007626:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800762a:	2b00      	cmp	r3, #0
 800762c:	d10a      	bne.n	8007644 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800762e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007632:	f383 8811 	msr	BASEPRI, r3
 8007636:	f3bf 8f6f 	isb	sy
 800763a:	f3bf 8f4f 	dsb	sy
 800763e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007640:	bf00      	nop
 8007642:	e7fe      	b.n	8007642 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10a      	bne.n	8007660 <xTaskCreateStatic+0x46>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	61fb      	str	r3, [r7, #28]
}
 800765c:	bf00      	nop
 800765e:	e7fe      	b.n	800765e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007660:	2354      	movs	r3, #84	; 0x54
 8007662:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	2b54      	cmp	r3, #84	; 0x54
 8007668:	d00a      	beq.n	8007680 <xTaskCreateStatic+0x66>
	__asm volatile
 800766a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766e:	f383 8811 	msr	BASEPRI, r3
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	f3bf 8f4f 	dsb	sy
 800767a:	61bb      	str	r3, [r7, #24]
}
 800767c:	bf00      	nop
 800767e:	e7fe      	b.n	800767e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007680:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007684:	2b00      	cmp	r3, #0
 8007686:	d01e      	beq.n	80076c6 <xTaskCreateStatic+0xac>
 8007688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800768a:	2b00      	cmp	r3, #0
 800768c:	d01b      	beq.n	80076c6 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800768e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007690:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007694:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007696:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769a:	2202      	movs	r2, #2
 800769c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80076a0:	2300      	movs	r3, #0
 80076a2:	9303      	str	r3, [sp, #12]
 80076a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a6:	9302      	str	r3, [sp, #8]
 80076a8:	f107 0314 	add.w	r3, r7, #20
 80076ac:	9301      	str	r3, [sp, #4]
 80076ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b0:	9300      	str	r3, [sp, #0]
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	68b9      	ldr	r1, [r7, #8]
 80076b8:	68f8      	ldr	r0, [r7, #12]
 80076ba:	f000 f850 	bl	800775e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80076be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80076c0:	f000 f8d4 	bl	800786c <prvAddNewTaskToReadyList>
 80076c4:	e001      	b.n	80076ca <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80076c6:	2300      	movs	r3, #0
 80076c8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80076ca:	697b      	ldr	r3, [r7, #20]
	}
 80076cc:	4618      	mov	r0, r3
 80076ce:	3728      	adds	r7, #40	; 0x28
 80076d0:	46bd      	mov	sp, r7
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b08c      	sub	sp, #48	; 0x30
 80076d8:	af04      	add	r7, sp, #16
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	60b9      	str	r1, [r7, #8]
 80076de:	603b      	str	r3, [r7, #0]
 80076e0:	4613      	mov	r3, r2
 80076e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80076e4:	88fb      	ldrh	r3, [r7, #6]
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4618      	mov	r0, r3
 80076ea:	f000 ff75 	bl	80085d8 <pvPortMalloc>
 80076ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d00e      	beq.n	8007714 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80076f6:	2054      	movs	r0, #84	; 0x54
 80076f8:	f000 ff6e 	bl	80085d8 <pvPortMalloc>
 80076fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80076fe:	69fb      	ldr	r3, [r7, #28]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d003      	beq.n	800770c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	697a      	ldr	r2, [r7, #20]
 8007708:	631a      	str	r2, [r3, #48]	; 0x30
 800770a:	e005      	b.n	8007718 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800770c:	6978      	ldr	r0, [r7, #20]
 800770e:	f001 f82f 	bl	8008770 <vPortFree>
 8007712:	e001      	b.n	8007718 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007714:	2300      	movs	r3, #0
 8007716:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007718:	69fb      	ldr	r3, [r7, #28]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d017      	beq.n	800774e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	2200      	movs	r2, #0
 8007722:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007726:	88fa      	ldrh	r2, [r7, #6]
 8007728:	2300      	movs	r3, #0
 800772a:	9303      	str	r3, [sp, #12]
 800772c:	69fb      	ldr	r3, [r7, #28]
 800772e:	9302      	str	r3, [sp, #8]
 8007730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007732:	9301      	str	r3, [sp, #4]
 8007734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007736:	9300      	str	r3, [sp, #0]
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	68b9      	ldr	r1, [r7, #8]
 800773c:	68f8      	ldr	r0, [r7, #12]
 800773e:	f000 f80e 	bl	800775e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007742:	69f8      	ldr	r0, [r7, #28]
 8007744:	f000 f892 	bl	800786c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007748:	2301      	movs	r3, #1
 800774a:	61bb      	str	r3, [r7, #24]
 800774c:	e002      	b.n	8007754 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800774e:	f04f 33ff 	mov.w	r3, #4294967295
 8007752:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007754:	69bb      	ldr	r3, [r7, #24]
	}
 8007756:	4618      	mov	r0, r3
 8007758:	3720      	adds	r7, #32
 800775a:	46bd      	mov	sp, r7
 800775c:	bd80      	pop	{r7, pc}

0800775e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800775e:	b580      	push	{r7, lr}
 8007760:	b088      	sub	sp, #32
 8007762:	af00      	add	r7, sp, #0
 8007764:	60f8      	str	r0, [r7, #12]
 8007766:	60b9      	str	r1, [r7, #8]
 8007768:	607a      	str	r2, [r7, #4]
 800776a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800776c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800776e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007776:	3b01      	subs	r3, #1
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	4413      	add	r3, r2
 800777c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	f023 0307 	bic.w	r3, r3, #7
 8007784:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	f003 0307 	and.w	r3, r3, #7
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00a      	beq.n	80077a6 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007794:	f383 8811 	msr	BASEPRI, r3
 8007798:	f3bf 8f6f 	isb	sy
 800779c:	f3bf 8f4f 	dsb	sy
 80077a0:	617b      	str	r3, [r7, #20]
}
 80077a2:	bf00      	nop
 80077a4:	e7fe      	b.n	80077a4 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d01f      	beq.n	80077ec <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077ac:	2300      	movs	r3, #0
 80077ae:	61fb      	str	r3, [r7, #28]
 80077b0:	e012      	b.n	80077d8 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80077b2:	68ba      	ldr	r2, [r7, #8]
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	4413      	add	r3, r2
 80077b8:	7819      	ldrb	r1, [r3, #0]
 80077ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077bc:	69fb      	ldr	r3, [r7, #28]
 80077be:	4413      	add	r3, r2
 80077c0:	3334      	adds	r3, #52	; 0x34
 80077c2:	460a      	mov	r2, r1
 80077c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80077c6:	68ba      	ldr	r2, [r7, #8]
 80077c8:	69fb      	ldr	r3, [r7, #28]
 80077ca:	4413      	add	r3, r2
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d006      	beq.n	80077e0 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	3301      	adds	r3, #1
 80077d6:	61fb      	str	r3, [r7, #28]
 80077d8:	69fb      	ldr	r3, [r7, #28]
 80077da:	2b0f      	cmp	r3, #15
 80077dc:	d9e9      	bls.n	80077b2 <prvInitialiseNewTask+0x54>
 80077de:	e000      	b.n	80077e2 <prvInitialiseNewTask+0x84>
			{
				break;
 80077e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80077e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e4:	2200      	movs	r2, #0
 80077e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077ea:	e003      	b.n	80077f4 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80077ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80077f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f6:	2b06      	cmp	r3, #6
 80077f8:	d901      	bls.n	80077fe <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80077fa:	2306      	movs	r3, #6
 80077fc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80077fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007802:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007806:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007808:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800780a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780c:	2200      	movs	r2, #0
 800780e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007812:	3304      	adds	r3, #4
 8007814:	4618      	mov	r0, r3
 8007816:	f7ff fe6c 	bl	80074f2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800781a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800781c:	3318      	adds	r3, #24
 800781e:	4618      	mov	r0, r3
 8007820:	f7ff fe67 	bl	80074f2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007826:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007828:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800782a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800782c:	f1c3 0207 	rsb	r2, r3, #7
 8007830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007832:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007836:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007838:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800783a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800783c:	2200      	movs	r2, #0
 800783e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007842:	2200      	movs	r2, #0
 8007844:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007848:	683a      	ldr	r2, [r7, #0]
 800784a:	68f9      	ldr	r1, [r7, #12]
 800784c:	69b8      	ldr	r0, [r7, #24]
 800784e:	f000 fcb1 	bl	80081b4 <pxPortInitialiseStack>
 8007852:	4602      	mov	r2, r0
 8007854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007856:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800785a:	2b00      	cmp	r3, #0
 800785c:	d002      	beq.n	8007864 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800785e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007862:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007864:	bf00      	nop
 8007866:	3720      	adds	r7, #32
 8007868:	46bd      	mov	sp, r7
 800786a:	bd80      	pop	{r7, pc}

0800786c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800786c:	b580      	push	{r7, lr}
 800786e:	b082      	sub	sp, #8
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007874:	f000 fdce 	bl	8008414 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007878:	4b2a      	ldr	r3, [pc, #168]	; (8007924 <prvAddNewTaskToReadyList+0xb8>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3301      	adds	r3, #1
 800787e:	4a29      	ldr	r2, [pc, #164]	; (8007924 <prvAddNewTaskToReadyList+0xb8>)
 8007880:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007882:	4b29      	ldr	r3, [pc, #164]	; (8007928 <prvAddNewTaskToReadyList+0xbc>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d109      	bne.n	800789e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800788a:	4a27      	ldr	r2, [pc, #156]	; (8007928 <prvAddNewTaskToReadyList+0xbc>)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007890:	4b24      	ldr	r3, [pc, #144]	; (8007924 <prvAddNewTaskToReadyList+0xb8>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d110      	bne.n	80078ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007898:	f000 fb4a 	bl	8007f30 <prvInitialiseTaskLists>
 800789c:	e00d      	b.n	80078ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800789e:	4b23      	ldr	r3, [pc, #140]	; (800792c <prvAddNewTaskToReadyList+0xc0>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d109      	bne.n	80078ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80078a6:	4b20      	ldr	r3, [pc, #128]	; (8007928 <prvAddNewTaskToReadyList+0xbc>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d802      	bhi.n	80078ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80078b4:	4a1c      	ldr	r2, [pc, #112]	; (8007928 <prvAddNewTaskToReadyList+0xbc>)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80078ba:	4b1d      	ldr	r3, [pc, #116]	; (8007930 <prvAddNewTaskToReadyList+0xc4>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	3301      	adds	r3, #1
 80078c0:	4a1b      	ldr	r2, [pc, #108]	; (8007930 <prvAddNewTaskToReadyList+0xc4>)
 80078c2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c8:	2201      	movs	r2, #1
 80078ca:	409a      	lsls	r2, r3
 80078cc:	4b19      	ldr	r3, [pc, #100]	; (8007934 <prvAddNewTaskToReadyList+0xc8>)
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	4a18      	ldr	r2, [pc, #96]	; (8007934 <prvAddNewTaskToReadyList+0xc8>)
 80078d4:	6013      	str	r3, [r2, #0]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078da:	4613      	mov	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	4a15      	ldr	r2, [pc, #84]	; (8007938 <prvAddNewTaskToReadyList+0xcc>)
 80078e4:	441a      	add	r2, r3
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	3304      	adds	r3, #4
 80078ea:	4619      	mov	r1, r3
 80078ec:	4610      	mov	r0, r2
 80078ee:	f7ff fe0d 	bl	800750c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80078f2:	f000 fdbf 	bl	8008474 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80078f6:	4b0d      	ldr	r3, [pc, #52]	; (800792c <prvAddNewTaskToReadyList+0xc0>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00e      	beq.n	800791c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80078fe:	4b0a      	ldr	r3, [pc, #40]	; (8007928 <prvAddNewTaskToReadyList+0xbc>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007908:	429a      	cmp	r2, r3
 800790a:	d207      	bcs.n	800791c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800790c:	4b0b      	ldr	r3, [pc, #44]	; (800793c <prvAddNewTaskToReadyList+0xd0>)
 800790e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	f3bf 8f4f 	dsb	sy
 8007918:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800791c:	bf00      	nop
 800791e:	3708      	adds	r7, #8
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	2000043c 	.word	0x2000043c
 8007928:	2000033c 	.word	0x2000033c
 800792c:	20000448 	.word	0x20000448
 8007930:	20000458 	.word	0x20000458
 8007934:	20000444 	.word	0x20000444
 8007938:	20000340 	.word	0x20000340
 800793c:	e000ed04 	.word	0xe000ed04

08007940 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007940:	b580      	push	{r7, lr}
 8007942:	b08a      	sub	sp, #40	; 0x28
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
 8007948:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800794a:	2300      	movs	r3, #0
 800794c:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d10a      	bne.n	800796a <vTaskDelayUntil+0x2a>
	__asm volatile
 8007954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007958:	f383 8811 	msr	BASEPRI, r3
 800795c:	f3bf 8f6f 	isb	sy
 8007960:	f3bf 8f4f 	dsb	sy
 8007964:	617b      	str	r3, [r7, #20]
}
 8007966:	bf00      	nop
 8007968:	e7fe      	b.n	8007968 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10a      	bne.n	8007986 <vTaskDelayUntil+0x46>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	613b      	str	r3, [r7, #16]
}
 8007982:	bf00      	nop
 8007984:	e7fe      	b.n	8007984 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8007986:	4b2a      	ldr	r3, [pc, #168]	; (8007a30 <vTaskDelayUntil+0xf0>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00a      	beq.n	80079a4 <vTaskDelayUntil+0x64>
	__asm volatile
 800798e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007992:	f383 8811 	msr	BASEPRI, r3
 8007996:	f3bf 8f6f 	isb	sy
 800799a:	f3bf 8f4f 	dsb	sy
 800799e:	60fb      	str	r3, [r7, #12]
}
 80079a0:	bf00      	nop
 80079a2:	e7fe      	b.n	80079a2 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80079a4:	f000 f8de 	bl	8007b64 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80079a8:	4b22      	ldr	r3, [pc, #136]	; (8007a34 <vTaskDelayUntil+0xf4>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	683a      	ldr	r2, [r7, #0]
 80079b4:	4413      	add	r3, r2
 80079b6:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	6a3a      	ldr	r2, [r7, #32]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d20b      	bcs.n	80079da <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	69fa      	ldr	r2, [r7, #28]
 80079c8:	429a      	cmp	r2, r3
 80079ca:	d211      	bcs.n	80079f0 <vTaskDelayUntil+0xb0>
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	6a3b      	ldr	r3, [r7, #32]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d90d      	bls.n	80079f0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80079d4:	2301      	movs	r3, #1
 80079d6:	627b      	str	r3, [r7, #36]	; 0x24
 80079d8:	e00a      	b.n	80079f0 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	69fa      	ldr	r2, [r7, #28]
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d303      	bcc.n	80079ec <vTaskDelayUntil+0xac>
 80079e4:	69fa      	ldr	r2, [r7, #28]
 80079e6:	6a3b      	ldr	r3, [r7, #32]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d901      	bls.n	80079f0 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80079ec:	2301      	movs	r3, #1
 80079ee:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	69fa      	ldr	r2, [r7, #28]
 80079f4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80079f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d006      	beq.n	8007a0a <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80079fc:	69fa      	ldr	r2, [r7, #28]
 80079fe:	6a3b      	ldr	r3, [r7, #32]
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	2100      	movs	r1, #0
 8007a04:	4618      	mov	r0, r3
 8007a06:	f000 fb6f 	bl	80080e8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007a0a:	f000 f8b9 	bl	8007b80 <xTaskResumeAll>
 8007a0e:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a10:	69bb      	ldr	r3, [r7, #24]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d107      	bne.n	8007a26 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8007a16:	4b08      	ldr	r3, [pc, #32]	; (8007a38 <vTaskDelayUntil+0xf8>)
 8007a18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a1c:	601a      	str	r2, [r3, #0]
 8007a1e:	f3bf 8f4f 	dsb	sy
 8007a22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a26:	bf00      	nop
 8007a28:	3728      	adds	r7, #40	; 0x28
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000464 	.word	0x20000464
 8007a34:	20000440 	.word	0x20000440
 8007a38:	e000ed04 	.word	0xe000ed04

08007a3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b084      	sub	sp, #16
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007a44:	2300      	movs	r3, #0
 8007a46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d017      	beq.n	8007a7e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007a4e:	4b13      	ldr	r3, [pc, #76]	; (8007a9c <vTaskDelay+0x60>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d00a      	beq.n	8007a6c <vTaskDelay+0x30>
	__asm volatile
 8007a56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5a:	f383 8811 	msr	BASEPRI, r3
 8007a5e:	f3bf 8f6f 	isb	sy
 8007a62:	f3bf 8f4f 	dsb	sy
 8007a66:	60bb      	str	r3, [r7, #8]
}
 8007a68:	bf00      	nop
 8007a6a:	e7fe      	b.n	8007a6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007a6c:	f000 f87a 	bl	8007b64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007a70:	2100      	movs	r1, #0
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 fb38 	bl	80080e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007a78:	f000 f882 	bl	8007b80 <xTaskResumeAll>
 8007a7c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d107      	bne.n	8007a94 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007a84:	4b06      	ldr	r3, [pc, #24]	; (8007aa0 <vTaskDelay+0x64>)
 8007a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a8a:	601a      	str	r2, [r3, #0]
 8007a8c:	f3bf 8f4f 	dsb	sy
 8007a90:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007a94:	bf00      	nop
 8007a96:	3710      	adds	r7, #16
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	20000464 	.word	0x20000464
 8007aa0:	e000ed04 	.word	0xe000ed04

08007aa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	b08a      	sub	sp, #40	; 0x28
 8007aa8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007ab2:	463a      	mov	r2, r7
 8007ab4:	1d39      	adds	r1, r7, #4
 8007ab6:	f107 0308 	add.w	r3, r7, #8
 8007aba:	4618      	mov	r0, r3
 8007abc:	f7f9 f9a2 	bl	8000e04 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007ac0:	6839      	ldr	r1, [r7, #0]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	68ba      	ldr	r2, [r7, #8]
 8007ac6:	9202      	str	r2, [sp, #8]
 8007ac8:	9301      	str	r3, [sp, #4]
 8007aca:	2300      	movs	r3, #0
 8007acc:	9300      	str	r3, [sp, #0]
 8007ace:	2300      	movs	r3, #0
 8007ad0:	460a      	mov	r2, r1
 8007ad2:	491e      	ldr	r1, [pc, #120]	; (8007b4c <vTaskStartScheduler+0xa8>)
 8007ad4:	481e      	ldr	r0, [pc, #120]	; (8007b50 <vTaskStartScheduler+0xac>)
 8007ad6:	f7ff fda0 	bl	800761a <xTaskCreateStatic>
 8007ada:	4603      	mov	r3, r0
 8007adc:	4a1d      	ldr	r2, [pc, #116]	; (8007b54 <vTaskStartScheduler+0xb0>)
 8007ade:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007ae0:	4b1c      	ldr	r3, [pc, #112]	; (8007b54 <vTaskStartScheduler+0xb0>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d002      	beq.n	8007aee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007ae8:	2301      	movs	r3, #1
 8007aea:	617b      	str	r3, [r7, #20]
 8007aec:	e001      	b.n	8007af2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007aee:	2300      	movs	r3, #0
 8007af0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d116      	bne.n	8007b26 <vTaskStartScheduler+0x82>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007afc:	f383 8811 	msr	BASEPRI, r3
 8007b00:	f3bf 8f6f 	isb	sy
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	613b      	str	r3, [r7, #16]
}
 8007b0a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007b0c:	4b12      	ldr	r3, [pc, #72]	; (8007b58 <vTaskStartScheduler+0xb4>)
 8007b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b12:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007b14:	4b11      	ldr	r3, [pc, #68]	; (8007b5c <vTaskStartScheduler+0xb8>)
 8007b16:	2201      	movs	r2, #1
 8007b18:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007b1a:	4b11      	ldr	r3, [pc, #68]	; (8007b60 <vTaskStartScheduler+0xbc>)
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007b20:	f000 fbd6 	bl	80082d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007b24:	e00e      	b.n	8007b44 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b2c:	d10a      	bne.n	8007b44 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	60fb      	str	r3, [r7, #12]
}
 8007b40:	bf00      	nop
 8007b42:	e7fe      	b.n	8007b42 <vTaskStartScheduler+0x9e>
}
 8007b44:	bf00      	nop
 8007b46:	3718      	adds	r7, #24
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	08009358 	.word	0x08009358
 8007b50:	08007f01 	.word	0x08007f01
 8007b54:	20000460 	.word	0x20000460
 8007b58:	2000045c 	.word	0x2000045c
 8007b5c:	20000448 	.word	0x20000448
 8007b60:	20000440 	.word	0x20000440

08007b64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007b64:	b480      	push	{r7}
 8007b66:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007b68:	4b04      	ldr	r3, [pc, #16]	; (8007b7c <vTaskSuspendAll+0x18>)
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	4a03      	ldr	r2, [pc, #12]	; (8007b7c <vTaskSuspendAll+0x18>)
 8007b70:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007b72:	bf00      	nop
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr
 8007b7c:	20000464 	.word	0x20000464

08007b80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b084      	sub	sp, #16
 8007b84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007b86:	2300      	movs	r3, #0
 8007b88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007b8e:	4b41      	ldr	r3, [pc, #260]	; (8007c94 <xTaskResumeAll+0x114>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d10a      	bne.n	8007bac <xTaskResumeAll+0x2c>
	__asm volatile
 8007b96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b9a:	f383 8811 	msr	BASEPRI, r3
 8007b9e:	f3bf 8f6f 	isb	sy
 8007ba2:	f3bf 8f4f 	dsb	sy
 8007ba6:	603b      	str	r3, [r7, #0]
}
 8007ba8:	bf00      	nop
 8007baa:	e7fe      	b.n	8007baa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007bac:	f000 fc32 	bl	8008414 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007bb0:	4b38      	ldr	r3, [pc, #224]	; (8007c94 <xTaskResumeAll+0x114>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	3b01      	subs	r3, #1
 8007bb6:	4a37      	ldr	r2, [pc, #220]	; (8007c94 <xTaskResumeAll+0x114>)
 8007bb8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007bba:	4b36      	ldr	r3, [pc, #216]	; (8007c94 <xTaskResumeAll+0x114>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d161      	bne.n	8007c86 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007bc2:	4b35      	ldr	r3, [pc, #212]	; (8007c98 <xTaskResumeAll+0x118>)
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d05d      	beq.n	8007c86 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007bca:	e02e      	b.n	8007c2a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bcc:	4b33      	ldr	r3, [pc, #204]	; (8007c9c <xTaskResumeAll+0x11c>)
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	3318      	adds	r3, #24
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7ff fcf4 	bl	80075c6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	3304      	adds	r3, #4
 8007be2:	4618      	mov	r0, r3
 8007be4:	f7ff fcef 	bl	80075c6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bec:	2201      	movs	r2, #1
 8007bee:	409a      	lsls	r2, r3
 8007bf0:	4b2b      	ldr	r3, [pc, #172]	; (8007ca0 <xTaskResumeAll+0x120>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	4a2a      	ldr	r2, [pc, #168]	; (8007ca0 <xTaskResumeAll+0x120>)
 8007bf8:	6013      	str	r3, [r2, #0]
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bfe:	4613      	mov	r3, r2
 8007c00:	009b      	lsls	r3, r3, #2
 8007c02:	4413      	add	r3, r2
 8007c04:	009b      	lsls	r3, r3, #2
 8007c06:	4a27      	ldr	r2, [pc, #156]	; (8007ca4 <xTaskResumeAll+0x124>)
 8007c08:	441a      	add	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	3304      	adds	r3, #4
 8007c0e:	4619      	mov	r1, r3
 8007c10:	4610      	mov	r0, r2
 8007c12:	f7ff fc7b 	bl	800750c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c1a:	4b23      	ldr	r3, [pc, #140]	; (8007ca8 <xTaskResumeAll+0x128>)
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d302      	bcc.n	8007c2a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007c24:	4b21      	ldr	r3, [pc, #132]	; (8007cac <xTaskResumeAll+0x12c>)
 8007c26:	2201      	movs	r2, #1
 8007c28:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007c2a:	4b1c      	ldr	r3, [pc, #112]	; (8007c9c <xTaskResumeAll+0x11c>)
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d1cc      	bne.n	8007bcc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d001      	beq.n	8007c3c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007c38:	f000 fa18 	bl	800806c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007c3c:	4b1c      	ldr	r3, [pc, #112]	; (8007cb0 <xTaskResumeAll+0x130>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d010      	beq.n	8007c6a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007c48:	f000 f846 	bl	8007cd8 <xTaskIncrementTick>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d002      	beq.n	8007c58 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007c52:	4b16      	ldr	r3, [pc, #88]	; (8007cac <xTaskResumeAll+0x12c>)
 8007c54:	2201      	movs	r2, #1
 8007c56:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1f1      	bne.n	8007c48 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007c64:	4b12      	ldr	r3, [pc, #72]	; (8007cb0 <xTaskResumeAll+0x130>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007c6a:	4b10      	ldr	r3, [pc, #64]	; (8007cac <xTaskResumeAll+0x12c>)
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d009      	beq.n	8007c86 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007c72:	2301      	movs	r3, #1
 8007c74:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007c76:	4b0f      	ldr	r3, [pc, #60]	; (8007cb4 <xTaskResumeAll+0x134>)
 8007c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c7c:	601a      	str	r2, [r3, #0]
 8007c7e:	f3bf 8f4f 	dsb	sy
 8007c82:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007c86:	f000 fbf5 	bl	8008474 <vPortExitCritical>

	return xAlreadyYielded;
 8007c8a:	68bb      	ldr	r3, [r7, #8]
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3710      	adds	r7, #16
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20000464 	.word	0x20000464
 8007c98:	2000043c 	.word	0x2000043c
 8007c9c:	200003fc 	.word	0x200003fc
 8007ca0:	20000444 	.word	0x20000444
 8007ca4:	20000340 	.word	0x20000340
 8007ca8:	2000033c 	.word	0x2000033c
 8007cac:	20000450 	.word	0x20000450
 8007cb0:	2000044c 	.word	0x2000044c
 8007cb4:	e000ed04 	.word	0xe000ed04

08007cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007cbe:	4b05      	ldr	r3, [pc, #20]	; (8007cd4 <xTaskGetTickCount+0x1c>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007cc4:	687b      	ldr	r3, [r7, #4]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	20000440 	.word	0x20000440

08007cd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b086      	sub	sp, #24
 8007cdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007cde:	2300      	movs	r3, #0
 8007ce0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ce2:	4b4e      	ldr	r3, [pc, #312]	; (8007e1c <xTaskIncrementTick+0x144>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	f040 808e 	bne.w	8007e08 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007cec:	4b4c      	ldr	r3, [pc, #304]	; (8007e20 <xTaskIncrementTick+0x148>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007cf4:	4a4a      	ldr	r2, [pc, #296]	; (8007e20 <xTaskIncrementTick+0x148>)
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d120      	bne.n	8007d42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007d00:	4b48      	ldr	r3, [pc, #288]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d00a      	beq.n	8007d20 <xTaskIncrementTick+0x48>
	__asm volatile
 8007d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d0e:	f383 8811 	msr	BASEPRI, r3
 8007d12:	f3bf 8f6f 	isb	sy
 8007d16:	f3bf 8f4f 	dsb	sy
 8007d1a:	603b      	str	r3, [r7, #0]
}
 8007d1c:	bf00      	nop
 8007d1e:	e7fe      	b.n	8007d1e <xTaskIncrementTick+0x46>
 8007d20:	4b40      	ldr	r3, [pc, #256]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	4b40      	ldr	r3, [pc, #256]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a3e      	ldr	r2, [pc, #248]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007d2c:	6013      	str	r3, [r2, #0]
 8007d2e:	4a3e      	ldr	r2, [pc, #248]	; (8007e28 <xTaskIncrementTick+0x150>)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6013      	str	r3, [r2, #0]
 8007d34:	4b3d      	ldr	r3, [pc, #244]	; (8007e2c <xTaskIncrementTick+0x154>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	3301      	adds	r3, #1
 8007d3a:	4a3c      	ldr	r2, [pc, #240]	; (8007e2c <xTaskIncrementTick+0x154>)
 8007d3c:	6013      	str	r3, [r2, #0]
 8007d3e:	f000 f995 	bl	800806c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007d42:	4b3b      	ldr	r3, [pc, #236]	; (8007e30 <xTaskIncrementTick+0x158>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	693a      	ldr	r2, [r7, #16]
 8007d48:	429a      	cmp	r2, r3
 8007d4a:	d348      	bcc.n	8007dde <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007d4c:	4b35      	ldr	r3, [pc, #212]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d104      	bne.n	8007d60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d56:	4b36      	ldr	r3, [pc, #216]	; (8007e30 <xTaskIncrementTick+0x158>)
 8007d58:	f04f 32ff 	mov.w	r2, #4294967295
 8007d5c:	601a      	str	r2, [r3, #0]
					break;
 8007d5e:	e03e      	b.n	8007dde <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d60:	4b30      	ldr	r3, [pc, #192]	; (8007e24 <xTaskIncrementTick+0x14c>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	68db      	ldr	r3, [r3, #12]
 8007d68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d203      	bcs.n	8007d80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007d78:	4a2d      	ldr	r2, [pc, #180]	; (8007e30 <xTaskIncrementTick+0x158>)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007d7e:	e02e      	b.n	8007dde <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	3304      	adds	r3, #4
 8007d84:	4618      	mov	r0, r3
 8007d86:	f7ff fc1e 	bl	80075c6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d004      	beq.n	8007d9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	3318      	adds	r3, #24
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7ff fc15 	bl	80075c6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da0:	2201      	movs	r2, #1
 8007da2:	409a      	lsls	r2, r3
 8007da4:	4b23      	ldr	r3, [pc, #140]	; (8007e34 <xTaskIncrementTick+0x15c>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	4a22      	ldr	r2, [pc, #136]	; (8007e34 <xTaskIncrementTick+0x15c>)
 8007dac:	6013      	str	r3, [r2, #0]
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007db2:	4613      	mov	r3, r2
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	4413      	add	r3, r2
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	4a1f      	ldr	r2, [pc, #124]	; (8007e38 <xTaskIncrementTick+0x160>)
 8007dbc:	441a      	add	r2, r3
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	3304      	adds	r3, #4
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	4610      	mov	r0, r2
 8007dc6:	f7ff fba1 	bl	800750c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dce:	4b1b      	ldr	r3, [pc, #108]	; (8007e3c <xTaskIncrementTick+0x164>)
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d3b9      	bcc.n	8007d4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ddc:	e7b6      	b.n	8007d4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007dde:	4b17      	ldr	r3, [pc, #92]	; (8007e3c <xTaskIncrementTick+0x164>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007de4:	4914      	ldr	r1, [pc, #80]	; (8007e38 <xTaskIncrementTick+0x160>)
 8007de6:	4613      	mov	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	4413      	add	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	440b      	add	r3, r1
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d901      	bls.n	8007dfa <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007df6:	2301      	movs	r3, #1
 8007df8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007dfa:	4b11      	ldr	r3, [pc, #68]	; (8007e40 <xTaskIncrementTick+0x168>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d007      	beq.n	8007e12 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007e02:	2301      	movs	r3, #1
 8007e04:	617b      	str	r3, [r7, #20]
 8007e06:	e004      	b.n	8007e12 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007e08:	4b0e      	ldr	r3, [pc, #56]	; (8007e44 <xTaskIncrementTick+0x16c>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	3301      	adds	r3, #1
 8007e0e:	4a0d      	ldr	r2, [pc, #52]	; (8007e44 <xTaskIncrementTick+0x16c>)
 8007e10:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007e12:	697b      	ldr	r3, [r7, #20]
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3718      	adds	r7, #24
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	20000464 	.word	0x20000464
 8007e20:	20000440 	.word	0x20000440
 8007e24:	200003f4 	.word	0x200003f4
 8007e28:	200003f8 	.word	0x200003f8
 8007e2c:	20000454 	.word	0x20000454
 8007e30:	2000045c 	.word	0x2000045c
 8007e34:	20000444 	.word	0x20000444
 8007e38:	20000340 	.word	0x20000340
 8007e3c:	2000033c 	.word	0x2000033c
 8007e40:	20000450 	.word	0x20000450
 8007e44:	2000044c 	.word	0x2000044c

08007e48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007e4e:	4b27      	ldr	r3, [pc, #156]	; (8007eec <vTaskSwitchContext+0xa4>)
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d003      	beq.n	8007e5e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007e56:	4b26      	ldr	r3, [pc, #152]	; (8007ef0 <vTaskSwitchContext+0xa8>)
 8007e58:	2201      	movs	r2, #1
 8007e5a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007e5c:	e03f      	b.n	8007ede <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8007e5e:	4b24      	ldr	r3, [pc, #144]	; (8007ef0 <vTaskSwitchContext+0xa8>)
 8007e60:	2200      	movs	r2, #0
 8007e62:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e64:	4b23      	ldr	r3, [pc, #140]	; (8007ef4 <vTaskSwitchContext+0xac>)
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	fab3 f383 	clz	r3, r3
 8007e70:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007e72:	7afb      	ldrb	r3, [r7, #11]
 8007e74:	f1c3 031f 	rsb	r3, r3, #31
 8007e78:	617b      	str	r3, [r7, #20]
 8007e7a:	491f      	ldr	r1, [pc, #124]	; (8007ef8 <vTaskSwitchContext+0xb0>)
 8007e7c:	697a      	ldr	r2, [r7, #20]
 8007e7e:	4613      	mov	r3, r2
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	4413      	add	r3, r2
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	440b      	add	r3, r1
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d10a      	bne.n	8007ea4 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	607b      	str	r3, [r7, #4]
}
 8007ea0:	bf00      	nop
 8007ea2:	e7fe      	b.n	8007ea2 <vTaskSwitchContext+0x5a>
 8007ea4:	697a      	ldr	r2, [r7, #20]
 8007ea6:	4613      	mov	r3, r2
 8007ea8:	009b      	lsls	r3, r3, #2
 8007eaa:	4413      	add	r3, r2
 8007eac:	009b      	lsls	r3, r3, #2
 8007eae:	4a12      	ldr	r2, [pc, #72]	; (8007ef8 <vTaskSwitchContext+0xb0>)
 8007eb0:	4413      	add	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]
 8007eb4:	693b      	ldr	r3, [r7, #16]
 8007eb6:	685b      	ldr	r3, [r3, #4]
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	693b      	ldr	r3, [r7, #16]
 8007ebc:	605a      	str	r2, [r3, #4]
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	693b      	ldr	r3, [r7, #16]
 8007ec4:	3308      	adds	r3, #8
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	d104      	bne.n	8007ed4 <vTaskSwitchContext+0x8c>
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	685a      	ldr	r2, [r3, #4]
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	605a      	str	r2, [r3, #4]
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	4a08      	ldr	r2, [pc, #32]	; (8007efc <vTaskSwitchContext+0xb4>)
 8007edc:	6013      	str	r3, [r2, #0]
}
 8007ede:	bf00      	nop
 8007ee0:	371c      	adds	r7, #28
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	20000464 	.word	0x20000464
 8007ef0:	20000450 	.word	0x20000450
 8007ef4:	20000444 	.word	0x20000444
 8007ef8:	20000340 	.word	0x20000340
 8007efc:	2000033c 	.word	0x2000033c

08007f00 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b082      	sub	sp, #8
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007f08:	f000 f852 	bl	8007fb0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007f0c:	4b06      	ldr	r3, [pc, #24]	; (8007f28 <prvIdleTask+0x28>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d9f9      	bls.n	8007f08 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007f14:	4b05      	ldr	r3, [pc, #20]	; (8007f2c <prvIdleTask+0x2c>)
 8007f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f1a:	601a      	str	r2, [r3, #0]
 8007f1c:	f3bf 8f4f 	dsb	sy
 8007f20:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007f24:	e7f0      	b.n	8007f08 <prvIdleTask+0x8>
 8007f26:	bf00      	nop
 8007f28:	20000340 	.word	0x20000340
 8007f2c:	e000ed04 	.word	0xe000ed04

08007f30 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b082      	sub	sp, #8
 8007f34:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f36:	2300      	movs	r3, #0
 8007f38:	607b      	str	r3, [r7, #4]
 8007f3a:	e00c      	b.n	8007f56 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	4413      	add	r3, r2
 8007f44:	009b      	lsls	r3, r3, #2
 8007f46:	4a12      	ldr	r2, [pc, #72]	; (8007f90 <prvInitialiseTaskLists+0x60>)
 8007f48:	4413      	add	r3, r2
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f7ff fab1 	bl	80074b2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	3301      	adds	r3, #1
 8007f54:	607b      	str	r3, [r7, #4]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2b06      	cmp	r3, #6
 8007f5a:	d9ef      	bls.n	8007f3c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007f5c:	480d      	ldr	r0, [pc, #52]	; (8007f94 <prvInitialiseTaskLists+0x64>)
 8007f5e:	f7ff faa8 	bl	80074b2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007f62:	480d      	ldr	r0, [pc, #52]	; (8007f98 <prvInitialiseTaskLists+0x68>)
 8007f64:	f7ff faa5 	bl	80074b2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007f68:	480c      	ldr	r0, [pc, #48]	; (8007f9c <prvInitialiseTaskLists+0x6c>)
 8007f6a:	f7ff faa2 	bl	80074b2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007f6e:	480c      	ldr	r0, [pc, #48]	; (8007fa0 <prvInitialiseTaskLists+0x70>)
 8007f70:	f7ff fa9f 	bl	80074b2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007f74:	480b      	ldr	r0, [pc, #44]	; (8007fa4 <prvInitialiseTaskLists+0x74>)
 8007f76:	f7ff fa9c 	bl	80074b2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007f7a:	4b0b      	ldr	r3, [pc, #44]	; (8007fa8 <prvInitialiseTaskLists+0x78>)
 8007f7c:	4a05      	ldr	r2, [pc, #20]	; (8007f94 <prvInitialiseTaskLists+0x64>)
 8007f7e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f80:	4b0a      	ldr	r3, [pc, #40]	; (8007fac <prvInitialiseTaskLists+0x7c>)
 8007f82:	4a05      	ldr	r2, [pc, #20]	; (8007f98 <prvInitialiseTaskLists+0x68>)
 8007f84:	601a      	str	r2, [r3, #0]
}
 8007f86:	bf00      	nop
 8007f88:	3708      	adds	r7, #8
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	20000340 	.word	0x20000340
 8007f94:	200003cc 	.word	0x200003cc
 8007f98:	200003e0 	.word	0x200003e0
 8007f9c:	200003fc 	.word	0x200003fc
 8007fa0:	20000410 	.word	0x20000410
 8007fa4:	20000428 	.word	0x20000428
 8007fa8:	200003f4 	.word	0x200003f4
 8007fac:	200003f8 	.word	0x200003f8

08007fb0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fb6:	e019      	b.n	8007fec <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007fb8:	f000 fa2c 	bl	8008414 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fbc:	4b10      	ldr	r3, [pc, #64]	; (8008000 <prvCheckTasksWaitingTermination+0x50>)
 8007fbe:	68db      	ldr	r3, [r3, #12]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	3304      	adds	r3, #4
 8007fc8:	4618      	mov	r0, r3
 8007fca:	f7ff fafc 	bl	80075c6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007fce:	4b0d      	ldr	r3, [pc, #52]	; (8008004 <prvCheckTasksWaitingTermination+0x54>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	4a0b      	ldr	r2, [pc, #44]	; (8008004 <prvCheckTasksWaitingTermination+0x54>)
 8007fd6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007fd8:	4b0b      	ldr	r3, [pc, #44]	; (8008008 <prvCheckTasksWaitingTermination+0x58>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	4a0a      	ldr	r2, [pc, #40]	; (8008008 <prvCheckTasksWaitingTermination+0x58>)
 8007fe0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007fe2:	f000 fa47 	bl	8008474 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f810 	bl	800800c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fec:	4b06      	ldr	r3, [pc, #24]	; (8008008 <prvCheckTasksWaitingTermination+0x58>)
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d1e1      	bne.n	8007fb8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	3708      	adds	r7, #8
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}
 8007ffe:	bf00      	nop
 8008000:	20000410 	.word	0x20000410
 8008004:	2000043c 	.word	0x2000043c
 8008008:	20000424 	.word	0x20000424

0800800c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800801a:	2b00      	cmp	r3, #0
 800801c:	d108      	bne.n	8008030 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008022:	4618      	mov	r0, r3
 8008024:	f000 fba4 	bl	8008770 <vPortFree>
				vPortFree( pxTCB );
 8008028:	6878      	ldr	r0, [r7, #4]
 800802a:	f000 fba1 	bl	8008770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800802e:	e018      	b.n	8008062 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008036:	2b01      	cmp	r3, #1
 8008038:	d103      	bne.n	8008042 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fb98 	bl	8008770 <vPortFree>
	}
 8008040:	e00f      	b.n	8008062 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008048:	2b02      	cmp	r3, #2
 800804a:	d00a      	beq.n	8008062 <prvDeleteTCB+0x56>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	60fb      	str	r3, [r7, #12]
}
 800805e:	bf00      	nop
 8008060:	e7fe      	b.n	8008060 <prvDeleteTCB+0x54>
	}
 8008062:	bf00      	nop
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
	...

0800806c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008072:	4b0c      	ldr	r3, [pc, #48]	; (80080a4 <prvResetNextTaskUnblockTime+0x38>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d104      	bne.n	8008086 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800807c:	4b0a      	ldr	r3, [pc, #40]	; (80080a8 <prvResetNextTaskUnblockTime+0x3c>)
 800807e:	f04f 32ff 	mov.w	r2, #4294967295
 8008082:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008084:	e008      	b.n	8008098 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008086:	4b07      	ldr	r3, [pc, #28]	; (80080a4 <prvResetNextTaskUnblockTime+0x38>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	68db      	ldr	r3, [r3, #12]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	685b      	ldr	r3, [r3, #4]
 8008094:	4a04      	ldr	r2, [pc, #16]	; (80080a8 <prvResetNextTaskUnblockTime+0x3c>)
 8008096:	6013      	str	r3, [r2, #0]
}
 8008098:	bf00      	nop
 800809a:	370c      	adds	r7, #12
 800809c:	46bd      	mov	sp, r7
 800809e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a2:	4770      	bx	lr
 80080a4:	200003f4 	.word	0x200003f4
 80080a8:	2000045c 	.word	0x2000045c

080080ac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80080b2:	4b0b      	ldr	r3, [pc, #44]	; (80080e0 <xTaskGetSchedulerState+0x34>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d102      	bne.n	80080c0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80080ba:	2301      	movs	r3, #1
 80080bc:	607b      	str	r3, [r7, #4]
 80080be:	e008      	b.n	80080d2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080c0:	4b08      	ldr	r3, [pc, #32]	; (80080e4 <xTaskGetSchedulerState+0x38>)
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d102      	bne.n	80080ce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80080c8:	2302      	movs	r3, #2
 80080ca:	607b      	str	r3, [r7, #4]
 80080cc:	e001      	b.n	80080d2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80080ce:	2300      	movs	r3, #0
 80080d0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80080d2:	687b      	ldr	r3, [r7, #4]
	}
 80080d4:	4618      	mov	r0, r3
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr
 80080e0:	20000448 	.word	0x20000448
 80080e4:	20000464 	.word	0x20000464

080080e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80080f2:	4b29      	ldr	r3, [pc, #164]	; (8008198 <prvAddCurrentTaskToDelayedList+0xb0>)
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80080f8:	4b28      	ldr	r3, [pc, #160]	; (800819c <prvAddCurrentTaskToDelayedList+0xb4>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	3304      	adds	r3, #4
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff fa61 	bl	80075c6 <uxListRemove>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d10b      	bne.n	8008122 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800810a:	4b24      	ldr	r3, [pc, #144]	; (800819c <prvAddCurrentTaskToDelayedList+0xb4>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008110:	2201      	movs	r2, #1
 8008112:	fa02 f303 	lsl.w	r3, r2, r3
 8008116:	43da      	mvns	r2, r3
 8008118:	4b21      	ldr	r3, [pc, #132]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4013      	ands	r3, r2
 800811e:	4a20      	ldr	r2, [pc, #128]	; (80081a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008120:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008128:	d10a      	bne.n	8008140 <prvAddCurrentTaskToDelayedList+0x58>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d007      	beq.n	8008140 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008130:	4b1a      	ldr	r3, [pc, #104]	; (800819c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	3304      	adds	r3, #4
 8008136:	4619      	mov	r1, r3
 8008138:	481a      	ldr	r0, [pc, #104]	; (80081a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800813a:	f7ff f9e7 	bl	800750c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800813e:	e026      	b.n	800818e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	4413      	add	r3, r2
 8008146:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008148:	4b14      	ldr	r3, [pc, #80]	; (800819c <prvAddCurrentTaskToDelayedList+0xb4>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	429a      	cmp	r2, r3
 8008156:	d209      	bcs.n	800816c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008158:	4b13      	ldr	r3, [pc, #76]	; (80081a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	4b0f      	ldr	r3, [pc, #60]	; (800819c <prvAddCurrentTaskToDelayedList+0xb4>)
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	3304      	adds	r3, #4
 8008162:	4619      	mov	r1, r3
 8008164:	4610      	mov	r0, r2
 8008166:	f7ff f9f5 	bl	8007554 <vListInsert>
}
 800816a:	e010      	b.n	800818e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800816c:	4b0f      	ldr	r3, [pc, #60]	; (80081ac <prvAddCurrentTaskToDelayedList+0xc4>)
 800816e:	681a      	ldr	r2, [r3, #0]
 8008170:	4b0a      	ldr	r3, [pc, #40]	; (800819c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	3304      	adds	r3, #4
 8008176:	4619      	mov	r1, r3
 8008178:	4610      	mov	r0, r2
 800817a:	f7ff f9eb 	bl	8007554 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800817e:	4b0c      	ldr	r3, [pc, #48]	; (80081b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	429a      	cmp	r2, r3
 8008186:	d202      	bcs.n	800818e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008188:	4a09      	ldr	r2, [pc, #36]	; (80081b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	6013      	str	r3, [r2, #0]
}
 800818e:	bf00      	nop
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	20000440 	.word	0x20000440
 800819c:	2000033c 	.word	0x2000033c
 80081a0:	20000444 	.word	0x20000444
 80081a4:	20000428 	.word	0x20000428
 80081a8:	200003f8 	.word	0x200003f8
 80081ac:	200003f4 	.word	0x200003f4
 80081b0:	2000045c 	.word	0x2000045c

080081b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	60b9      	str	r1, [r7, #8]
 80081be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	3b04      	subs	r3, #4
 80081c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80081cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	3b04      	subs	r3, #4
 80081d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	f023 0201 	bic.w	r2, r3, #1
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3b04      	subs	r3, #4
 80081e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081e4:	4a0c      	ldr	r2, [pc, #48]	; (8008218 <pxPortInitialiseStack+0x64>)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	3b14      	subs	r3, #20
 80081ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	3b04      	subs	r3, #4
 80081fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	f06f 0202 	mvn.w	r2, #2
 8008202:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	3b20      	subs	r3, #32
 8008208:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800820a:	68fb      	ldr	r3, [r7, #12]
}
 800820c:	4618      	mov	r0, r3
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr
 8008218:	0800821d 	.word	0x0800821d

0800821c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800821c:	b480      	push	{r7}
 800821e:	b085      	sub	sp, #20
 8008220:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008222:	2300      	movs	r3, #0
 8008224:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008226:	4b12      	ldr	r3, [pc, #72]	; (8008270 <prvTaskExitError+0x54>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800822e:	d00a      	beq.n	8008246 <prvTaskExitError+0x2a>
	__asm volatile
 8008230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008234:	f383 8811 	msr	BASEPRI, r3
 8008238:	f3bf 8f6f 	isb	sy
 800823c:	f3bf 8f4f 	dsb	sy
 8008240:	60fb      	str	r3, [r7, #12]
}
 8008242:	bf00      	nop
 8008244:	e7fe      	b.n	8008244 <prvTaskExitError+0x28>
	__asm volatile
 8008246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	60bb      	str	r3, [r7, #8]
}
 8008258:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800825a:	bf00      	nop
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d0fc      	beq.n	800825c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008262:	bf00      	nop
 8008264:	bf00      	nop
 8008266:	3714      	adds	r7, #20
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr
 8008270:	20000010 	.word	0x20000010
	...

08008280 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008280:	4b07      	ldr	r3, [pc, #28]	; (80082a0 <pxCurrentTCBConst2>)
 8008282:	6819      	ldr	r1, [r3, #0]
 8008284:	6808      	ldr	r0, [r1, #0]
 8008286:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800828a:	f380 8809 	msr	PSP, r0
 800828e:	f3bf 8f6f 	isb	sy
 8008292:	f04f 0000 	mov.w	r0, #0
 8008296:	f380 8811 	msr	BASEPRI, r0
 800829a:	4770      	bx	lr
 800829c:	f3af 8000 	nop.w

080082a0 <pxCurrentTCBConst2>:
 80082a0:	2000033c 	.word	0x2000033c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80082a4:	bf00      	nop
 80082a6:	bf00      	nop

080082a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80082a8:	4808      	ldr	r0, [pc, #32]	; (80082cc <prvPortStartFirstTask+0x24>)
 80082aa:	6800      	ldr	r0, [r0, #0]
 80082ac:	6800      	ldr	r0, [r0, #0]
 80082ae:	f380 8808 	msr	MSP, r0
 80082b2:	f04f 0000 	mov.w	r0, #0
 80082b6:	f380 8814 	msr	CONTROL, r0
 80082ba:	b662      	cpsie	i
 80082bc:	b661      	cpsie	f
 80082be:	f3bf 8f4f 	dsb	sy
 80082c2:	f3bf 8f6f 	isb	sy
 80082c6:	df00      	svc	0
 80082c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80082ca:	bf00      	nop
 80082cc:	e000ed08 	.word	0xe000ed08

080082d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b086      	sub	sp, #24
 80082d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80082d6:	4b46      	ldr	r3, [pc, #280]	; (80083f0 <xPortStartScheduler+0x120>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a46      	ldr	r2, [pc, #280]	; (80083f4 <xPortStartScheduler+0x124>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d10a      	bne.n	80082f6 <xPortStartScheduler+0x26>
	__asm volatile
 80082e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082e4:	f383 8811 	msr	BASEPRI, r3
 80082e8:	f3bf 8f6f 	isb	sy
 80082ec:	f3bf 8f4f 	dsb	sy
 80082f0:	613b      	str	r3, [r7, #16]
}
 80082f2:	bf00      	nop
 80082f4:	e7fe      	b.n	80082f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80082f6:	4b3e      	ldr	r3, [pc, #248]	; (80083f0 <xPortStartScheduler+0x120>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a3f      	ldr	r2, [pc, #252]	; (80083f8 <xPortStartScheduler+0x128>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d10a      	bne.n	8008316 <xPortStartScheduler+0x46>
	__asm volatile
 8008300:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008304:	f383 8811 	msr	BASEPRI, r3
 8008308:	f3bf 8f6f 	isb	sy
 800830c:	f3bf 8f4f 	dsb	sy
 8008310:	60fb      	str	r3, [r7, #12]
}
 8008312:	bf00      	nop
 8008314:	e7fe      	b.n	8008314 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008316:	4b39      	ldr	r3, [pc, #228]	; (80083fc <xPortStartScheduler+0x12c>)
 8008318:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	781b      	ldrb	r3, [r3, #0]
 800831e:	b2db      	uxtb	r3, r3
 8008320:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008322:	697b      	ldr	r3, [r7, #20]
 8008324:	22ff      	movs	r2, #255	; 0xff
 8008326:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008328:	697b      	ldr	r3, [r7, #20]
 800832a:	781b      	ldrb	r3, [r3, #0]
 800832c:	b2db      	uxtb	r3, r3
 800832e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008330:	78fb      	ldrb	r3, [r7, #3]
 8008332:	b2db      	uxtb	r3, r3
 8008334:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008338:	b2da      	uxtb	r2, r3
 800833a:	4b31      	ldr	r3, [pc, #196]	; (8008400 <xPortStartScheduler+0x130>)
 800833c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800833e:	4b31      	ldr	r3, [pc, #196]	; (8008404 <xPortStartScheduler+0x134>)
 8008340:	2207      	movs	r2, #7
 8008342:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008344:	e009      	b.n	800835a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008346:	4b2f      	ldr	r3, [pc, #188]	; (8008404 <xPortStartScheduler+0x134>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	3b01      	subs	r3, #1
 800834c:	4a2d      	ldr	r2, [pc, #180]	; (8008404 <xPortStartScheduler+0x134>)
 800834e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008350:	78fb      	ldrb	r3, [r7, #3]
 8008352:	b2db      	uxtb	r3, r3
 8008354:	005b      	lsls	r3, r3, #1
 8008356:	b2db      	uxtb	r3, r3
 8008358:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800835a:	78fb      	ldrb	r3, [r7, #3]
 800835c:	b2db      	uxtb	r3, r3
 800835e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008362:	2b80      	cmp	r3, #128	; 0x80
 8008364:	d0ef      	beq.n	8008346 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008366:	4b27      	ldr	r3, [pc, #156]	; (8008404 <xPortStartScheduler+0x134>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f1c3 0307 	rsb	r3, r3, #7
 800836e:	2b04      	cmp	r3, #4
 8008370:	d00a      	beq.n	8008388 <xPortStartScheduler+0xb8>
	__asm volatile
 8008372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008376:	f383 8811 	msr	BASEPRI, r3
 800837a:	f3bf 8f6f 	isb	sy
 800837e:	f3bf 8f4f 	dsb	sy
 8008382:	60bb      	str	r3, [r7, #8]
}
 8008384:	bf00      	nop
 8008386:	e7fe      	b.n	8008386 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008388:	4b1e      	ldr	r3, [pc, #120]	; (8008404 <xPortStartScheduler+0x134>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	021b      	lsls	r3, r3, #8
 800838e:	4a1d      	ldr	r2, [pc, #116]	; (8008404 <xPortStartScheduler+0x134>)
 8008390:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008392:	4b1c      	ldr	r3, [pc, #112]	; (8008404 <xPortStartScheduler+0x134>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800839a:	4a1a      	ldr	r2, [pc, #104]	; (8008404 <xPortStartScheduler+0x134>)
 800839c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	b2da      	uxtb	r2, r3
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80083a6:	4b18      	ldr	r3, [pc, #96]	; (8008408 <xPortStartScheduler+0x138>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a17      	ldr	r2, [pc, #92]	; (8008408 <xPortStartScheduler+0x138>)
 80083ac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80083b0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80083b2:	4b15      	ldr	r3, [pc, #84]	; (8008408 <xPortStartScheduler+0x138>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a14      	ldr	r2, [pc, #80]	; (8008408 <xPortStartScheduler+0x138>)
 80083b8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80083bc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80083be:	f000 f8dd 	bl	800857c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80083c2:	4b12      	ldr	r3, [pc, #72]	; (800840c <xPortStartScheduler+0x13c>)
 80083c4:	2200      	movs	r2, #0
 80083c6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80083c8:	f000 f8fc 	bl	80085c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80083cc:	4b10      	ldr	r3, [pc, #64]	; (8008410 <xPortStartScheduler+0x140>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a0f      	ldr	r2, [pc, #60]	; (8008410 <xPortStartScheduler+0x140>)
 80083d2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80083d6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80083d8:	f7ff ff66 	bl	80082a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083dc:	f7ff fd34 	bl	8007e48 <vTaskSwitchContext>
	prvTaskExitError();
 80083e0:	f7ff ff1c 	bl	800821c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3718      	adds	r7, #24
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	e000ed00 	.word	0xe000ed00
 80083f4:	410fc271 	.word	0x410fc271
 80083f8:	410fc270 	.word	0x410fc270
 80083fc:	e000e400 	.word	0xe000e400
 8008400:	20000468 	.word	0x20000468
 8008404:	2000046c 	.word	0x2000046c
 8008408:	e000ed20 	.word	0xe000ed20
 800840c:	20000010 	.word	0x20000010
 8008410:	e000ef34 	.word	0xe000ef34

08008414 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
	__asm volatile
 800841a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800841e:	f383 8811 	msr	BASEPRI, r3
 8008422:	f3bf 8f6f 	isb	sy
 8008426:	f3bf 8f4f 	dsb	sy
 800842a:	607b      	str	r3, [r7, #4]
}
 800842c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800842e:	4b0f      	ldr	r3, [pc, #60]	; (800846c <vPortEnterCritical+0x58>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3301      	adds	r3, #1
 8008434:	4a0d      	ldr	r2, [pc, #52]	; (800846c <vPortEnterCritical+0x58>)
 8008436:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008438:	4b0c      	ldr	r3, [pc, #48]	; (800846c <vPortEnterCritical+0x58>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	2b01      	cmp	r3, #1
 800843e:	d10f      	bne.n	8008460 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008440:	4b0b      	ldr	r3, [pc, #44]	; (8008470 <vPortEnterCritical+0x5c>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d00a      	beq.n	8008460 <vPortEnterCritical+0x4c>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	603b      	str	r3, [r7, #0]
}
 800845c:	bf00      	nop
 800845e:	e7fe      	b.n	800845e <vPortEnterCritical+0x4a>
	}
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	20000010 	.word	0x20000010
 8008470:	e000ed04 	.word	0xe000ed04

08008474 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800847a:	4b12      	ldr	r3, [pc, #72]	; (80084c4 <vPortExitCritical+0x50>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10a      	bne.n	8008498 <vPortExitCritical+0x24>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	607b      	str	r3, [r7, #4]
}
 8008494:	bf00      	nop
 8008496:	e7fe      	b.n	8008496 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008498:	4b0a      	ldr	r3, [pc, #40]	; (80084c4 <vPortExitCritical+0x50>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3b01      	subs	r3, #1
 800849e:	4a09      	ldr	r2, [pc, #36]	; (80084c4 <vPortExitCritical+0x50>)
 80084a0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80084a2:	4b08      	ldr	r3, [pc, #32]	; (80084c4 <vPortExitCritical+0x50>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d105      	bne.n	80084b6 <vPortExitCritical+0x42>
 80084aa:	2300      	movs	r3, #0
 80084ac:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80084b4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80084b6:	bf00      	nop
 80084b8:	370c      	adds	r7, #12
 80084ba:	46bd      	mov	sp, r7
 80084bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c0:	4770      	bx	lr
 80084c2:	bf00      	nop
 80084c4:	20000010 	.word	0x20000010
	...

080084d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80084d0:	f3ef 8009 	mrs	r0, PSP
 80084d4:	f3bf 8f6f 	isb	sy
 80084d8:	4b15      	ldr	r3, [pc, #84]	; (8008530 <pxCurrentTCBConst>)
 80084da:	681a      	ldr	r2, [r3, #0]
 80084dc:	f01e 0f10 	tst.w	lr, #16
 80084e0:	bf08      	it	eq
 80084e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ea:	6010      	str	r0, [r2, #0]
 80084ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084f0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80084f4:	f380 8811 	msr	BASEPRI, r0
 80084f8:	f3bf 8f4f 	dsb	sy
 80084fc:	f3bf 8f6f 	isb	sy
 8008500:	f7ff fca2 	bl	8007e48 <vTaskSwitchContext>
 8008504:	f04f 0000 	mov.w	r0, #0
 8008508:	f380 8811 	msr	BASEPRI, r0
 800850c:	bc09      	pop	{r0, r3}
 800850e:	6819      	ldr	r1, [r3, #0]
 8008510:	6808      	ldr	r0, [r1, #0]
 8008512:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008516:	f01e 0f10 	tst.w	lr, #16
 800851a:	bf08      	it	eq
 800851c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008520:	f380 8809 	msr	PSP, r0
 8008524:	f3bf 8f6f 	isb	sy
 8008528:	4770      	bx	lr
 800852a:	bf00      	nop
 800852c:	f3af 8000 	nop.w

08008530 <pxCurrentTCBConst>:
 8008530:	2000033c 	.word	0x2000033c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008534:	bf00      	nop
 8008536:	bf00      	nop

08008538 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
	__asm volatile
 800853e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008542:	f383 8811 	msr	BASEPRI, r3
 8008546:	f3bf 8f6f 	isb	sy
 800854a:	f3bf 8f4f 	dsb	sy
 800854e:	607b      	str	r3, [r7, #4]
}
 8008550:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008552:	f7ff fbc1 	bl	8007cd8 <xTaskIncrementTick>
 8008556:	4603      	mov	r3, r0
 8008558:	2b00      	cmp	r3, #0
 800855a:	d003      	beq.n	8008564 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800855c:	4b06      	ldr	r3, [pc, #24]	; (8008578 <xPortSysTickHandler+0x40>)
 800855e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008562:	601a      	str	r2, [r3, #0]
 8008564:	2300      	movs	r3, #0
 8008566:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	f383 8811 	msr	BASEPRI, r3
}
 800856e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008570:	bf00      	nop
 8008572:	3708      	adds	r7, #8
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	e000ed04 	.word	0xe000ed04

0800857c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800857c:	b480      	push	{r7}
 800857e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008580:	4b0b      	ldr	r3, [pc, #44]	; (80085b0 <vPortSetupTimerInterrupt+0x34>)
 8008582:	2200      	movs	r2, #0
 8008584:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008586:	4b0b      	ldr	r3, [pc, #44]	; (80085b4 <vPortSetupTimerInterrupt+0x38>)
 8008588:	2200      	movs	r2, #0
 800858a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800858c:	4b0a      	ldr	r3, [pc, #40]	; (80085b8 <vPortSetupTimerInterrupt+0x3c>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	4a0a      	ldr	r2, [pc, #40]	; (80085bc <vPortSetupTimerInterrupt+0x40>)
 8008592:	fba2 2303 	umull	r2, r3, r2, r3
 8008596:	099b      	lsrs	r3, r3, #6
 8008598:	4a09      	ldr	r2, [pc, #36]	; (80085c0 <vPortSetupTimerInterrupt+0x44>)
 800859a:	3b01      	subs	r3, #1
 800859c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800859e:	4b04      	ldr	r3, [pc, #16]	; (80085b0 <vPortSetupTimerInterrupt+0x34>)
 80085a0:	2207      	movs	r2, #7
 80085a2:	601a      	str	r2, [r3, #0]
}
 80085a4:	bf00      	nop
 80085a6:	46bd      	mov	sp, r7
 80085a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ac:	4770      	bx	lr
 80085ae:	bf00      	nop
 80085b0:	e000e010 	.word	0xe000e010
 80085b4:	e000e018 	.word	0xe000e018
 80085b8:	20000004 	.word	0x20000004
 80085bc:	10624dd3 	.word	0x10624dd3
 80085c0:	e000e014 	.word	0xe000e014

080085c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80085c4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80085d4 <vPortEnableVFP+0x10>
 80085c8:	6801      	ldr	r1, [r0, #0]
 80085ca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80085ce:	6001      	str	r1, [r0, #0]
 80085d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80085d2:	bf00      	nop
 80085d4:	e000ed88 	.word	0xe000ed88

080085d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08a      	sub	sp, #40	; 0x28
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80085e0:	2300      	movs	r3, #0
 80085e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80085e4:	f7ff fabe 	bl	8007b64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80085e8:	4b5b      	ldr	r3, [pc, #364]	; (8008758 <pvPortMalloc+0x180>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d101      	bne.n	80085f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80085f0:	f000 f920 	bl	8008834 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80085f4:	4b59      	ldr	r3, [pc, #356]	; (800875c <pvPortMalloc+0x184>)
 80085f6:	681a      	ldr	r2, [r3, #0]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	4013      	ands	r3, r2
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f040 8093 	bne.w	8008728 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d01d      	beq.n	8008644 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008608:	2208      	movs	r2, #8
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	4413      	add	r3, r2
 800860e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	f003 0307 	and.w	r3, r3, #7
 8008616:	2b00      	cmp	r3, #0
 8008618:	d014      	beq.n	8008644 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f023 0307 	bic.w	r3, r3, #7
 8008620:	3308      	adds	r3, #8
 8008622:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f003 0307 	and.w	r3, r3, #7
 800862a:	2b00      	cmp	r3, #0
 800862c:	d00a      	beq.n	8008644 <pvPortMalloc+0x6c>
	__asm volatile
 800862e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008632:	f383 8811 	msr	BASEPRI, r3
 8008636:	f3bf 8f6f 	isb	sy
 800863a:	f3bf 8f4f 	dsb	sy
 800863e:	617b      	str	r3, [r7, #20]
}
 8008640:	bf00      	nop
 8008642:	e7fe      	b.n	8008642 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d06e      	beq.n	8008728 <pvPortMalloc+0x150>
 800864a:	4b45      	ldr	r3, [pc, #276]	; (8008760 <pvPortMalloc+0x188>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	429a      	cmp	r2, r3
 8008652:	d869      	bhi.n	8008728 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008654:	4b43      	ldr	r3, [pc, #268]	; (8008764 <pvPortMalloc+0x18c>)
 8008656:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008658:	4b42      	ldr	r3, [pc, #264]	; (8008764 <pvPortMalloc+0x18c>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800865e:	e004      	b.n	800866a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008662:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800866a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	429a      	cmp	r2, r3
 8008672:	d903      	bls.n	800867c <pvPortMalloc+0xa4>
 8008674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1f1      	bne.n	8008660 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800867c:	4b36      	ldr	r3, [pc, #216]	; (8008758 <pvPortMalloc+0x180>)
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008682:	429a      	cmp	r2, r3
 8008684:	d050      	beq.n	8008728 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008686:	6a3b      	ldr	r3, [r7, #32]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2208      	movs	r2, #8
 800868c:	4413      	add	r3, r2
 800868e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	6a3b      	ldr	r3, [r7, #32]
 8008696:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869a:	685a      	ldr	r2, [r3, #4]
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	1ad2      	subs	r2, r2, r3
 80086a0:	2308      	movs	r3, #8
 80086a2:	005b      	lsls	r3, r3, #1
 80086a4:	429a      	cmp	r2, r3
 80086a6:	d91f      	bls.n	80086e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4413      	add	r3, r2
 80086ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086b0:	69bb      	ldr	r3, [r7, #24]
 80086b2:	f003 0307 	and.w	r3, r3, #7
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00a      	beq.n	80086d0 <pvPortMalloc+0xf8>
	__asm volatile
 80086ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086be:	f383 8811 	msr	BASEPRI, r3
 80086c2:	f3bf 8f6f 	isb	sy
 80086c6:	f3bf 8f4f 	dsb	sy
 80086ca:	613b      	str	r3, [r7, #16]
}
 80086cc:	bf00      	nop
 80086ce:	e7fe      	b.n	80086ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80086d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d2:	685a      	ldr	r2, [r3, #4]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	1ad2      	subs	r2, r2, r3
 80086d8:	69bb      	ldr	r3, [r7, #24]
 80086da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80086dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80086e2:	69b8      	ldr	r0, [r7, #24]
 80086e4:	f000 f908 	bl	80088f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80086e8:	4b1d      	ldr	r3, [pc, #116]	; (8008760 <pvPortMalloc+0x188>)
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	4a1b      	ldr	r2, [pc, #108]	; (8008760 <pvPortMalloc+0x188>)
 80086f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086f6:	4b1a      	ldr	r3, [pc, #104]	; (8008760 <pvPortMalloc+0x188>)
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	4b1b      	ldr	r3, [pc, #108]	; (8008768 <pvPortMalloc+0x190>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	429a      	cmp	r2, r3
 8008700:	d203      	bcs.n	800870a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008702:	4b17      	ldr	r3, [pc, #92]	; (8008760 <pvPortMalloc+0x188>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a18      	ldr	r2, [pc, #96]	; (8008768 <pvPortMalloc+0x190>)
 8008708:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800870a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870c:	685a      	ldr	r2, [r3, #4]
 800870e:	4b13      	ldr	r3, [pc, #76]	; (800875c <pvPortMalloc+0x184>)
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	431a      	orrs	r2, r3
 8008714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008716:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871a:	2200      	movs	r2, #0
 800871c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800871e:	4b13      	ldr	r3, [pc, #76]	; (800876c <pvPortMalloc+0x194>)
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	3301      	adds	r3, #1
 8008724:	4a11      	ldr	r2, [pc, #68]	; (800876c <pvPortMalloc+0x194>)
 8008726:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008728:	f7ff fa2a 	bl	8007b80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	f003 0307 	and.w	r3, r3, #7
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <pvPortMalloc+0x174>
	__asm volatile
 8008736:	f04f 0350 	mov.w	r3, #80	; 0x50
 800873a:	f383 8811 	msr	BASEPRI, r3
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	60fb      	str	r3, [r7, #12]
}
 8008748:	bf00      	nop
 800874a:	e7fe      	b.n	800874a <pvPortMalloc+0x172>
	return pvReturn;
 800874c:	69fb      	ldr	r3, [r7, #28]
}
 800874e:	4618      	mov	r0, r3
 8008750:	3728      	adds	r7, #40	; 0x28
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop
 8008758:	20004078 	.word	0x20004078
 800875c:	2000408c 	.word	0x2000408c
 8008760:	2000407c 	.word	0x2000407c
 8008764:	20004070 	.word	0x20004070
 8008768:	20004080 	.word	0x20004080
 800876c:	20004084 	.word	0x20004084

08008770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b086      	sub	sp, #24
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d04d      	beq.n	800881e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008782:	2308      	movs	r3, #8
 8008784:	425b      	negs	r3, r3
 8008786:	697a      	ldr	r2, [r7, #20]
 8008788:	4413      	add	r3, r2
 800878a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	685a      	ldr	r2, [r3, #4]
 8008794:	4b24      	ldr	r3, [pc, #144]	; (8008828 <vPortFree+0xb8>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4013      	ands	r3, r2
 800879a:	2b00      	cmp	r3, #0
 800879c:	d10a      	bne.n	80087b4 <vPortFree+0x44>
	__asm volatile
 800879e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087a2:	f383 8811 	msr	BASEPRI, r3
 80087a6:	f3bf 8f6f 	isb	sy
 80087aa:	f3bf 8f4f 	dsb	sy
 80087ae:	60fb      	str	r3, [r7, #12]
}
 80087b0:	bf00      	nop
 80087b2:	e7fe      	b.n	80087b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80087b4:	693b      	ldr	r3, [r7, #16]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00a      	beq.n	80087d2 <vPortFree+0x62>
	__asm volatile
 80087bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087c0:	f383 8811 	msr	BASEPRI, r3
 80087c4:	f3bf 8f6f 	isb	sy
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	60bb      	str	r3, [r7, #8]
}
 80087ce:	bf00      	nop
 80087d0:	e7fe      	b.n	80087d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	4b14      	ldr	r3, [pc, #80]	; (8008828 <vPortFree+0xb8>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4013      	ands	r3, r2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d01e      	beq.n	800881e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d11a      	bne.n	800881e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	685a      	ldr	r2, [r3, #4]
 80087ec:	4b0e      	ldr	r3, [pc, #56]	; (8008828 <vPortFree+0xb8>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	43db      	mvns	r3, r3
 80087f2:	401a      	ands	r2, r3
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087f8:	f7ff f9b4 	bl	8007b64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	685a      	ldr	r2, [r3, #4]
 8008800:	4b0a      	ldr	r3, [pc, #40]	; (800882c <vPortFree+0xbc>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4413      	add	r3, r2
 8008806:	4a09      	ldr	r2, [pc, #36]	; (800882c <vPortFree+0xbc>)
 8008808:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800880a:	6938      	ldr	r0, [r7, #16]
 800880c:	f000 f874 	bl	80088f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008810:	4b07      	ldr	r3, [pc, #28]	; (8008830 <vPortFree+0xc0>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	3301      	adds	r3, #1
 8008816:	4a06      	ldr	r2, [pc, #24]	; (8008830 <vPortFree+0xc0>)
 8008818:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800881a:	f7ff f9b1 	bl	8007b80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800881e:	bf00      	nop
 8008820:	3718      	adds	r7, #24
 8008822:	46bd      	mov	sp, r7
 8008824:	bd80      	pop	{r7, pc}
 8008826:	bf00      	nop
 8008828:	2000408c 	.word	0x2000408c
 800882c:	2000407c 	.word	0x2000407c
 8008830:	20004088 	.word	0x20004088

08008834 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008834:	b480      	push	{r7}
 8008836:	b085      	sub	sp, #20
 8008838:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800883a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800883e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008840:	4b27      	ldr	r3, [pc, #156]	; (80088e0 <prvHeapInit+0xac>)
 8008842:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	f003 0307 	and.w	r3, r3, #7
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00c      	beq.n	8008868 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	3307      	adds	r3, #7
 8008852:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f023 0307 	bic.w	r3, r3, #7
 800885a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800885c:	68ba      	ldr	r2, [r7, #8]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	1ad3      	subs	r3, r2, r3
 8008862:	4a1f      	ldr	r2, [pc, #124]	; (80088e0 <prvHeapInit+0xac>)
 8008864:	4413      	add	r3, r2
 8008866:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800886c:	4a1d      	ldr	r2, [pc, #116]	; (80088e4 <prvHeapInit+0xb0>)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008872:	4b1c      	ldr	r3, [pc, #112]	; (80088e4 <prvHeapInit+0xb0>)
 8008874:	2200      	movs	r2, #0
 8008876:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	68ba      	ldr	r2, [r7, #8]
 800887c:	4413      	add	r3, r2
 800887e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008880:	2208      	movs	r2, #8
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	1a9b      	subs	r3, r3, r2
 8008886:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	f023 0307 	bic.w	r3, r3, #7
 800888e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	4a15      	ldr	r2, [pc, #84]	; (80088e8 <prvHeapInit+0xb4>)
 8008894:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008896:	4b14      	ldr	r3, [pc, #80]	; (80088e8 <prvHeapInit+0xb4>)
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	2200      	movs	r2, #0
 800889c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800889e:	4b12      	ldr	r3, [pc, #72]	; (80088e8 <prvHeapInit+0xb4>)
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2200      	movs	r2, #0
 80088a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	68fa      	ldr	r2, [r7, #12]
 80088ae:	1ad2      	subs	r2, r2, r3
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80088b4:	4b0c      	ldr	r3, [pc, #48]	; (80088e8 <prvHeapInit+0xb4>)
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	683b      	ldr	r3, [r7, #0]
 80088ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088bc:	683b      	ldr	r3, [r7, #0]
 80088be:	685b      	ldr	r3, [r3, #4]
 80088c0:	4a0a      	ldr	r2, [pc, #40]	; (80088ec <prvHeapInit+0xb8>)
 80088c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	4a09      	ldr	r2, [pc, #36]	; (80088f0 <prvHeapInit+0xbc>)
 80088ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80088cc:	4b09      	ldr	r3, [pc, #36]	; (80088f4 <prvHeapInit+0xc0>)
 80088ce:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80088d2:	601a      	str	r2, [r3, #0]
}
 80088d4:	bf00      	nop
 80088d6:	3714      	adds	r7, #20
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr
 80088e0:	20000470 	.word	0x20000470
 80088e4:	20004070 	.word	0x20004070
 80088e8:	20004078 	.word	0x20004078
 80088ec:	20004080 	.word	0x20004080
 80088f0:	2000407c 	.word	0x2000407c
 80088f4:	2000408c 	.word	0x2000408c

080088f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008900:	4b28      	ldr	r3, [pc, #160]	; (80089a4 <prvInsertBlockIntoFreeList+0xac>)
 8008902:	60fb      	str	r3, [r7, #12]
 8008904:	e002      	b.n	800890c <prvInsertBlockIntoFreeList+0x14>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	60fb      	str	r3, [r7, #12]
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	429a      	cmp	r2, r3
 8008914:	d8f7      	bhi.n	8008906 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	685b      	ldr	r3, [r3, #4]
 800891e:	68ba      	ldr	r2, [r7, #8]
 8008920:	4413      	add	r3, r2
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	429a      	cmp	r2, r3
 8008926:	d108      	bne.n	800893a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	685a      	ldr	r2, [r3, #4]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	441a      	add	r2, r3
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	685b      	ldr	r3, [r3, #4]
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	441a      	add	r2, r3
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	429a      	cmp	r2, r3
 800894c:	d118      	bne.n	8008980 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	4b15      	ldr	r3, [pc, #84]	; (80089a8 <prvInsertBlockIntoFreeList+0xb0>)
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	429a      	cmp	r2, r3
 8008958:	d00d      	beq.n	8008976 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	685a      	ldr	r2, [r3, #4]
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	685b      	ldr	r3, [r3, #4]
 8008964:	441a      	add	r2, r3
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	681a      	ldr	r2, [r3, #0]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	601a      	str	r2, [r3, #0]
 8008974:	e008      	b.n	8008988 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008976:	4b0c      	ldr	r3, [pc, #48]	; (80089a8 <prvInsertBlockIntoFreeList+0xb0>)
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	601a      	str	r2, [r3, #0]
 800897e:	e003      	b.n	8008988 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008988:	68fa      	ldr	r2, [r7, #12]
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	429a      	cmp	r2, r3
 800898e:	d002      	beq.n	8008996 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	687a      	ldr	r2, [r7, #4]
 8008994:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008996:	bf00      	nop
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	20004070 	.word	0x20004070
 80089a8:	20004078 	.word	0x20004078

080089ac <__errno>:
 80089ac:	4b01      	ldr	r3, [pc, #4]	; (80089b4 <__errno+0x8>)
 80089ae:	6818      	ldr	r0, [r3, #0]
 80089b0:	4770      	bx	lr
 80089b2:	bf00      	nop
 80089b4:	20000014 	.word	0x20000014

080089b8 <__libc_init_array>:
 80089b8:	b570      	push	{r4, r5, r6, lr}
 80089ba:	4d0d      	ldr	r5, [pc, #52]	; (80089f0 <__libc_init_array+0x38>)
 80089bc:	4c0d      	ldr	r4, [pc, #52]	; (80089f4 <__libc_init_array+0x3c>)
 80089be:	1b64      	subs	r4, r4, r5
 80089c0:	10a4      	asrs	r4, r4, #2
 80089c2:	2600      	movs	r6, #0
 80089c4:	42a6      	cmp	r6, r4
 80089c6:	d109      	bne.n	80089dc <__libc_init_array+0x24>
 80089c8:	4d0b      	ldr	r5, [pc, #44]	; (80089f8 <__libc_init_array+0x40>)
 80089ca:	4c0c      	ldr	r4, [pc, #48]	; (80089fc <__libc_init_array+0x44>)
 80089cc:	f000 fc4e 	bl	800926c <_init>
 80089d0:	1b64      	subs	r4, r4, r5
 80089d2:	10a4      	asrs	r4, r4, #2
 80089d4:	2600      	movs	r6, #0
 80089d6:	42a6      	cmp	r6, r4
 80089d8:	d105      	bne.n	80089e6 <__libc_init_array+0x2e>
 80089da:	bd70      	pop	{r4, r5, r6, pc}
 80089dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80089e0:	4798      	blx	r3
 80089e2:	3601      	adds	r6, #1
 80089e4:	e7ee      	b.n	80089c4 <__libc_init_array+0xc>
 80089e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ea:	4798      	blx	r3
 80089ec:	3601      	adds	r6, #1
 80089ee:	e7f2      	b.n	80089d6 <__libc_init_array+0x1e>
 80089f0:	080093c0 	.word	0x080093c0
 80089f4:	080093c0 	.word	0x080093c0
 80089f8:	080093c0 	.word	0x080093c0
 80089fc:	080093c4 	.word	0x080093c4

08008a00 <memcpy>:
 8008a00:	440a      	add	r2, r1
 8008a02:	4291      	cmp	r1, r2
 8008a04:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a08:	d100      	bne.n	8008a0c <memcpy+0xc>
 8008a0a:	4770      	bx	lr
 8008a0c:	b510      	push	{r4, lr}
 8008a0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a16:	4291      	cmp	r1, r2
 8008a18:	d1f9      	bne.n	8008a0e <memcpy+0xe>
 8008a1a:	bd10      	pop	{r4, pc}

08008a1c <memset>:
 8008a1c:	4402      	add	r2, r0
 8008a1e:	4603      	mov	r3, r0
 8008a20:	4293      	cmp	r3, r2
 8008a22:	d100      	bne.n	8008a26 <memset+0xa>
 8008a24:	4770      	bx	lr
 8008a26:	f803 1b01 	strb.w	r1, [r3], #1
 8008a2a:	e7f9      	b.n	8008a20 <memset+0x4>

08008a2c <siprintf>:
 8008a2c:	b40e      	push	{r1, r2, r3}
 8008a2e:	b500      	push	{lr}
 8008a30:	b09c      	sub	sp, #112	; 0x70
 8008a32:	ab1d      	add	r3, sp, #116	; 0x74
 8008a34:	9002      	str	r0, [sp, #8]
 8008a36:	9006      	str	r0, [sp, #24]
 8008a38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a3c:	4809      	ldr	r0, [pc, #36]	; (8008a64 <siprintf+0x38>)
 8008a3e:	9107      	str	r1, [sp, #28]
 8008a40:	9104      	str	r1, [sp, #16]
 8008a42:	4909      	ldr	r1, [pc, #36]	; (8008a68 <siprintf+0x3c>)
 8008a44:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a48:	9105      	str	r1, [sp, #20]
 8008a4a:	6800      	ldr	r0, [r0, #0]
 8008a4c:	9301      	str	r3, [sp, #4]
 8008a4e:	a902      	add	r1, sp, #8
 8008a50:	f000 f868 	bl	8008b24 <_svfiprintf_r>
 8008a54:	9b02      	ldr	r3, [sp, #8]
 8008a56:	2200      	movs	r2, #0
 8008a58:	701a      	strb	r2, [r3, #0]
 8008a5a:	b01c      	add	sp, #112	; 0x70
 8008a5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a60:	b003      	add	sp, #12
 8008a62:	4770      	bx	lr
 8008a64:	20000014 	.word	0x20000014
 8008a68:	ffff0208 	.word	0xffff0208

08008a6c <__ssputs_r>:
 8008a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a70:	688e      	ldr	r6, [r1, #8]
 8008a72:	429e      	cmp	r6, r3
 8008a74:	4682      	mov	sl, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	4690      	mov	r8, r2
 8008a7a:	461f      	mov	r7, r3
 8008a7c:	d838      	bhi.n	8008af0 <__ssputs_r+0x84>
 8008a7e:	898a      	ldrh	r2, [r1, #12]
 8008a80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008a84:	d032      	beq.n	8008aec <__ssputs_r+0x80>
 8008a86:	6825      	ldr	r5, [r4, #0]
 8008a88:	6909      	ldr	r1, [r1, #16]
 8008a8a:	eba5 0901 	sub.w	r9, r5, r1
 8008a8e:	6965      	ldr	r5, [r4, #20]
 8008a90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008a94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008a98:	3301      	adds	r3, #1
 8008a9a:	444b      	add	r3, r9
 8008a9c:	106d      	asrs	r5, r5, #1
 8008a9e:	429d      	cmp	r5, r3
 8008aa0:	bf38      	it	cc
 8008aa2:	461d      	movcc	r5, r3
 8008aa4:	0553      	lsls	r3, r2, #21
 8008aa6:	d531      	bpl.n	8008b0c <__ssputs_r+0xa0>
 8008aa8:	4629      	mov	r1, r5
 8008aaa:	f000 fb39 	bl	8009120 <_malloc_r>
 8008aae:	4606      	mov	r6, r0
 8008ab0:	b950      	cbnz	r0, 8008ac8 <__ssputs_r+0x5c>
 8008ab2:	230c      	movs	r3, #12
 8008ab4:	f8ca 3000 	str.w	r3, [sl]
 8008ab8:	89a3      	ldrh	r3, [r4, #12]
 8008aba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008abe:	81a3      	strh	r3, [r4, #12]
 8008ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac8:	6921      	ldr	r1, [r4, #16]
 8008aca:	464a      	mov	r2, r9
 8008acc:	f7ff ff98 	bl	8008a00 <memcpy>
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008ad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	6126      	str	r6, [r4, #16]
 8008ade:	6165      	str	r5, [r4, #20]
 8008ae0:	444e      	add	r6, r9
 8008ae2:	eba5 0509 	sub.w	r5, r5, r9
 8008ae6:	6026      	str	r6, [r4, #0]
 8008ae8:	60a5      	str	r5, [r4, #8]
 8008aea:	463e      	mov	r6, r7
 8008aec:	42be      	cmp	r6, r7
 8008aee:	d900      	bls.n	8008af2 <__ssputs_r+0x86>
 8008af0:	463e      	mov	r6, r7
 8008af2:	4632      	mov	r2, r6
 8008af4:	6820      	ldr	r0, [r4, #0]
 8008af6:	4641      	mov	r1, r8
 8008af8:	f000 faa8 	bl	800904c <memmove>
 8008afc:	68a3      	ldr	r3, [r4, #8]
 8008afe:	6822      	ldr	r2, [r4, #0]
 8008b00:	1b9b      	subs	r3, r3, r6
 8008b02:	4432      	add	r2, r6
 8008b04:	60a3      	str	r3, [r4, #8]
 8008b06:	6022      	str	r2, [r4, #0]
 8008b08:	2000      	movs	r0, #0
 8008b0a:	e7db      	b.n	8008ac4 <__ssputs_r+0x58>
 8008b0c:	462a      	mov	r2, r5
 8008b0e:	f000 fb61 	bl	80091d4 <_realloc_r>
 8008b12:	4606      	mov	r6, r0
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d1e1      	bne.n	8008adc <__ssputs_r+0x70>
 8008b18:	6921      	ldr	r1, [r4, #16]
 8008b1a:	4650      	mov	r0, sl
 8008b1c:	f000 fab0 	bl	8009080 <_free_r>
 8008b20:	e7c7      	b.n	8008ab2 <__ssputs_r+0x46>
	...

08008b24 <_svfiprintf_r>:
 8008b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b28:	4698      	mov	r8, r3
 8008b2a:	898b      	ldrh	r3, [r1, #12]
 8008b2c:	061b      	lsls	r3, r3, #24
 8008b2e:	b09d      	sub	sp, #116	; 0x74
 8008b30:	4607      	mov	r7, r0
 8008b32:	460d      	mov	r5, r1
 8008b34:	4614      	mov	r4, r2
 8008b36:	d50e      	bpl.n	8008b56 <_svfiprintf_r+0x32>
 8008b38:	690b      	ldr	r3, [r1, #16]
 8008b3a:	b963      	cbnz	r3, 8008b56 <_svfiprintf_r+0x32>
 8008b3c:	2140      	movs	r1, #64	; 0x40
 8008b3e:	f000 faef 	bl	8009120 <_malloc_r>
 8008b42:	6028      	str	r0, [r5, #0]
 8008b44:	6128      	str	r0, [r5, #16]
 8008b46:	b920      	cbnz	r0, 8008b52 <_svfiprintf_r+0x2e>
 8008b48:	230c      	movs	r3, #12
 8008b4a:	603b      	str	r3, [r7, #0]
 8008b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b50:	e0d1      	b.n	8008cf6 <_svfiprintf_r+0x1d2>
 8008b52:	2340      	movs	r3, #64	; 0x40
 8008b54:	616b      	str	r3, [r5, #20]
 8008b56:	2300      	movs	r3, #0
 8008b58:	9309      	str	r3, [sp, #36]	; 0x24
 8008b5a:	2320      	movs	r3, #32
 8008b5c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008b60:	f8cd 800c 	str.w	r8, [sp, #12]
 8008b64:	2330      	movs	r3, #48	; 0x30
 8008b66:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008d10 <_svfiprintf_r+0x1ec>
 8008b6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008b6e:	f04f 0901 	mov.w	r9, #1
 8008b72:	4623      	mov	r3, r4
 8008b74:	469a      	mov	sl, r3
 8008b76:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b7a:	b10a      	cbz	r2, 8008b80 <_svfiprintf_r+0x5c>
 8008b7c:	2a25      	cmp	r2, #37	; 0x25
 8008b7e:	d1f9      	bne.n	8008b74 <_svfiprintf_r+0x50>
 8008b80:	ebba 0b04 	subs.w	fp, sl, r4
 8008b84:	d00b      	beq.n	8008b9e <_svfiprintf_r+0x7a>
 8008b86:	465b      	mov	r3, fp
 8008b88:	4622      	mov	r2, r4
 8008b8a:	4629      	mov	r1, r5
 8008b8c:	4638      	mov	r0, r7
 8008b8e:	f7ff ff6d 	bl	8008a6c <__ssputs_r>
 8008b92:	3001      	adds	r0, #1
 8008b94:	f000 80aa 	beq.w	8008cec <_svfiprintf_r+0x1c8>
 8008b98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b9a:	445a      	add	r2, fp
 8008b9c:	9209      	str	r2, [sp, #36]	; 0x24
 8008b9e:	f89a 3000 	ldrb.w	r3, [sl]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f000 80a2 	beq.w	8008cec <_svfiprintf_r+0x1c8>
 8008ba8:	2300      	movs	r3, #0
 8008baa:	f04f 32ff 	mov.w	r2, #4294967295
 8008bae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008bb2:	f10a 0a01 	add.w	sl, sl, #1
 8008bb6:	9304      	str	r3, [sp, #16]
 8008bb8:	9307      	str	r3, [sp, #28]
 8008bba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008bbe:	931a      	str	r3, [sp, #104]	; 0x68
 8008bc0:	4654      	mov	r4, sl
 8008bc2:	2205      	movs	r2, #5
 8008bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008bc8:	4851      	ldr	r0, [pc, #324]	; (8008d10 <_svfiprintf_r+0x1ec>)
 8008bca:	f7f7 fb31 	bl	8000230 <memchr>
 8008bce:	9a04      	ldr	r2, [sp, #16]
 8008bd0:	b9d8      	cbnz	r0, 8008c0a <_svfiprintf_r+0xe6>
 8008bd2:	06d0      	lsls	r0, r2, #27
 8008bd4:	bf44      	itt	mi
 8008bd6:	2320      	movmi	r3, #32
 8008bd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008bdc:	0711      	lsls	r1, r2, #28
 8008bde:	bf44      	itt	mi
 8008be0:	232b      	movmi	r3, #43	; 0x2b
 8008be2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008be6:	f89a 3000 	ldrb.w	r3, [sl]
 8008bea:	2b2a      	cmp	r3, #42	; 0x2a
 8008bec:	d015      	beq.n	8008c1a <_svfiprintf_r+0xf6>
 8008bee:	9a07      	ldr	r2, [sp, #28]
 8008bf0:	4654      	mov	r4, sl
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	f04f 0c0a 	mov.w	ip, #10
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008bfe:	3b30      	subs	r3, #48	; 0x30
 8008c00:	2b09      	cmp	r3, #9
 8008c02:	d94e      	bls.n	8008ca2 <_svfiprintf_r+0x17e>
 8008c04:	b1b0      	cbz	r0, 8008c34 <_svfiprintf_r+0x110>
 8008c06:	9207      	str	r2, [sp, #28]
 8008c08:	e014      	b.n	8008c34 <_svfiprintf_r+0x110>
 8008c0a:	eba0 0308 	sub.w	r3, r0, r8
 8008c0e:	fa09 f303 	lsl.w	r3, r9, r3
 8008c12:	4313      	orrs	r3, r2
 8008c14:	9304      	str	r3, [sp, #16]
 8008c16:	46a2      	mov	sl, r4
 8008c18:	e7d2      	b.n	8008bc0 <_svfiprintf_r+0x9c>
 8008c1a:	9b03      	ldr	r3, [sp, #12]
 8008c1c:	1d19      	adds	r1, r3, #4
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	9103      	str	r1, [sp, #12]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	bfbb      	ittet	lt
 8008c26:	425b      	neglt	r3, r3
 8008c28:	f042 0202 	orrlt.w	r2, r2, #2
 8008c2c:	9307      	strge	r3, [sp, #28]
 8008c2e:	9307      	strlt	r3, [sp, #28]
 8008c30:	bfb8      	it	lt
 8008c32:	9204      	strlt	r2, [sp, #16]
 8008c34:	7823      	ldrb	r3, [r4, #0]
 8008c36:	2b2e      	cmp	r3, #46	; 0x2e
 8008c38:	d10c      	bne.n	8008c54 <_svfiprintf_r+0x130>
 8008c3a:	7863      	ldrb	r3, [r4, #1]
 8008c3c:	2b2a      	cmp	r3, #42	; 0x2a
 8008c3e:	d135      	bne.n	8008cac <_svfiprintf_r+0x188>
 8008c40:	9b03      	ldr	r3, [sp, #12]
 8008c42:	1d1a      	adds	r2, r3, #4
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	9203      	str	r2, [sp, #12]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	bfb8      	it	lt
 8008c4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008c50:	3402      	adds	r4, #2
 8008c52:	9305      	str	r3, [sp, #20]
 8008c54:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008d20 <_svfiprintf_r+0x1fc>
 8008c58:	7821      	ldrb	r1, [r4, #0]
 8008c5a:	2203      	movs	r2, #3
 8008c5c:	4650      	mov	r0, sl
 8008c5e:	f7f7 fae7 	bl	8000230 <memchr>
 8008c62:	b140      	cbz	r0, 8008c76 <_svfiprintf_r+0x152>
 8008c64:	2340      	movs	r3, #64	; 0x40
 8008c66:	eba0 000a 	sub.w	r0, r0, sl
 8008c6a:	fa03 f000 	lsl.w	r0, r3, r0
 8008c6e:	9b04      	ldr	r3, [sp, #16]
 8008c70:	4303      	orrs	r3, r0
 8008c72:	3401      	adds	r4, #1
 8008c74:	9304      	str	r3, [sp, #16]
 8008c76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c7a:	4826      	ldr	r0, [pc, #152]	; (8008d14 <_svfiprintf_r+0x1f0>)
 8008c7c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008c80:	2206      	movs	r2, #6
 8008c82:	f7f7 fad5 	bl	8000230 <memchr>
 8008c86:	2800      	cmp	r0, #0
 8008c88:	d038      	beq.n	8008cfc <_svfiprintf_r+0x1d8>
 8008c8a:	4b23      	ldr	r3, [pc, #140]	; (8008d18 <_svfiprintf_r+0x1f4>)
 8008c8c:	bb1b      	cbnz	r3, 8008cd6 <_svfiprintf_r+0x1b2>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	3307      	adds	r3, #7
 8008c92:	f023 0307 	bic.w	r3, r3, #7
 8008c96:	3308      	adds	r3, #8
 8008c98:	9303      	str	r3, [sp, #12]
 8008c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c9c:	4433      	add	r3, r6
 8008c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8008ca0:	e767      	b.n	8008b72 <_svfiprintf_r+0x4e>
 8008ca2:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	2001      	movs	r0, #1
 8008caa:	e7a5      	b.n	8008bf8 <_svfiprintf_r+0xd4>
 8008cac:	2300      	movs	r3, #0
 8008cae:	3401      	adds	r4, #1
 8008cb0:	9305      	str	r3, [sp, #20]
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	f04f 0c0a 	mov.w	ip, #10
 8008cb8:	4620      	mov	r0, r4
 8008cba:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008cbe:	3a30      	subs	r2, #48	; 0x30
 8008cc0:	2a09      	cmp	r2, #9
 8008cc2:	d903      	bls.n	8008ccc <_svfiprintf_r+0x1a8>
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d0c5      	beq.n	8008c54 <_svfiprintf_r+0x130>
 8008cc8:	9105      	str	r1, [sp, #20]
 8008cca:	e7c3      	b.n	8008c54 <_svfiprintf_r+0x130>
 8008ccc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008cd0:	4604      	mov	r4, r0
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e7f0      	b.n	8008cb8 <_svfiprintf_r+0x194>
 8008cd6:	ab03      	add	r3, sp, #12
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	462a      	mov	r2, r5
 8008cdc:	4b0f      	ldr	r3, [pc, #60]	; (8008d1c <_svfiprintf_r+0x1f8>)
 8008cde:	a904      	add	r1, sp, #16
 8008ce0:	4638      	mov	r0, r7
 8008ce2:	f3af 8000 	nop.w
 8008ce6:	1c42      	adds	r2, r0, #1
 8008ce8:	4606      	mov	r6, r0
 8008cea:	d1d6      	bne.n	8008c9a <_svfiprintf_r+0x176>
 8008cec:	89ab      	ldrh	r3, [r5, #12]
 8008cee:	065b      	lsls	r3, r3, #25
 8008cf0:	f53f af2c 	bmi.w	8008b4c <_svfiprintf_r+0x28>
 8008cf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008cf6:	b01d      	add	sp, #116	; 0x74
 8008cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfc:	ab03      	add	r3, sp, #12
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	462a      	mov	r2, r5
 8008d02:	4b06      	ldr	r3, [pc, #24]	; (8008d1c <_svfiprintf_r+0x1f8>)
 8008d04:	a904      	add	r1, sp, #16
 8008d06:	4638      	mov	r0, r7
 8008d08:	f000 f87a 	bl	8008e00 <_printf_i>
 8008d0c:	e7eb      	b.n	8008ce6 <_svfiprintf_r+0x1c2>
 8008d0e:	bf00      	nop
 8008d10:	08009384 	.word	0x08009384
 8008d14:	0800938e 	.word	0x0800938e
 8008d18:	00000000 	.word	0x00000000
 8008d1c:	08008a6d 	.word	0x08008a6d
 8008d20:	0800938a 	.word	0x0800938a

08008d24 <_printf_common>:
 8008d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d28:	4616      	mov	r6, r2
 8008d2a:	4699      	mov	r9, r3
 8008d2c:	688a      	ldr	r2, [r1, #8]
 8008d2e:	690b      	ldr	r3, [r1, #16]
 8008d30:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008d34:	4293      	cmp	r3, r2
 8008d36:	bfb8      	it	lt
 8008d38:	4613      	movlt	r3, r2
 8008d3a:	6033      	str	r3, [r6, #0]
 8008d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008d40:	4607      	mov	r7, r0
 8008d42:	460c      	mov	r4, r1
 8008d44:	b10a      	cbz	r2, 8008d4a <_printf_common+0x26>
 8008d46:	3301      	adds	r3, #1
 8008d48:	6033      	str	r3, [r6, #0]
 8008d4a:	6823      	ldr	r3, [r4, #0]
 8008d4c:	0699      	lsls	r1, r3, #26
 8008d4e:	bf42      	ittt	mi
 8008d50:	6833      	ldrmi	r3, [r6, #0]
 8008d52:	3302      	addmi	r3, #2
 8008d54:	6033      	strmi	r3, [r6, #0]
 8008d56:	6825      	ldr	r5, [r4, #0]
 8008d58:	f015 0506 	ands.w	r5, r5, #6
 8008d5c:	d106      	bne.n	8008d6c <_printf_common+0x48>
 8008d5e:	f104 0a19 	add.w	sl, r4, #25
 8008d62:	68e3      	ldr	r3, [r4, #12]
 8008d64:	6832      	ldr	r2, [r6, #0]
 8008d66:	1a9b      	subs	r3, r3, r2
 8008d68:	42ab      	cmp	r3, r5
 8008d6a:	dc26      	bgt.n	8008dba <_printf_common+0x96>
 8008d6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008d70:	1e13      	subs	r3, r2, #0
 8008d72:	6822      	ldr	r2, [r4, #0]
 8008d74:	bf18      	it	ne
 8008d76:	2301      	movne	r3, #1
 8008d78:	0692      	lsls	r2, r2, #26
 8008d7a:	d42b      	bmi.n	8008dd4 <_printf_common+0xb0>
 8008d7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008d80:	4649      	mov	r1, r9
 8008d82:	4638      	mov	r0, r7
 8008d84:	47c0      	blx	r8
 8008d86:	3001      	adds	r0, #1
 8008d88:	d01e      	beq.n	8008dc8 <_printf_common+0xa4>
 8008d8a:	6823      	ldr	r3, [r4, #0]
 8008d8c:	68e5      	ldr	r5, [r4, #12]
 8008d8e:	6832      	ldr	r2, [r6, #0]
 8008d90:	f003 0306 	and.w	r3, r3, #6
 8008d94:	2b04      	cmp	r3, #4
 8008d96:	bf08      	it	eq
 8008d98:	1aad      	subeq	r5, r5, r2
 8008d9a:	68a3      	ldr	r3, [r4, #8]
 8008d9c:	6922      	ldr	r2, [r4, #16]
 8008d9e:	bf0c      	ite	eq
 8008da0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008da4:	2500      	movne	r5, #0
 8008da6:	4293      	cmp	r3, r2
 8008da8:	bfc4      	itt	gt
 8008daa:	1a9b      	subgt	r3, r3, r2
 8008dac:	18ed      	addgt	r5, r5, r3
 8008dae:	2600      	movs	r6, #0
 8008db0:	341a      	adds	r4, #26
 8008db2:	42b5      	cmp	r5, r6
 8008db4:	d11a      	bne.n	8008dec <_printf_common+0xc8>
 8008db6:	2000      	movs	r0, #0
 8008db8:	e008      	b.n	8008dcc <_printf_common+0xa8>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	4652      	mov	r2, sl
 8008dbe:	4649      	mov	r1, r9
 8008dc0:	4638      	mov	r0, r7
 8008dc2:	47c0      	blx	r8
 8008dc4:	3001      	adds	r0, #1
 8008dc6:	d103      	bne.n	8008dd0 <_printf_common+0xac>
 8008dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dd0:	3501      	adds	r5, #1
 8008dd2:	e7c6      	b.n	8008d62 <_printf_common+0x3e>
 8008dd4:	18e1      	adds	r1, r4, r3
 8008dd6:	1c5a      	adds	r2, r3, #1
 8008dd8:	2030      	movs	r0, #48	; 0x30
 8008dda:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008dde:	4422      	add	r2, r4
 8008de0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008de4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008de8:	3302      	adds	r3, #2
 8008dea:	e7c7      	b.n	8008d7c <_printf_common+0x58>
 8008dec:	2301      	movs	r3, #1
 8008dee:	4622      	mov	r2, r4
 8008df0:	4649      	mov	r1, r9
 8008df2:	4638      	mov	r0, r7
 8008df4:	47c0      	blx	r8
 8008df6:	3001      	adds	r0, #1
 8008df8:	d0e6      	beq.n	8008dc8 <_printf_common+0xa4>
 8008dfa:	3601      	adds	r6, #1
 8008dfc:	e7d9      	b.n	8008db2 <_printf_common+0x8e>
	...

08008e00 <_printf_i>:
 8008e00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e04:	460c      	mov	r4, r1
 8008e06:	4691      	mov	r9, r2
 8008e08:	7e27      	ldrb	r7, [r4, #24]
 8008e0a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008e0c:	2f78      	cmp	r7, #120	; 0x78
 8008e0e:	4680      	mov	r8, r0
 8008e10:	469a      	mov	sl, r3
 8008e12:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e16:	d807      	bhi.n	8008e28 <_printf_i+0x28>
 8008e18:	2f62      	cmp	r7, #98	; 0x62
 8008e1a:	d80a      	bhi.n	8008e32 <_printf_i+0x32>
 8008e1c:	2f00      	cmp	r7, #0
 8008e1e:	f000 80d8 	beq.w	8008fd2 <_printf_i+0x1d2>
 8008e22:	2f58      	cmp	r7, #88	; 0x58
 8008e24:	f000 80a3 	beq.w	8008f6e <_printf_i+0x16e>
 8008e28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008e2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008e30:	e03a      	b.n	8008ea8 <_printf_i+0xa8>
 8008e32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008e36:	2b15      	cmp	r3, #21
 8008e38:	d8f6      	bhi.n	8008e28 <_printf_i+0x28>
 8008e3a:	a001      	add	r0, pc, #4	; (adr r0, 8008e40 <_printf_i+0x40>)
 8008e3c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008e40:	08008e99 	.word	0x08008e99
 8008e44:	08008ead 	.word	0x08008ead
 8008e48:	08008e29 	.word	0x08008e29
 8008e4c:	08008e29 	.word	0x08008e29
 8008e50:	08008e29 	.word	0x08008e29
 8008e54:	08008e29 	.word	0x08008e29
 8008e58:	08008ead 	.word	0x08008ead
 8008e5c:	08008e29 	.word	0x08008e29
 8008e60:	08008e29 	.word	0x08008e29
 8008e64:	08008e29 	.word	0x08008e29
 8008e68:	08008e29 	.word	0x08008e29
 8008e6c:	08008fb9 	.word	0x08008fb9
 8008e70:	08008edd 	.word	0x08008edd
 8008e74:	08008f9b 	.word	0x08008f9b
 8008e78:	08008e29 	.word	0x08008e29
 8008e7c:	08008e29 	.word	0x08008e29
 8008e80:	08008fdb 	.word	0x08008fdb
 8008e84:	08008e29 	.word	0x08008e29
 8008e88:	08008edd 	.word	0x08008edd
 8008e8c:	08008e29 	.word	0x08008e29
 8008e90:	08008e29 	.word	0x08008e29
 8008e94:	08008fa3 	.word	0x08008fa3
 8008e98:	680b      	ldr	r3, [r1, #0]
 8008e9a:	1d1a      	adds	r2, r3, #4
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	600a      	str	r2, [r1, #0]
 8008ea0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008ea4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e0a3      	b.n	8008ff4 <_printf_i+0x1f4>
 8008eac:	6825      	ldr	r5, [r4, #0]
 8008eae:	6808      	ldr	r0, [r1, #0]
 8008eb0:	062e      	lsls	r6, r5, #24
 8008eb2:	f100 0304 	add.w	r3, r0, #4
 8008eb6:	d50a      	bpl.n	8008ece <_printf_i+0xce>
 8008eb8:	6805      	ldr	r5, [r0, #0]
 8008eba:	600b      	str	r3, [r1, #0]
 8008ebc:	2d00      	cmp	r5, #0
 8008ebe:	da03      	bge.n	8008ec8 <_printf_i+0xc8>
 8008ec0:	232d      	movs	r3, #45	; 0x2d
 8008ec2:	426d      	negs	r5, r5
 8008ec4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ec8:	485e      	ldr	r0, [pc, #376]	; (8009044 <_printf_i+0x244>)
 8008eca:	230a      	movs	r3, #10
 8008ecc:	e019      	b.n	8008f02 <_printf_i+0x102>
 8008ece:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008ed2:	6805      	ldr	r5, [r0, #0]
 8008ed4:	600b      	str	r3, [r1, #0]
 8008ed6:	bf18      	it	ne
 8008ed8:	b22d      	sxthne	r5, r5
 8008eda:	e7ef      	b.n	8008ebc <_printf_i+0xbc>
 8008edc:	680b      	ldr	r3, [r1, #0]
 8008ede:	6825      	ldr	r5, [r4, #0]
 8008ee0:	1d18      	adds	r0, r3, #4
 8008ee2:	6008      	str	r0, [r1, #0]
 8008ee4:	0628      	lsls	r0, r5, #24
 8008ee6:	d501      	bpl.n	8008eec <_printf_i+0xec>
 8008ee8:	681d      	ldr	r5, [r3, #0]
 8008eea:	e002      	b.n	8008ef2 <_printf_i+0xf2>
 8008eec:	0669      	lsls	r1, r5, #25
 8008eee:	d5fb      	bpl.n	8008ee8 <_printf_i+0xe8>
 8008ef0:	881d      	ldrh	r5, [r3, #0]
 8008ef2:	4854      	ldr	r0, [pc, #336]	; (8009044 <_printf_i+0x244>)
 8008ef4:	2f6f      	cmp	r7, #111	; 0x6f
 8008ef6:	bf0c      	ite	eq
 8008ef8:	2308      	moveq	r3, #8
 8008efa:	230a      	movne	r3, #10
 8008efc:	2100      	movs	r1, #0
 8008efe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008f02:	6866      	ldr	r6, [r4, #4]
 8008f04:	60a6      	str	r6, [r4, #8]
 8008f06:	2e00      	cmp	r6, #0
 8008f08:	bfa2      	ittt	ge
 8008f0a:	6821      	ldrge	r1, [r4, #0]
 8008f0c:	f021 0104 	bicge.w	r1, r1, #4
 8008f10:	6021      	strge	r1, [r4, #0]
 8008f12:	b90d      	cbnz	r5, 8008f18 <_printf_i+0x118>
 8008f14:	2e00      	cmp	r6, #0
 8008f16:	d04d      	beq.n	8008fb4 <_printf_i+0x1b4>
 8008f18:	4616      	mov	r6, r2
 8008f1a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f1e:	fb03 5711 	mls	r7, r3, r1, r5
 8008f22:	5dc7      	ldrb	r7, [r0, r7]
 8008f24:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f28:	462f      	mov	r7, r5
 8008f2a:	42bb      	cmp	r3, r7
 8008f2c:	460d      	mov	r5, r1
 8008f2e:	d9f4      	bls.n	8008f1a <_printf_i+0x11a>
 8008f30:	2b08      	cmp	r3, #8
 8008f32:	d10b      	bne.n	8008f4c <_printf_i+0x14c>
 8008f34:	6823      	ldr	r3, [r4, #0]
 8008f36:	07df      	lsls	r7, r3, #31
 8008f38:	d508      	bpl.n	8008f4c <_printf_i+0x14c>
 8008f3a:	6923      	ldr	r3, [r4, #16]
 8008f3c:	6861      	ldr	r1, [r4, #4]
 8008f3e:	4299      	cmp	r1, r3
 8008f40:	bfde      	ittt	le
 8008f42:	2330      	movle	r3, #48	; 0x30
 8008f44:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f48:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f4c:	1b92      	subs	r2, r2, r6
 8008f4e:	6122      	str	r2, [r4, #16]
 8008f50:	f8cd a000 	str.w	sl, [sp]
 8008f54:	464b      	mov	r3, r9
 8008f56:	aa03      	add	r2, sp, #12
 8008f58:	4621      	mov	r1, r4
 8008f5a:	4640      	mov	r0, r8
 8008f5c:	f7ff fee2 	bl	8008d24 <_printf_common>
 8008f60:	3001      	adds	r0, #1
 8008f62:	d14c      	bne.n	8008ffe <_printf_i+0x1fe>
 8008f64:	f04f 30ff 	mov.w	r0, #4294967295
 8008f68:	b004      	add	sp, #16
 8008f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f6e:	4835      	ldr	r0, [pc, #212]	; (8009044 <_printf_i+0x244>)
 8008f70:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008f74:	6823      	ldr	r3, [r4, #0]
 8008f76:	680e      	ldr	r6, [r1, #0]
 8008f78:	061f      	lsls	r7, r3, #24
 8008f7a:	f856 5b04 	ldr.w	r5, [r6], #4
 8008f7e:	600e      	str	r6, [r1, #0]
 8008f80:	d514      	bpl.n	8008fac <_printf_i+0x1ac>
 8008f82:	07d9      	lsls	r1, r3, #31
 8008f84:	bf44      	itt	mi
 8008f86:	f043 0320 	orrmi.w	r3, r3, #32
 8008f8a:	6023      	strmi	r3, [r4, #0]
 8008f8c:	b91d      	cbnz	r5, 8008f96 <_printf_i+0x196>
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	f023 0320 	bic.w	r3, r3, #32
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	2310      	movs	r3, #16
 8008f98:	e7b0      	b.n	8008efc <_printf_i+0xfc>
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	f043 0320 	orr.w	r3, r3, #32
 8008fa0:	6023      	str	r3, [r4, #0]
 8008fa2:	2378      	movs	r3, #120	; 0x78
 8008fa4:	4828      	ldr	r0, [pc, #160]	; (8009048 <_printf_i+0x248>)
 8008fa6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008faa:	e7e3      	b.n	8008f74 <_printf_i+0x174>
 8008fac:	065e      	lsls	r6, r3, #25
 8008fae:	bf48      	it	mi
 8008fb0:	b2ad      	uxthmi	r5, r5
 8008fb2:	e7e6      	b.n	8008f82 <_printf_i+0x182>
 8008fb4:	4616      	mov	r6, r2
 8008fb6:	e7bb      	b.n	8008f30 <_printf_i+0x130>
 8008fb8:	680b      	ldr	r3, [r1, #0]
 8008fba:	6826      	ldr	r6, [r4, #0]
 8008fbc:	6960      	ldr	r0, [r4, #20]
 8008fbe:	1d1d      	adds	r5, r3, #4
 8008fc0:	600d      	str	r5, [r1, #0]
 8008fc2:	0635      	lsls	r5, r6, #24
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	d501      	bpl.n	8008fcc <_printf_i+0x1cc>
 8008fc8:	6018      	str	r0, [r3, #0]
 8008fca:	e002      	b.n	8008fd2 <_printf_i+0x1d2>
 8008fcc:	0671      	lsls	r1, r6, #25
 8008fce:	d5fb      	bpl.n	8008fc8 <_printf_i+0x1c8>
 8008fd0:	8018      	strh	r0, [r3, #0]
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	6123      	str	r3, [r4, #16]
 8008fd6:	4616      	mov	r6, r2
 8008fd8:	e7ba      	b.n	8008f50 <_printf_i+0x150>
 8008fda:	680b      	ldr	r3, [r1, #0]
 8008fdc:	1d1a      	adds	r2, r3, #4
 8008fde:	600a      	str	r2, [r1, #0]
 8008fe0:	681e      	ldr	r6, [r3, #0]
 8008fe2:	6862      	ldr	r2, [r4, #4]
 8008fe4:	2100      	movs	r1, #0
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	f7f7 f922 	bl	8000230 <memchr>
 8008fec:	b108      	cbz	r0, 8008ff2 <_printf_i+0x1f2>
 8008fee:	1b80      	subs	r0, r0, r6
 8008ff0:	6060      	str	r0, [r4, #4]
 8008ff2:	6863      	ldr	r3, [r4, #4]
 8008ff4:	6123      	str	r3, [r4, #16]
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ffc:	e7a8      	b.n	8008f50 <_printf_i+0x150>
 8008ffe:	6923      	ldr	r3, [r4, #16]
 8009000:	4632      	mov	r2, r6
 8009002:	4649      	mov	r1, r9
 8009004:	4640      	mov	r0, r8
 8009006:	47d0      	blx	sl
 8009008:	3001      	adds	r0, #1
 800900a:	d0ab      	beq.n	8008f64 <_printf_i+0x164>
 800900c:	6823      	ldr	r3, [r4, #0]
 800900e:	079b      	lsls	r3, r3, #30
 8009010:	d413      	bmi.n	800903a <_printf_i+0x23a>
 8009012:	68e0      	ldr	r0, [r4, #12]
 8009014:	9b03      	ldr	r3, [sp, #12]
 8009016:	4298      	cmp	r0, r3
 8009018:	bfb8      	it	lt
 800901a:	4618      	movlt	r0, r3
 800901c:	e7a4      	b.n	8008f68 <_printf_i+0x168>
 800901e:	2301      	movs	r3, #1
 8009020:	4632      	mov	r2, r6
 8009022:	4649      	mov	r1, r9
 8009024:	4640      	mov	r0, r8
 8009026:	47d0      	blx	sl
 8009028:	3001      	adds	r0, #1
 800902a:	d09b      	beq.n	8008f64 <_printf_i+0x164>
 800902c:	3501      	adds	r5, #1
 800902e:	68e3      	ldr	r3, [r4, #12]
 8009030:	9903      	ldr	r1, [sp, #12]
 8009032:	1a5b      	subs	r3, r3, r1
 8009034:	42ab      	cmp	r3, r5
 8009036:	dcf2      	bgt.n	800901e <_printf_i+0x21e>
 8009038:	e7eb      	b.n	8009012 <_printf_i+0x212>
 800903a:	2500      	movs	r5, #0
 800903c:	f104 0619 	add.w	r6, r4, #25
 8009040:	e7f5      	b.n	800902e <_printf_i+0x22e>
 8009042:	bf00      	nop
 8009044:	08009395 	.word	0x08009395
 8009048:	080093a6 	.word	0x080093a6

0800904c <memmove>:
 800904c:	4288      	cmp	r0, r1
 800904e:	b510      	push	{r4, lr}
 8009050:	eb01 0402 	add.w	r4, r1, r2
 8009054:	d902      	bls.n	800905c <memmove+0x10>
 8009056:	4284      	cmp	r4, r0
 8009058:	4623      	mov	r3, r4
 800905a:	d807      	bhi.n	800906c <memmove+0x20>
 800905c:	1e43      	subs	r3, r0, #1
 800905e:	42a1      	cmp	r1, r4
 8009060:	d008      	beq.n	8009074 <memmove+0x28>
 8009062:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009066:	f803 2f01 	strb.w	r2, [r3, #1]!
 800906a:	e7f8      	b.n	800905e <memmove+0x12>
 800906c:	4402      	add	r2, r0
 800906e:	4601      	mov	r1, r0
 8009070:	428a      	cmp	r2, r1
 8009072:	d100      	bne.n	8009076 <memmove+0x2a>
 8009074:	bd10      	pop	{r4, pc}
 8009076:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800907a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800907e:	e7f7      	b.n	8009070 <memmove+0x24>

08009080 <_free_r>:
 8009080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009082:	2900      	cmp	r1, #0
 8009084:	d048      	beq.n	8009118 <_free_r+0x98>
 8009086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800908a:	9001      	str	r0, [sp, #4]
 800908c:	2b00      	cmp	r3, #0
 800908e:	f1a1 0404 	sub.w	r4, r1, #4
 8009092:	bfb8      	it	lt
 8009094:	18e4      	addlt	r4, r4, r3
 8009096:	f000 f8d3 	bl	8009240 <__malloc_lock>
 800909a:	4a20      	ldr	r2, [pc, #128]	; (800911c <_free_r+0x9c>)
 800909c:	9801      	ldr	r0, [sp, #4]
 800909e:	6813      	ldr	r3, [r2, #0]
 80090a0:	4615      	mov	r5, r2
 80090a2:	b933      	cbnz	r3, 80090b2 <_free_r+0x32>
 80090a4:	6063      	str	r3, [r4, #4]
 80090a6:	6014      	str	r4, [r2, #0]
 80090a8:	b003      	add	sp, #12
 80090aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090ae:	f000 b8cd 	b.w	800924c <__malloc_unlock>
 80090b2:	42a3      	cmp	r3, r4
 80090b4:	d90b      	bls.n	80090ce <_free_r+0x4e>
 80090b6:	6821      	ldr	r1, [r4, #0]
 80090b8:	1862      	adds	r2, r4, r1
 80090ba:	4293      	cmp	r3, r2
 80090bc:	bf04      	itt	eq
 80090be:	681a      	ldreq	r2, [r3, #0]
 80090c0:	685b      	ldreq	r3, [r3, #4]
 80090c2:	6063      	str	r3, [r4, #4]
 80090c4:	bf04      	itt	eq
 80090c6:	1852      	addeq	r2, r2, r1
 80090c8:	6022      	streq	r2, [r4, #0]
 80090ca:	602c      	str	r4, [r5, #0]
 80090cc:	e7ec      	b.n	80090a8 <_free_r+0x28>
 80090ce:	461a      	mov	r2, r3
 80090d0:	685b      	ldr	r3, [r3, #4]
 80090d2:	b10b      	cbz	r3, 80090d8 <_free_r+0x58>
 80090d4:	42a3      	cmp	r3, r4
 80090d6:	d9fa      	bls.n	80090ce <_free_r+0x4e>
 80090d8:	6811      	ldr	r1, [r2, #0]
 80090da:	1855      	adds	r5, r2, r1
 80090dc:	42a5      	cmp	r5, r4
 80090de:	d10b      	bne.n	80090f8 <_free_r+0x78>
 80090e0:	6824      	ldr	r4, [r4, #0]
 80090e2:	4421      	add	r1, r4
 80090e4:	1854      	adds	r4, r2, r1
 80090e6:	42a3      	cmp	r3, r4
 80090e8:	6011      	str	r1, [r2, #0]
 80090ea:	d1dd      	bne.n	80090a8 <_free_r+0x28>
 80090ec:	681c      	ldr	r4, [r3, #0]
 80090ee:	685b      	ldr	r3, [r3, #4]
 80090f0:	6053      	str	r3, [r2, #4]
 80090f2:	4421      	add	r1, r4
 80090f4:	6011      	str	r1, [r2, #0]
 80090f6:	e7d7      	b.n	80090a8 <_free_r+0x28>
 80090f8:	d902      	bls.n	8009100 <_free_r+0x80>
 80090fa:	230c      	movs	r3, #12
 80090fc:	6003      	str	r3, [r0, #0]
 80090fe:	e7d3      	b.n	80090a8 <_free_r+0x28>
 8009100:	6825      	ldr	r5, [r4, #0]
 8009102:	1961      	adds	r1, r4, r5
 8009104:	428b      	cmp	r3, r1
 8009106:	bf04      	itt	eq
 8009108:	6819      	ldreq	r1, [r3, #0]
 800910a:	685b      	ldreq	r3, [r3, #4]
 800910c:	6063      	str	r3, [r4, #4]
 800910e:	bf04      	itt	eq
 8009110:	1949      	addeq	r1, r1, r5
 8009112:	6021      	streq	r1, [r4, #0]
 8009114:	6054      	str	r4, [r2, #4]
 8009116:	e7c7      	b.n	80090a8 <_free_r+0x28>
 8009118:	b003      	add	sp, #12
 800911a:	bd30      	pop	{r4, r5, pc}
 800911c:	20004090 	.word	0x20004090

08009120 <_malloc_r>:
 8009120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009122:	1ccd      	adds	r5, r1, #3
 8009124:	f025 0503 	bic.w	r5, r5, #3
 8009128:	3508      	adds	r5, #8
 800912a:	2d0c      	cmp	r5, #12
 800912c:	bf38      	it	cc
 800912e:	250c      	movcc	r5, #12
 8009130:	2d00      	cmp	r5, #0
 8009132:	4606      	mov	r6, r0
 8009134:	db01      	blt.n	800913a <_malloc_r+0x1a>
 8009136:	42a9      	cmp	r1, r5
 8009138:	d903      	bls.n	8009142 <_malloc_r+0x22>
 800913a:	230c      	movs	r3, #12
 800913c:	6033      	str	r3, [r6, #0]
 800913e:	2000      	movs	r0, #0
 8009140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009142:	f000 f87d 	bl	8009240 <__malloc_lock>
 8009146:	4921      	ldr	r1, [pc, #132]	; (80091cc <_malloc_r+0xac>)
 8009148:	680a      	ldr	r2, [r1, #0]
 800914a:	4614      	mov	r4, r2
 800914c:	b99c      	cbnz	r4, 8009176 <_malloc_r+0x56>
 800914e:	4f20      	ldr	r7, [pc, #128]	; (80091d0 <_malloc_r+0xb0>)
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	b923      	cbnz	r3, 800915e <_malloc_r+0x3e>
 8009154:	4621      	mov	r1, r4
 8009156:	4630      	mov	r0, r6
 8009158:	f000 f862 	bl	8009220 <_sbrk_r>
 800915c:	6038      	str	r0, [r7, #0]
 800915e:	4629      	mov	r1, r5
 8009160:	4630      	mov	r0, r6
 8009162:	f000 f85d 	bl	8009220 <_sbrk_r>
 8009166:	1c43      	adds	r3, r0, #1
 8009168:	d123      	bne.n	80091b2 <_malloc_r+0x92>
 800916a:	230c      	movs	r3, #12
 800916c:	6033      	str	r3, [r6, #0]
 800916e:	4630      	mov	r0, r6
 8009170:	f000 f86c 	bl	800924c <__malloc_unlock>
 8009174:	e7e3      	b.n	800913e <_malloc_r+0x1e>
 8009176:	6823      	ldr	r3, [r4, #0]
 8009178:	1b5b      	subs	r3, r3, r5
 800917a:	d417      	bmi.n	80091ac <_malloc_r+0x8c>
 800917c:	2b0b      	cmp	r3, #11
 800917e:	d903      	bls.n	8009188 <_malloc_r+0x68>
 8009180:	6023      	str	r3, [r4, #0]
 8009182:	441c      	add	r4, r3
 8009184:	6025      	str	r5, [r4, #0]
 8009186:	e004      	b.n	8009192 <_malloc_r+0x72>
 8009188:	6863      	ldr	r3, [r4, #4]
 800918a:	42a2      	cmp	r2, r4
 800918c:	bf0c      	ite	eq
 800918e:	600b      	streq	r3, [r1, #0]
 8009190:	6053      	strne	r3, [r2, #4]
 8009192:	4630      	mov	r0, r6
 8009194:	f000 f85a 	bl	800924c <__malloc_unlock>
 8009198:	f104 000b 	add.w	r0, r4, #11
 800919c:	1d23      	adds	r3, r4, #4
 800919e:	f020 0007 	bic.w	r0, r0, #7
 80091a2:	1ac2      	subs	r2, r0, r3
 80091a4:	d0cc      	beq.n	8009140 <_malloc_r+0x20>
 80091a6:	1a1b      	subs	r3, r3, r0
 80091a8:	50a3      	str	r3, [r4, r2]
 80091aa:	e7c9      	b.n	8009140 <_malloc_r+0x20>
 80091ac:	4622      	mov	r2, r4
 80091ae:	6864      	ldr	r4, [r4, #4]
 80091b0:	e7cc      	b.n	800914c <_malloc_r+0x2c>
 80091b2:	1cc4      	adds	r4, r0, #3
 80091b4:	f024 0403 	bic.w	r4, r4, #3
 80091b8:	42a0      	cmp	r0, r4
 80091ba:	d0e3      	beq.n	8009184 <_malloc_r+0x64>
 80091bc:	1a21      	subs	r1, r4, r0
 80091be:	4630      	mov	r0, r6
 80091c0:	f000 f82e 	bl	8009220 <_sbrk_r>
 80091c4:	3001      	adds	r0, #1
 80091c6:	d1dd      	bne.n	8009184 <_malloc_r+0x64>
 80091c8:	e7cf      	b.n	800916a <_malloc_r+0x4a>
 80091ca:	bf00      	nop
 80091cc:	20004090 	.word	0x20004090
 80091d0:	20004094 	.word	0x20004094

080091d4 <_realloc_r>:
 80091d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d6:	4607      	mov	r7, r0
 80091d8:	4614      	mov	r4, r2
 80091da:	460e      	mov	r6, r1
 80091dc:	b921      	cbnz	r1, 80091e8 <_realloc_r+0x14>
 80091de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80091e2:	4611      	mov	r1, r2
 80091e4:	f7ff bf9c 	b.w	8009120 <_malloc_r>
 80091e8:	b922      	cbnz	r2, 80091f4 <_realloc_r+0x20>
 80091ea:	f7ff ff49 	bl	8009080 <_free_r>
 80091ee:	4625      	mov	r5, r4
 80091f0:	4628      	mov	r0, r5
 80091f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091f4:	f000 f830 	bl	8009258 <_malloc_usable_size_r>
 80091f8:	42a0      	cmp	r0, r4
 80091fa:	d20f      	bcs.n	800921c <_realloc_r+0x48>
 80091fc:	4621      	mov	r1, r4
 80091fe:	4638      	mov	r0, r7
 8009200:	f7ff ff8e 	bl	8009120 <_malloc_r>
 8009204:	4605      	mov	r5, r0
 8009206:	2800      	cmp	r0, #0
 8009208:	d0f2      	beq.n	80091f0 <_realloc_r+0x1c>
 800920a:	4631      	mov	r1, r6
 800920c:	4622      	mov	r2, r4
 800920e:	f7ff fbf7 	bl	8008a00 <memcpy>
 8009212:	4631      	mov	r1, r6
 8009214:	4638      	mov	r0, r7
 8009216:	f7ff ff33 	bl	8009080 <_free_r>
 800921a:	e7e9      	b.n	80091f0 <_realloc_r+0x1c>
 800921c:	4635      	mov	r5, r6
 800921e:	e7e7      	b.n	80091f0 <_realloc_r+0x1c>

08009220 <_sbrk_r>:
 8009220:	b538      	push	{r3, r4, r5, lr}
 8009222:	4d06      	ldr	r5, [pc, #24]	; (800923c <_sbrk_r+0x1c>)
 8009224:	2300      	movs	r3, #0
 8009226:	4604      	mov	r4, r0
 8009228:	4608      	mov	r0, r1
 800922a:	602b      	str	r3, [r5, #0]
 800922c:	f7f9 fa20 	bl	8002670 <_sbrk>
 8009230:	1c43      	adds	r3, r0, #1
 8009232:	d102      	bne.n	800923a <_sbrk_r+0x1a>
 8009234:	682b      	ldr	r3, [r5, #0]
 8009236:	b103      	cbz	r3, 800923a <_sbrk_r+0x1a>
 8009238:	6023      	str	r3, [r4, #0]
 800923a:	bd38      	pop	{r3, r4, r5, pc}
 800923c:	20004374 	.word	0x20004374

08009240 <__malloc_lock>:
 8009240:	4801      	ldr	r0, [pc, #4]	; (8009248 <__malloc_lock+0x8>)
 8009242:	f000 b811 	b.w	8009268 <__retarget_lock_acquire_recursive>
 8009246:	bf00      	nop
 8009248:	2000437c 	.word	0x2000437c

0800924c <__malloc_unlock>:
 800924c:	4801      	ldr	r0, [pc, #4]	; (8009254 <__malloc_unlock+0x8>)
 800924e:	f000 b80c 	b.w	800926a <__retarget_lock_release_recursive>
 8009252:	bf00      	nop
 8009254:	2000437c 	.word	0x2000437c

08009258 <_malloc_usable_size_r>:
 8009258:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800925c:	1f18      	subs	r0, r3, #4
 800925e:	2b00      	cmp	r3, #0
 8009260:	bfbc      	itt	lt
 8009262:	580b      	ldrlt	r3, [r1, r0]
 8009264:	18c0      	addlt	r0, r0, r3
 8009266:	4770      	bx	lr

08009268 <__retarget_lock_acquire_recursive>:
 8009268:	4770      	bx	lr

0800926a <__retarget_lock_release_recursive>:
 800926a:	4770      	bx	lr

0800926c <_init>:
 800926c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800926e:	bf00      	nop
 8009270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009272:	bc08      	pop	{r3}
 8009274:	469e      	mov	lr, r3
 8009276:	4770      	bx	lr

08009278 <_fini>:
 8009278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800927a:	bf00      	nop
 800927c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800927e:	bc08      	pop	{r3}
 8009280:	469e      	mov	lr, r3
 8009282:	4770      	bx	lr
