$comment
	File created using the following command:
		vcd file enunciado1.msim.vcd -direction
$end
$date
	Tue Dec 19 22:51:00 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module enunciado1_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " R_H $end
$var wire 1 # OUT $end
$var wire 1 $ Q [2] $end
$var wire 1 % Q [1] $end
$var wire 1 & Q [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - OUT~output_o $end
$var wire 1 . Q[2]~output_o $end
$var wire 1 / Q[1]~output_o $end
$var wire 1 0 Q[0]~output_o $end
$var wire 1 1 R_H~input_o $end
$var wire 1 2 CLK~input_o $end
$var wire 1 3 inst4~combout $end
$var wire 1 4 ff1~q $end
$var wire 1 5 inst3~0_combout $end
$var wire 1 6 ff2~q $end
$var wire 1 7 inst13~0_combout $end
$var wire 1 8 ff0~q $end
$var wire 1 9 inst17~0_combout $end
$var wire 1 : inst5~combout $end
$var wire 1 ; inst6~0_combout $end
$var wire 1 < inst7~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
0&
0%
0$
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
11
02
03
04
05
06
17
08
19
0:
0;
0<
$end
#15000
1!
12
18
#30000
0!
02
#45000
1!
12
#60000
0!
02
#75000
1!
12
#90000
0"
0!
01
02
1<
07
13
10
1&
#105000
1!
12
08
14
0<
17
1;
1/
00
0&
1%
#120000
0!
02
#135000
1!
12
18
1<
09
07
15
03
0-
10
1&
0#
#150000
0!
02
#165000
1!
12
08
16
04
0<
05
1:
0;
0/
1.
00
0&
1$
0%
#180000
0!
02
#195000
1!
12
06
0:
19
17
1-
0.
0$
1#
#210000
0!
02
#225000
1!
12
18
1<
07
13
10
1&
#240000
0!
02
#255000
1!
12
08
14
0<
17
1;
1/
00
0&
1%
#270000
0!
02
#285000
1!
12
18
1<
09
07
15
03
0-
10
1&
0#
#300000
0!
02
#315000
1!
12
08
16
04
0<
05
1:
0;
0/
1.
00
0&
1$
0%
#330000
0!
02
#345000
1!
12
06
0:
19
17
1-
0.
0$
1#
#360000
0!
02
#375000
1!
12
18
1<
07
13
10
1&
#390000
0!
02
#405000
1!
12
08
14
0<
17
1;
1/
00
0&
1%
#420000
0!
02
#435000
1!
12
18
1<
09
07
15
03
0-
10
1&
0#
#450000
0!
02
#465000
1!
12
08
16
04
0<
05
1:
0;
0/
1.
00
0&
1$
0%
#480000
0!
02
#495000
1!
12
06
0:
19
17
1-
0.
0$
1#
#510000
0!
02
#525000
1!
12
18
1<
07
13
10
1&
#540000
0!
02
#555000
1!
12
08
14
0<
17
1;
1/
00
0&
1%
#570000
0!
02
#585000
1!
12
18
1<
09
07
15
03
0-
10
1&
0#
#600000
0!
02
#615000
1!
12
08
16
04
0<
05
1:
0;
0/
1.
00
0&
1$
0%
#630000
0!
02
#645000
1!
12
06
0:
19
17
1-
0.
0$
1#
#660000
0!
02
#675000
1!
12
18
1<
07
13
10
1&
#690000
0!
02
#705000
1!
12
08
14
0<
17
1;
1/
00
0&
1%
#720000
0!
02
#735000
1!
12
18
1<
09
07
15
03
0-
10
1&
0#
#750000
0!
02
#765000
1!
12
08
16
04
0<
05
1:
0;
0/
1.
00
0&
1$
0%
#780000
0!
02
#795000
1!
12
06
0:
19
17
1-
0.
0$
1#
#810000
0!
02
#825000
1!
12
18
1<
07
13
10
1&
#840000
0!
02
#855000
1!
12
08
14
0<
17
1;
1/
00
0&
1%
#870000
0!
02
#885000
1!
12
18
1<
09
07
15
03
0-
10
1&
0#
#900000
0!
02
#915000
1!
12
08
16
04
0<
05
1:
0;
0/
1.
00
0&
1$
0%
#930000
0!
02
#945000
1!
12
06
0:
19
17
1-
0.
0$
1#
#960000
0!
02
#975000
1!
12
18
1<
07
13
10
1&
#990000
0!
02
#1000000
