// Seed: 1244105419
module module_0 #(
    parameter id_1 = 32'd15
);
  wire  _id_1;
  logic id_2;
  ;
  assign module_1.id_6 = 0;
  logic id_3;
  ;
  initial forever $clog2(29);
  ;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    output supply1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri id_9,
    output tri id_10,
    output wor id_11,
    input tri0 id_12,
    output tri id_13
);
  assign id_11 = -1;
  module_0 modCall_1 ();
endmodule
