--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml seg7_decoder.twx seg7_decoder.ncd -o seg7_decoder.twr
seg7_decoder.pcf -ucf seg7_constrain.ucf

Design file:              seg7_decoder.ncd
Physical constraint file: seg7_decoder.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Bin_in<0>      |Seg7_out<1>    |    6.166|
Bin_in<0>      |Seg7_out<2>    |    6.417|
Bin_in<0>      |Seg7_out<3>    |    7.077|
Bin_in<0>      |Seg7_out<4>    |    6.994|
Bin_in<0>      |Seg7_out<5>    |    7.374|
Bin_in<0>      |Seg7_out<6>    |    6.423|
Bin_in<0>      |Seg7_out<7>    |    6.713|
Bin_in<1>      |Seg7_out<0>    |    7.082|
Bin_in<1>      |Seg7_out<1>    |    5.689|
Bin_in<1>      |Seg7_out<2>    |    6.547|
Bin_in<1>      |Seg7_out<3>    |    6.562|
Bin_in<1>      |Seg7_out<4>    |    6.490|
Bin_in<1>      |Seg7_out<5>    |    6.830|
Bin_in<1>      |Seg7_out<6>    |    6.524|
Bin_in<1>      |Seg7_out<7>    |    6.814|
Bin_in<2>      |Seg7_out<0>    |    7.133|
Bin_in<2>      |Seg7_out<1>    |    6.525|
Bin_in<2>      |Seg7_out<2>    |    6.598|
Bin_in<2>      |Seg7_out<3>    |    7.303|
Bin_in<2>      |Seg7_out<4>    |    7.376|
Bin_in<2>      |Seg7_out<5>    |    7.605|
Bin_in<2>      |Seg7_out<6>    |    6.553|
Bin_in<2>      |Seg7_out<7>    |    6.843|
Bin_in<3>      |Seg7_out<0>    |    7.918|
Bin_in<3>      |Seg7_out<1>    |    5.998|
Bin_in<3>      |Seg7_out<2>    |    7.383|
Bin_in<3>      |Seg7_out<3>    |    6.728|
Bin_in<3>      |Seg7_out<4>    |    6.793|
Bin_in<3>      |Seg7_out<5>    |    6.974|
Bin_in<3>      |Seg7_out<6>    |    7.394|
Bin_in<3>      |Seg7_out<7>    |    7.684|
---------------+---------------+---------+


Analysis completed Tue Nov 30 11:37:26 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 112 MB



