// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

module RemBuffer(	// @[src/main/tools/RemainBuffer.scala:15:7]
  input  clock,	// @[src/main/tools/RemainBuffer.scala:15:7]
         io_reset,	// @[src/main/tools/RemainBuffer.scala:16:14]
         io_cond,	// @[src/main/tools/RemainBuffer.scala:16:14]
  output io_out	// @[src/main/tools/RemainBuffer.scala:16:14]
);

  reg record;	// @[src/main/tools/RemainBuffer.scala:22:19]
  always @(posedge clock) begin	// @[src/main/tools/RemainBuffer.scala:15:7]
    if (io_reset)	// @[src/main/tools/RemainBuffer.scala:15:7]
      record <= 1'h0;	// @[src/main/tools/RemainBuffer.scala:15:7, :22:19]
    else	// @[src/main/tools/RemainBuffer.scala:15:7]
      record <= io_cond | record;	// @[src/main/tools/RemainBuffer.scala:22:19, :23:39]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/tools/RemainBuffer.scala:15:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/tools/RemainBuffer.scala:15:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/tools/RemainBuffer.scala:15:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/tools/RemainBuffer.scala:15:7]
    initial begin	// @[src/main/tools/RemainBuffer.scala:15:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/tools/RemainBuffer.scala:15:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/tools/RemainBuffer.scala:15:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/tools/RemainBuffer.scala:15:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/tools/RemainBuffer.scala:15:7]
        record = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/tools/RemainBuffer.scala:15:7, :22:19]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/tools/RemainBuffer.scala:15:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/tools/RemainBuffer.scala:15:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out = record | io_cond;	// @[src/main/tools/RemainBuffer.scala:15:7, :22:19, :24:20]
endmodule

module IFU(	// @[src/main/1.IF/IFU.scala:4:7]
  input         clock,	// @[src/main/1.IF/IFU.scala:4:7]
                reset,	// @[src/main/1.IF/IFU.scala:4:7]
                io_inValid,	// @[src/main/1.IF/IFU.scala:5:14]
                io_arValid,	// @[src/main/1.IF/IFU.scala:5:14]
  output        io_Pre2IF_ready,	// @[src/main/1.IF/IFU.scala:5:14]
  input         io_Pre2IF_valid,	// @[src/main/1.IF/IFU.scala:5:14]
                io_IF2ID_ready,	// @[src/main/1.IF/IFU.scala:5:14]
  output        io_IF2ID_valid,	// @[src/main/1.IF/IFU.scala:5:14]
  output [31:0] io_IF2ID_bits_pc,	// @[src/main/1.IF/IFU.scala:5:14]
                io_IF2ID_bits_inst,	// @[src/main/1.IF/IFU.scala:5:14]
  output        io_r_ready,	// @[src/main/1.IF/IFU.scala:5:14]
  input         io_r_valid,	// @[src/main/1.IF/IFU.scala:5:14]
  input  [31:0] io_r_bits_rdata,	// @[src/main/1.IF/IFU.scala:5:14]
  input         io_arAssert,	// @[src/main/1.IF/IFU.scala:5:14]
                io_brTaken,	// @[src/main/1.IF/IFU.scala:5:14]
  input  [31:0] io_pcBr,	// @[src/main/1.IF/IFU.scala:5:14]
  output [31:0] io_pcNext,	// @[src/main/1.IF/IFU.scala:5:14]
  output        io_brFail	// @[src/main/1.IF/IFU.scala:5:14]
);

  wire        io_IF2ID_valid_0;	// @[src/main/1.IF/IFU.scala:70:32]
  wire        io_Pre2IF_ready_0;	// @[src/main/1.IF/IFU.scala:69:36]
  wire        io_r_ready_0;	// @[src/main/1.IF/IFU.scala:62:28]
  wire        _brFail_io_out;	// @[src/main/tools/RemainBuffer.scala:7:21]
  reg  [31:0] pcReg;	// @[src/main/1.IF/IFU.scala:35:25]
  reg  [31:0] brBuffer;	// @[src/main/1.IF/IFU.scala:40:26]
  reg         brBufferValid;	// @[src/main/1.IF/IFU.scala:41:30]
  wire        brEnable = io_brTaken & ~io_arAssert;	// @[src/main/1.IF/IFU.scala:42:{34,37}]
  wire        brFail_io_reset = io_Pre2IF_ready_0 & io_Pre2IF_valid;	// @[src/main/1.IF/IFU.scala:69:36, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [31:0] _pcInc_T = pcReg + 32'h4;	// @[src/main/1.IF/IFU.scala:35:25, :45:22]
  reg         rFireReg;	// @[src/main/1.IF/IFU.scala:57:28]
  reg  [31:0] rdataReg;	// @[src/main/1.IF/IFU.scala:58:24]
  wire        _io_Pre2IF_ready_T = io_IF2ID_ready & io_IF2ID_valid_0;	// @[src/main/1.IF/IFU.scala:70:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _io_IF2ID_valid_T = io_r_ready_0 & io_r_valid;	// @[src/main/1.IF/IFU.scala:62:28, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_r_ready_0 = io_arValid & ~rFireReg;	// @[src/main/1.IF/IFU.scala:57:28, :62:{28,31}]
  assign io_Pre2IF_ready_0 = _io_Pre2IF_ready_T | ~io_inValid & ~io_arValid;	// @[src/main/1.IF/IFU.scala:69:{36,39,51,54}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_IF2ID_valid_0 = _io_IF2ID_valid_T | rFireReg;	// @[src/main/1.IF/IFU.scala:57:28, :70:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[src/main/1.IF/IFU.scala:4:7]
    if (reset) begin	// @[src/main/1.IF/IFU.scala:4:7]
      pcReg <= 32'h2FFFFFFC;	// @[src/main/1.IF/IFU.scala:35:25]
      brBufferValid <= 1'h0;	// @[src/main/1.IF/IFU.scala:41:30]
      rFireReg <= 1'h0;	// @[src/main/1.IF/IFU.scala:57:28]
    end
    else begin	// @[src/main/1.IF/IFU.scala:4:7]
      if (brFail_io_reset) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        if (brBufferValid)	// @[src/main/1.IF/IFU.scala:41:30]
          pcReg <= brBuffer;	// @[src/main/1.IF/IFU.scala:35:25, :40:26]
        else if (brEnable)	// @[src/main/1.IF/IFU.scala:42:34]
          pcReg <= io_pcBr;	// @[src/main/1.IF/IFU.scala:35:25]
        else	// @[src/main/1.IF/IFU.scala:42:34]
          pcReg <= _pcInc_T;	// @[src/main/1.IF/IFU.scala:35:25, :45:22]
        brBufferValid <= _brFail_io_out;	// @[src/main/1.IF/IFU.scala:41:30, src/main/tools/RemainBuffer.scala:7:21]
      end
      else	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        brBufferValid <= io_brTaken & brEnable | brBufferValid;	// @[src/main/1.IF/IFU.scala:41:30, :42:34, :52:{8,20}]
      rFireReg <= ~_io_Pre2IF_ready_T & (_io_IF2ID_valid_T | rFireReg);	// @[src/main/1.IF/IFU.scala:57:28, :60:{20,48}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (io_brTaken)	// @[src/main/1.IF/IFU.scala:5:14]
      brBuffer <= io_pcBr;	// @[src/main/1.IF/IFU.scala:40:26]
    if (_io_IF2ID_valid_T & ~io_IF2ID_ready)	// @[src/main/1.IF/IFU.scala:61:{31,34}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      rdataReg <= io_r_bits_rdata;	// @[src/main/1.IF/IFU.scala:58:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/1.IF/IFU.scala:4:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/1.IF/IFU.scala:4:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/1.IF/IFU.scala:4:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];	// @[src/main/1.IF/IFU.scala:4:7]
    initial begin	// @[src/main/1.IF/IFU.scala:4:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/1.IF/IFU.scala:4:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/1.IF/IFU.scala:4:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/1.IF/IFU.scala:4:7]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// @[src/main/1.IF/IFU.scala:4:7]
        end	// @[src/main/1.IF/IFU.scala:4:7]
        pcReg = _RANDOM[2'h0];	// @[src/main/1.IF/IFU.scala:4:7, :35:25]
        brBuffer = _RANDOM[2'h1];	// @[src/main/1.IF/IFU.scala:4:7, :40:26]
        brBufferValid = _RANDOM[2'h2][0];	// @[src/main/1.IF/IFU.scala:4:7, :41:30]
        rFireReg = _RANDOM[2'h2][1];	// @[src/main/1.IF/IFU.scala:4:7, :41:30, :57:28]
        rdataReg = {_RANDOM[2'h2][31:2], _RANDOM[2'h3][1:0]};	// @[src/main/1.IF/IFU.scala:4:7, :41:30, :58:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/1.IF/IFU.scala:4:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/1.IF/IFU.scala:4:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  RemBuffer brFail (	// @[src/main/tools/RemainBuffer.scala:7:21]
    .clock    (clock),
    .io_reset (brFail_io_reset),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_cond  (io_brTaken & io_arAssert),	// @[src/main/1.IF/IFU.scala:43:60]
    .io_out   (_brFail_io_out)
  );	// @[src/main/tools/RemainBuffer.scala:7:21]
  assign io_Pre2IF_ready = io_Pre2IF_ready_0;	// @[src/main/1.IF/IFU.scala:4:7, :69:36]
  assign io_IF2ID_valid = io_IF2ID_valid_0;	// @[src/main/1.IF/IFU.scala:4:7, :70:32]
  assign io_IF2ID_bits_pc = pcReg;	// @[src/main/1.IF/IFU.scala:4:7, :35:25]
  assign io_IF2ID_bits_inst = rFireReg ? rdataReg : io_r_bits_rdata;	// @[src/main/1.IF/IFU.scala:4:7, :57:28, :58:24, :66:18]
  assign io_r_ready = io_r_ready_0;	// @[src/main/1.IF/IFU.scala:4:7, :62:28]
  assign io_pcNext = brBufferValid ? brBuffer : brEnable ? io_pcBr : _pcInc_T;	// @[src/main/1.IF/IFU.scala:4:7, :40:26, :41:30, :42:34, :45:22, :46:19, :47:19]
  assign io_brFail = _brFail_io_out;	// @[src/main/1.IF/IFU.scala:4:7, src/main/tools/RemainBuffer.scala:7:21]
endmodule

module RegFile(	// @[src/main/2.ID/RegFile.scala:4:7]
  input         clock,	// @[src/main/2.ID/RegFile.scala:4:7]
  input  [4:0]  io_rs1,	// @[src/main/2.ID/RegFile.scala:5:14]
                io_rs2,	// @[src/main/2.ID/RegFile.scala:5:14]
  input  [31:0] io_wdata,	// @[src/main/2.ID/RegFile.scala:5:14]
  input  [4:0]  io_waddr,	// @[src/main/2.ID/RegFile.scala:5:14]
  input         io_wen,	// @[src/main/2.ID/RegFile.scala:5:14]
  output [31:0] io_rdata1,	// @[src/main/2.ID/RegFile.scala:5:14]
                io_rdata2,	// @[src/main/2.ID/RegFile.scala:5:14]
  output        io_ret	// @[src/main/2.ID/RegFile.scala:5:14]
);

  reg  [31:0] gprSeq_0;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_1;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_2;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_3;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_4;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_5;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_6;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_7;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_8;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_9;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_10;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_11;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_12;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_13;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_14;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] gprSeq_15;	// @[src/main/2.ID/RegFile.scala:25:14]
  reg  [31:0] casez_tmp;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    casez (io_rs1[3:0])	// @[src/main/2.ID/RegFile.scala:33:15, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0000:
        casez_tmp = gprSeq_0;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0001:
        casez_tmp = gprSeq_1;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0010:
        casez_tmp = gprSeq_2;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0011:
        casez_tmp = gprSeq_3;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0100:
        casez_tmp = gprSeq_4;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0101:
        casez_tmp = gprSeq_5;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0110:
        casez_tmp = gprSeq_6;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0111:
        casez_tmp = gprSeq_7;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1000:
        casez_tmp = gprSeq_8;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1001:
        casez_tmp = gprSeq_9;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1010:
        casez_tmp = gprSeq_10;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1011:
        casez_tmp = gprSeq_11;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1100:
        casez_tmp = gprSeq_12;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1101:
        casez_tmp = gprSeq_13;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1110:
        casez_tmp = gprSeq_14;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      default:
        casez_tmp = gprSeq_15;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
    endcase	// @[src/main/2.ID/RegFile.scala:33:15, src/main/scala/chisel3/util/Mux.scala:126:16]
  end // always_comb
  reg  [31:0] casez_tmp_0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  always_comb begin	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    casez (io_rs2[3:0])	// @[src/main/2.ID/RegFile.scala:37:15, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0000:
        casez_tmp_0 = gprSeq_0;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0001:
        casez_tmp_0 = gprSeq_1;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0010:
        casez_tmp_0 = gprSeq_2;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0011:
        casez_tmp_0 = gprSeq_3;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0100:
        casez_tmp_0 = gprSeq_4;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0101:
        casez_tmp_0 = gprSeq_5;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0110:
        casez_tmp_0 = gprSeq_6;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b0111:
        casez_tmp_0 = gprSeq_7;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1000:
        casez_tmp_0 = gprSeq_8;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1001:
        casez_tmp_0 = gprSeq_9;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1010:
        casez_tmp_0 = gprSeq_10;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1011:
        casez_tmp_0 = gprSeq_11;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1100:
        casez_tmp_0 = gprSeq_12;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1101:
        casez_tmp_0 = gprSeq_13;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      4'b1110:
        casez_tmp_0 = gprSeq_14;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
      default:
        casez_tmp_0 = gprSeq_15;	// @[src/main/2.ID/RegFile.scala:25:14, src/main/scala/chisel3/util/Mux.scala:126:16]
    endcase	// @[src/main/2.ID/RegFile.scala:37:15, src/main/scala/chisel3/util/Mux.scala:126:16]
  end // always_comb
  wire        Wen = io_wen & (|io_waddr);	// @[src/main/2.ID/RegFile.scala:23:{17,29}]
  always @(posedge clock) begin	// @[src/main/2.ID/RegFile.scala:4:7]
    if (io_waddr == 5'h0 & Wen)	// @[src/main/2.ID/RegFile.scala:4:7, :23:17, :25:{35,44}]
      gprSeq_0 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h1 & Wen)	// @[src/main/2.ID/RegFile.scala:4:7, :23:17, :25:{35,44}]
      gprSeq_1 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h2 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_2 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h3 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_3 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h4 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_4 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h5 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_5 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h6 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_6 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h7 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_7 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h8 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_8 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'h9 & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_9 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'hA & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_10 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'hB & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_11 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'hC & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_12 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'hD & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_13 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'hE & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_14 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
    if (io_waddr == 5'hF & Wen)	// @[src/main/2.ID/RegFile.scala:23:17, :25:{35,44}]
      gprSeq_15 <= io_wdata;	// @[src/main/2.ID/RegFile.scala:25:14]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/2.ID/RegFile.scala:4:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/2.ID/RegFile.scala:4:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/2.ID/RegFile.scala:4:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:15];	// @[src/main/2.ID/RegFile.scala:4:7]
    initial begin	// @[src/main/2.ID/RegFile.scala:4:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/2.ID/RegFile.scala:4:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/2.ID/RegFile.scala:4:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/2.ID/RegFile.scala:4:7]
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// @[src/main/2.ID/RegFile.scala:4:7]
        end	// @[src/main/2.ID/RegFile.scala:4:7]
        gprSeq_0 = _RANDOM[4'h0];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_1 = _RANDOM[4'h1];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_2 = _RANDOM[4'h2];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_3 = _RANDOM[4'h3];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_4 = _RANDOM[4'h4];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_5 = _RANDOM[4'h5];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_6 = _RANDOM[4'h6];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_7 = _RANDOM[4'h7];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_8 = _RANDOM[4'h8];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_9 = _RANDOM[4'h9];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_10 = _RANDOM[4'hA];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_11 = _RANDOM[4'hB];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_12 = _RANDOM[4'hC];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_13 = _RANDOM[4'hD];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_14 = _RANDOM[4'hE];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
        gprSeq_15 = _RANDOM[4'hF];	// @[src/main/2.ID/RegFile.scala:4:7, :25:14]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/2.ID/RegFile.scala:4:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/2.ID/RegFile.scala:4:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata1 =
    io_rs1 == 5'h0 ? 32'h0 : io_waddr == io_rs1 & io_wen ? io_wdata : casez_tmp;	// @[src/main/2.ID/RegFile.scala:4:7, :34:{17,50,61}, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_rdata2 =
    io_rs2 == 5'h0 ? 32'h0 : io_waddr == io_rs2 & io_wen ? io_wdata : casez_tmp_0;	// @[src/main/2.ID/RegFile.scala:4:7, :38:{17,50,61}, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_ret = |gprSeq_10;	// @[src/main/2.ID/RegFile.scala:4:7, :25:14, :40:21]
endmodule

module IDU(	// @[src/main/2.ID/IDU.scala:6:7]
  input         clock,	// @[src/main/2.ID/IDU.scala:6:7]
                io_inValid,	// @[src/main/2.ID/IDU.scala:7:14]
  output        io_IF2ID_ready,	// @[src/main/2.ID/IDU.scala:7:14]
  input  [31:0] io_IF2ID_bits_pc,	// @[src/main/2.ID/IDU.scala:7:14]
                io_IF2ID_bits_inst,	// @[src/main/2.ID/IDU.scala:7:14]
  input         io_ID2EX_ready,	// @[src/main/2.ID/IDU.scala:7:14]
  output [31:0] io_ID2EX_bits_pc,	// @[src/main/2.ID/IDU.scala:7:14]
  output [2:0]  io_ID2EX_bits_func3,	// @[src/main/2.ID/IDU.scala:7:14]
  output        io_ID2EX_bits_memWrite,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_memRead,	// @[src/main/2.ID/IDU.scala:7:14]
  output [4:0]  io_ID2EX_bits_rs1,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_rs2,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_rd,	// @[src/main/2.ID/IDU.scala:7:14]
  output [31:0] io_ID2EX_bits_rdata1,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_rdata2,	// @[src/main/2.ID/IDU.scala:7:14]
  output        io_ID2EX_bits_regWrite,	// @[src/main/2.ID/IDU.scala:7:14]
  output [31:0] io_ID2EX_bits_imm,	// @[src/main/2.ID/IDU.scala:7:14]
  output [3:0]  io_ID2EX_bits_aluOp,	// @[src/main/2.ID/IDU.scala:7:14]
  output [1:0]  io_ID2EX_bits_aluSrc1,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_aluSrc2,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_pcSrc,	// @[src/main/2.ID/IDU.scala:7:14]
  output        io_ID2EX_bits_jump,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_csrWrite,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_csrRead,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_syscall,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_mret,	// @[src/main/2.ID/IDU.scala:7:14]
                io_ID2EX_bits_halt,	// @[src/main/2.ID/IDU.scala:7:14]
  input         io_regWrite,	// @[src/main/2.ID/IDU.scala:7:14]
  input  [31:0] io_regWdata,	// @[src/main/2.ID/IDU.scala:7:14]
  input  [4:0]  io_regWaddr,	// @[src/main/2.ID/IDU.scala:7:14]
  output        io_ret	// @[src/main/2.ID/IDU.scala:7:14]
);

  wire [4:0]  io_ID2EX_bits_rd_0;	// @[src/main/2.ID/IDU.scala:49:26]
  wire [4:0]  Rf_io_rs1;	// @[src/main/2.ID/IDU.scala:46:26]
  wire [29:0] DecoderOut_invInputs = ~(io_IF2ID_bits_inst[31:2]);	// @[src/main/2.ID/IDU.scala:7:14, src/main/scala/chisel3/util/pla.scala:78:21]
  wire [1:0]  _DecoderOut_andMatrixOutputs_T =
    {DecoderOut_invInputs[0], DecoderOut_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [7:0]  _DecoderOut_andMatrixOutputs_T_1 =
    {io_IF2ID_bits_inst[0],
     io_IF2ID_bits_inst[1],
     DecoderOut_invInputs[0],
     DecoderOut_invInputs[1],
     DecoderOut_invInputs[2],
     DecoderOut_invInputs[3],
     DecoderOut_invInputs[4],
     DecoderOut_invInputs[11]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _DecoderOut_andMatrixOutputs_T_2 =
    {io_IF2ID_bits_inst[0],
     io_IF2ID_bits_inst[1],
     DecoderOut_invInputs[0],
     DecoderOut_invInputs[1],
     DecoderOut_invInputs[2],
     DecoderOut_invInputs[3],
     DecoderOut_invInputs[4],
     DecoderOut_invInputs[10],
     DecoderOut_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _DecoderOut_andMatrixOutputs_T_3 =
    {io_IF2ID_bits_inst[2], DecoderOut_invInputs[1], DecoderOut_invInputs[2]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _DecoderOut_andMatrixOutputs_T_4 =
    {io_IF2ID_bits_inst[2], DecoderOut_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _DecoderOut_andMatrixOutputs_T_9 =
    {DecoderOut_invInputs[2], io_IF2ID_bits_inst[5], DecoderOut_invInputs[4]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [2:0]  _DecoderOut_andMatrixOutputs_T_13 =
    {io_IF2ID_bits_inst[2], io_IF2ID_bits_inst[4], io_IF2ID_bits_inst[5]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [3:0]  _DecoderOut_andMatrixOutputs_T_14 =
    {DecoderOut_invInputs[0],
     DecoderOut_invInputs[2],
     io_IF2ID_bits_inst[6],
     DecoderOut_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [8:0]  _DecoderOut_andMatrixOutputs_T_15 =
    {io_IF2ID_bits_inst[0],
     io_IF2ID_bits_inst[1],
     io_IF2ID_bits_inst[2],
     DecoderOut_invInputs[2],
     io_IF2ID_bits_inst[5],
     io_IF2ID_bits_inst[6],
     DecoderOut_invInputs[10],
     DecoderOut_invInputs[11],
     DecoderOut_invInputs[12]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [6:0]  _DecoderOut_andMatrixOutputs_T_16 =
    {io_IF2ID_bits_inst[0],
     io_IF2ID_bits_inst[1],
     io_IF2ID_bits_inst[2],
     io_IF2ID_bits_inst[3],
     DecoderOut_invInputs[2],
     io_IF2ID_bits_inst[5],
     io_IF2ID_bits_inst[6]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [3:0]  _DecoderOut_andMatrixOutputs_T_26 =
    {DecoderOut_invInputs[0],
     DecoderOut_invInputs[2],
     io_IF2ID_bits_inst[5],
     io_IF2ID_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _DecoderOut_andMatrixOutputs_T_31 =
    {DecoderOut_invInputs[0],
     DecoderOut_invInputs[3],
     io_IF2ID_bits_inst[12],
     io_IF2ID_bits_inst[13],
     io_IF2ID_bits_inst[14]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [5:0]  _DecoderOut_andMatrixOutputs_T_32 =
    {DecoderOut_invInputs[0],
     io_IF2ID_bits_inst[4],
     io_IF2ID_bits_inst[12],
     io_IF2ID_bits_inst[13],
     io_IF2ID_bits_inst[14],
     DecoderOut_invInputs[23]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _DecoderOut_andMatrixOutputs_T_34 =
    {DecoderOut_invInputs[0],
     io_IF2ID_bits_inst[4],
     io_IF2ID_bits_inst[5],
     DecoderOut_invInputs[12],
     io_IF2ID_bits_inst[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [4:0]  _DecoderOut_andMatrixOutputs_T_35 =
    {DecoderOut_invInputs[0],
     io_IF2ID_bits_inst[4],
     io_IF2ID_bits_inst[5],
     io_IF2ID_bits_inst[14],
     io_IF2ID_bits_inst[25]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _DecoderOut_orMatrixOutputs_T_29 =
    {&{io_IF2ID_bits_inst[0],
       io_IF2ID_bits_inst[1],
       DecoderOut_invInputs[0],
       DecoderOut_invInputs[1],
       io_IF2ID_bits_inst[4],
       io_IF2ID_bits_inst[5],
       io_IF2ID_bits_inst[6],
       io_IF2ID_bits_inst[12]},
     &{io_IF2ID_bits_inst[0],
       io_IF2ID_bits_inst[1],
       DecoderOut_invInputs[0],
       DecoderOut_invInputs[1],
       io_IF2ID_bits_inst[4],
       io_IF2ID_bits_inst[5],
       io_IF2ID_bits_inst[6],
       io_IF2ID_bits_inst[13]}};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:19]
  wire [2:0]  Type =
    {|{&_DecoderOut_andMatrixOutputs_T_4,
       io_IF2ID_bits_inst[3],
       &_DecoderOut_andMatrixOutputs_T_13},
     |{&_DecoderOut_andMatrixOutputs_T_9,
       &_DecoderOut_andMatrixOutputs_T_14,
       &_DecoderOut_andMatrixOutputs_T_26},
     |{&_DecoderOut_andMatrixOutputs_T, io_IF2ID_bits_inst[6]}};	// @[src/main/2.ID/IDU.scala:32:29, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}]
  wire        io_ID2EX_bits_csrRead_0 =
    (|_DecoderOut_orMatrixOutputs_T_29)
    & ~(io_IF2ID_bits_inst[13:12] == 2'h1 & io_ID2EX_bits_rd_0 == 5'h0);	// @[src/main/2.ID/IDU.scala:35:{34,37,48,55,70,80}, :49:26, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  assign Rf_io_rs1 = io_IF2ID_bits_inst[19:15];	// @[src/main/2.ID/IDU.scala:46:26]
  assign io_ID2EX_bits_rd_0 = io_IF2ID_bits_inst[11:7];	// @[src/main/2.ID/IDU.scala:49:26]
  wire [19:0] _GEN = {20{io_IF2ID_bits_inst[31]}};	// @[src/main/2.ID/IDU.scala:64:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  RegFile Rf (	// @[src/main/2.ID/IDU.scala:22:18]
    .clock     (clock),
    .io_rs1    (Rf_io_rs1),	// @[src/main/2.ID/IDU.scala:46:26]
    .io_rs2    (io_IF2ID_bits_inst[24:20]),	// @[src/main/2.ID/IDU.scala:47:26]
    .io_wdata  (io_regWdata),
    .io_waddr  (io_regWaddr),
    .io_wen    (io_regWrite),
    .io_rdata1 (io_ID2EX_bits_rdata1),
    .io_rdata2 (io_ID2EX_bits_rdata2),
    .io_ret    (io_ret)
  );	// @[src/main/2.ID/IDU.scala:22:18]
  assign io_IF2ID_ready = io_ID2EX_ready | ~io_inValid;	// @[src/main/2.ID/IDU.scala:6:7, :80:{35,38}]
  assign io_ID2EX_bits_pc = io_IF2ID_bits_pc;	// @[src/main/2.ID/IDU.scala:6:7]
  assign io_ID2EX_bits_func3 = io_IF2ID_bits_inst[14:12];	// @[src/main/2.ID/IDU.scala:6:7, :48:26]
  assign io_ID2EX_bits_memWrite =
    |{&{io_IF2ID_bits_inst[0],
        io_IF2ID_bits_inst[1],
        DecoderOut_invInputs[0],
        DecoderOut_invInputs[1],
        DecoderOut_invInputs[2],
        io_IF2ID_bits_inst[5],
        DecoderOut_invInputs[4],
        DecoderOut_invInputs[10],
        DecoderOut_invInputs[12]},
      &{io_IF2ID_bits_inst[0],
        io_IF2ID_bits_inst[1],
        DecoderOut_invInputs[0],
        DecoderOut_invInputs[1],
        DecoderOut_invInputs[2],
        io_IF2ID_bits_inst[5],
        DecoderOut_invInputs[4],
        DecoderOut_invInputs[11],
        DecoderOut_invInputs[12]}};	// @[src/main/2.ID/IDU.scala:6:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_memRead =
    |{&_DecoderOut_andMatrixOutputs_T_1, &_DecoderOut_andMatrixOutputs_T_2};	// @[src/main/2.ID/IDU.scala:6:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_rs1 = Rf_io_rs1;	// @[src/main/2.ID/IDU.scala:6:7, :46:26]
  assign io_ID2EX_bits_rs2 = io_IF2ID_bits_inst[24:20];	// @[src/main/2.ID/IDU.scala:6:7, :47:26]
  assign io_ID2EX_bits_rd = io_ID2EX_bits_rd_0;	// @[src/main/2.ID/IDU.scala:6:7, :49:26]
  assign io_ID2EX_bits_regWrite =
    (|{&_DecoderOut_andMatrixOutputs_T_1,
       &_DecoderOut_andMatrixOutputs_T_2,
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[3],
         DecoderOut_invInputs[4],
         DecoderOut_invInputs[10]},
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[4],
         DecoderOut_invInputs[10],
         DecoderOut_invInputs[11],
         DecoderOut_invInputs[12],
         DecoderOut_invInputs[23],
         DecoderOut_invInputs[24],
         DecoderOut_invInputs[25],
         DecoderOut_invInputs[26],
         DecoderOut_invInputs[27],
         DecoderOut_invInputs[29]},
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[4],
         DecoderOut_invInputs[23],
         DecoderOut_invInputs[24],
         DecoderOut_invInputs[25],
         DecoderOut_invInputs[26],
         DecoderOut_invInputs[27],
         DecoderOut_invInputs[28],
         DecoderOut_invInputs[29]},
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         io_IF2ID_bits_inst[2],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[4]},
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         io_IF2ID_bits_inst[5],
         DecoderOut_invInputs[4],
         DecoderOut_invInputs[24],
         DecoderOut_invInputs[25],
         DecoderOut_invInputs[26],
         DecoderOut_invInputs[27],
         DecoderOut_invInputs[28],
         DecoderOut_invInputs[29]},
       &_DecoderOut_andMatrixOutputs_T_15,
       &_DecoderOut_andMatrixOutputs_T_16,
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[3],
         DecoderOut_invInputs[4],
         io_IF2ID_bits_inst[13]},
       &{io_IF2ID_bits_inst[0],
         io_IF2ID_bits_inst[1],
         DecoderOut_invInputs[1],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[4],
         io_IF2ID_bits_inst[12],
         DecoderOut_invInputs[11],
         io_IF2ID_bits_inst[14],
         DecoderOut_invInputs[23],
         DecoderOut_invInputs[24],
         DecoderOut_invInputs[25],
         DecoderOut_invInputs[26],
         DecoderOut_invInputs[27],
         DecoderOut_invInputs[29]}}) | io_ID2EX_bits_csrRead_0;	// @[src/main/2.ID/IDU.scala:6:7, :35:34, :42:33, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_imm =
    (Type == 3'h1 ? {_GEN, io_IF2ID_bits_inst[31:20]} : 32'h0)
    | (Type == 3'h2 ? {_GEN, io_IF2ID_bits_inst[31:25], io_ID2EX_bits_rd_0} : 32'h0)
    | (Type == 3'h3
         ? {_GEN,
            io_IF2ID_bits_inst[7],
            io_IF2ID_bits_inst[30:25],
            io_IF2ID_bits_inst[11:8],
            1'h0}
         : 32'h0)
    | (Type == 3'h5
         ? {{12{io_IF2ID_bits_inst[31]}},
            io_IF2ID_bits_inst[19:12],
            io_IF2ID_bits_inst[20],
            io_IF2ID_bits_inst[30:21],
            1'h0}
         : 32'h0) | (Type == 3'h4 ? {io_IF2ID_bits_inst[31:12], 12'h0} : 32'h0);	// @[src/main/2.ID/IDU.scala:6:7, :32:29, :49:26, :64:{22,37}, :65:37, :66:{37,51,70}, :67:{37,56,71}, :68:{22,31}, :72:13, :73:13, :74:13, :75:13, :76:13, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_ID2EX_bits_aluOp =
    {|{&{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[4],
         io_IF2ID_bits_inst[12],
         DecoderOut_invInputs[11]},
       &_DecoderOut_andMatrixOutputs_T_34,
       &_DecoderOut_andMatrixOutputs_T_35},
     |{&{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[4],
         DecoderOut_invInputs[10],
         io_IF2ID_bits_inst[14]},
       &_DecoderOut_andMatrixOutputs_T_31,
       &_DecoderOut_andMatrixOutputs_T_32,
       &_DecoderOut_andMatrixOutputs_T_35},
     |{&{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[4],
         io_IF2ID_bits_inst[13],
         DecoderOut_invInputs[12]},
       &_DecoderOut_andMatrixOutputs_T_26,
       &_DecoderOut_andMatrixOutputs_T_31,
       &_DecoderOut_andMatrixOutputs_T_32,
       &_DecoderOut_andMatrixOutputs_T_34,
       &{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[4],
         io_IF2ID_bits_inst[12],
         io_IF2ID_bits_inst[30]}},
     |{&_DecoderOut_andMatrixOutputs_T_14,
       &{DecoderOut_invInputs[0], io_IF2ID_bits_inst[6], io_IF2ID_bits_inst[13]},
       &{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[12],
         io_IF2ID_bits_inst[13],
         DecoderOut_invInputs[12]},
       &{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[4],
         io_IF2ID_bits_inst[12],
         DecoderOut_invInputs[11],
         io_IF2ID_bits_inst[14],
         DecoderOut_invInputs[23],
         DecoderOut_invInputs[28]},
       &{DecoderOut_invInputs[0],
         DecoderOut_invInputs[3],
         DecoderOut_invInputs[10],
         io_IF2ID_bits_inst[13],
         io_IF2ID_bits_inst[14]},
       &{DecoderOut_invInputs[0],
         DecoderOut_invInputs[10],
         io_IF2ID_bits_inst[13],
         io_IF2ID_bits_inst[14],
         DecoderOut_invInputs[23]},
       &_DecoderOut_andMatrixOutputs_T_34,
       &{DecoderOut_invInputs[0],
         io_IF2ID_bits_inst[4],
         io_IF2ID_bits_inst[5],
         DecoderOut_invInputs[10],
         io_IF2ID_bits_inst[30]}}};	// @[src/main/2.ID/IDU.scala:6:7, :39:29, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_aluSrc1 =
    {&_DecoderOut_andMatrixOutputs_T_13,
     |{&_DecoderOut_andMatrixOutputs_T_3,
       &_DecoderOut_andMatrixOutputs_T_4,
       io_IF2ID_bits_inst[3]}};	// @[src/main/2.ID/IDU.scala:6:7, :37:29, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_aluSrc2 =
    {|{&_DecoderOut_andMatrixOutputs_T_3, io_IF2ID_bits_inst[3]},
     |{&_DecoderOut_andMatrixOutputs_T,
       &_DecoderOut_andMatrixOutputs_T_4,
       &_DecoderOut_andMatrixOutputs_T_9,
       &_DecoderOut_andMatrixOutputs_T_13}};	// @[src/main/2.ID/IDU.scala:6:7, :38:29, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_pcSrc =
    {&_DecoderOut_andMatrixOutputs_T_3,
     |{io_IF2ID_bits_inst[3],
       &_DecoderOut_andMatrixOutputs_T_14,
       &_DecoderOut_andMatrixOutputs_T_26}};	// @[src/main/2.ID/IDU.scala:6:7, :41:29, src/main/scala/chisel3/util/pla.scala:90:45, :98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_jump =
    |{&_DecoderOut_andMatrixOutputs_T_15, &_DecoderOut_andMatrixOutputs_T_16};	// @[src/main/2.ID/IDU.scala:6:7, src/main/scala/chisel3/util/pla.scala:98:{53,70}, :114:{19,36}]
  assign io_ID2EX_bits_csrWrite =
    (|_DecoderOut_orMatrixOutputs_T_29) & ~(io_IF2ID_bits_inst[13] & Rf_io_rs1 == 5'h0);	// @[src/main/2.ID/IDU.scala:6:7, :35:80, :36:{34,37,48,52,63}, :46:26, src/main/scala/chisel3/util/pla.scala:114:{19,36}]
  assign io_ID2EX_bits_csrRead = io_ID2EX_bits_csrRead_0;	// @[src/main/2.ID/IDU.scala:6:7, :35:34]
  assign io_ID2EX_bits_syscall =
    &{io_IF2ID_bits_inst[0],
      io_IF2ID_bits_inst[1],
      DecoderOut_invInputs[0],
      DecoderOut_invInputs[1],
      io_IF2ID_bits_inst[4],
      io_IF2ID_bits_inst[5],
      io_IF2ID_bits_inst[6],
      DecoderOut_invInputs[5],
      DecoderOut_invInputs[6],
      DecoderOut_invInputs[7],
      DecoderOut_invInputs[8],
      DecoderOut_invInputs[9],
      DecoderOut_invInputs[10],
      DecoderOut_invInputs[11],
      DecoderOut_invInputs[12],
      DecoderOut_invInputs[13],
      DecoderOut_invInputs[14],
      DecoderOut_invInputs[15],
      DecoderOut_invInputs[16],
      DecoderOut_invInputs[17],
      DecoderOut_invInputs[18],
      DecoderOut_invInputs[19],
      DecoderOut_invInputs[20],
      DecoderOut_invInputs[21],
      DecoderOut_invInputs[22],
      DecoderOut_invInputs[23],
      DecoderOut_invInputs[24],
      DecoderOut_invInputs[25],
      DecoderOut_invInputs[26],
      DecoderOut_invInputs[27],
      DecoderOut_invInputs[28],
      DecoderOut_invInputs[29]};	// @[src/main/2.ID/IDU.scala:6:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_ID2EX_bits_mret =
    &{io_IF2ID_bits_inst[0],
      io_IF2ID_bits_inst[1],
      DecoderOut_invInputs[0],
      DecoderOut_invInputs[1],
      io_IF2ID_bits_inst[4],
      io_IF2ID_bits_inst[5],
      io_IF2ID_bits_inst[6],
      DecoderOut_invInputs[5],
      DecoderOut_invInputs[6],
      DecoderOut_invInputs[7],
      DecoderOut_invInputs[8],
      DecoderOut_invInputs[9],
      DecoderOut_invInputs[10],
      DecoderOut_invInputs[11],
      DecoderOut_invInputs[12],
      DecoderOut_invInputs[13],
      DecoderOut_invInputs[14],
      DecoderOut_invInputs[15],
      DecoderOut_invInputs[16],
      DecoderOut_invInputs[17],
      DecoderOut_invInputs[18],
      io_IF2ID_bits_inst[21],
      DecoderOut_invInputs[20],
      DecoderOut_invInputs[21],
      DecoderOut_invInputs[22],
      DecoderOut_invInputs[23],
      DecoderOut_invInputs[24],
      DecoderOut_invInputs[25],
      io_IF2ID_bits_inst[28],
      io_IF2ID_bits_inst[29],
      DecoderOut_invInputs[28],
      DecoderOut_invInputs[29]};	// @[src/main/2.ID/IDU.scala:6:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_ID2EX_bits_halt =
    &{io_IF2ID_bits_inst[0],
      io_IF2ID_bits_inst[1],
      DecoderOut_invInputs[0],
      DecoderOut_invInputs[1],
      io_IF2ID_bits_inst[4],
      io_IF2ID_bits_inst[5],
      io_IF2ID_bits_inst[6],
      DecoderOut_invInputs[5],
      DecoderOut_invInputs[6],
      DecoderOut_invInputs[7],
      DecoderOut_invInputs[8],
      DecoderOut_invInputs[9],
      DecoderOut_invInputs[10],
      DecoderOut_invInputs[11],
      DecoderOut_invInputs[12],
      DecoderOut_invInputs[13],
      DecoderOut_invInputs[14],
      DecoderOut_invInputs[15],
      DecoderOut_invInputs[16],
      DecoderOut_invInputs[17],
      io_IF2ID_bits_inst[20],
      DecoderOut_invInputs[19],
      DecoderOut_invInputs[20],
      DecoderOut_invInputs[21],
      DecoderOut_invInputs[22],
      DecoderOut_invInputs[23],
      DecoderOut_invInputs[24],
      DecoderOut_invInputs[25],
      DecoderOut_invInputs[26],
      DecoderOut_invInputs[27],
      DecoderOut_invInputs[28],
      DecoderOut_invInputs[29]};	// @[src/main/2.ID/IDU.scala:6:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
endmodule

module SelectorBundle(	// @[src/main/3.EX/BarrelShifter.scala:66:7]
  input         io_shamt,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_left,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
  input  [3:0]  io_din_0,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_1,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_2,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_3,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_4,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_5,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_6,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_7,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_8,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_9,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_10,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_11,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_12,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_13,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_14,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_15,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_16,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_17,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_18,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_19,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_20,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_21,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_22,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_23,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_24,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_25,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_26,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_27,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_28,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_29,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_30,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
                io_din_31,	// @[src/main/3.EX/BarrelShifter.scala:67:14]
  output [31:0] io_dout	// @[src/main/3.EX/BarrelShifter.scala:67:14]
);

  wire ShiftL = io_left & io_shamt;	// @[src/main/3.EX/BarrelShifter.scala:78:21]
  wire ShiftR = ~io_left & io_shamt;	// @[src/main/3.EX/BarrelShifter.scala:79:{13,22}]
  assign io_dout =
    {~io_shamt & io_din_31[0] | ShiftR & io_din_31[1] | ShiftL & io_din_31[3],
     ~io_shamt & io_din_30[0] | ShiftR & io_din_30[1] | ShiftL & io_din_30[3],
     ~io_shamt & io_din_29[0] | ShiftR & io_din_29[1] | ShiftL & io_din_29[3],
     ~io_shamt & io_din_28[0] | ShiftR & io_din_28[1] | ShiftL & io_din_28[3],
     ~io_shamt & io_din_27[0] | ShiftR & io_din_27[1] | ShiftL & io_din_27[3],
     ~io_shamt & io_din_26[0] | ShiftR & io_din_26[1] | ShiftL & io_din_26[3],
     ~io_shamt & io_din_25[0] | ShiftR & io_din_25[1] | ShiftL & io_din_25[3],
     ~io_shamt & io_din_24[0] | ShiftR & io_din_24[1] | ShiftL & io_din_24[3],
     ~io_shamt & io_din_23[0] | ShiftR & io_din_23[1] | ShiftL & io_din_23[3],
     ~io_shamt & io_din_22[0] | ShiftR & io_din_22[1] | ShiftL & io_din_22[3],
     ~io_shamt & io_din_21[0] | ShiftR & io_din_21[1] | ShiftL & io_din_21[3],
     ~io_shamt & io_din_20[0] | ShiftR & io_din_20[1] | ShiftL & io_din_20[3],
     ~io_shamt & io_din_19[0] | ShiftR & io_din_19[1] | ShiftL & io_din_19[3],
     ~io_shamt & io_din_18[0] | ShiftR & io_din_18[1] | ShiftL & io_din_18[3],
     ~io_shamt & io_din_17[0] | ShiftR & io_din_17[1] | ShiftL & io_din_17[3],
     ~io_shamt & io_din_16[0] | ShiftR & io_din_16[1] | ShiftL & io_din_16[3],
     ~io_shamt & io_din_15[0] | ShiftR & io_din_15[1] | ShiftL & io_din_15[3],
     ~io_shamt & io_din_14[0] | ShiftR & io_din_14[1] | ShiftL & io_din_14[3],
     ~io_shamt & io_din_13[0] | ShiftR & io_din_13[1] | ShiftL & io_din_13[3],
     ~io_shamt & io_din_12[0] | ShiftR & io_din_12[1] | ShiftL & io_din_12[3],
     ~io_shamt & io_din_11[0] | ShiftR & io_din_11[1] | ShiftL & io_din_11[3],
     ~io_shamt & io_din_10[0] | ShiftR & io_din_10[1] | ShiftL & io_din_10[3],
     ~io_shamt & io_din_9[0] | ShiftR & io_din_9[1] | ShiftL & io_din_9[3],
     ~io_shamt & io_din_8[0] | ShiftR & io_din_8[1] | ShiftL & io_din_8[3],
     ~io_shamt & io_din_7[0] | ShiftR & io_din_7[1] | ShiftL & io_din_7[3],
     ~io_shamt & io_din_6[0] | ShiftR & io_din_6[1] | ShiftL & io_din_6[3],
     ~io_shamt & io_din_5[0] | ShiftR & io_din_5[1] | ShiftL & io_din_5[3],
     ~io_shamt & io_din_4[0] | ShiftR & io_din_4[1] | ShiftL & io_din_4[3],
     ~io_shamt & io_din_3[0] | ShiftR & io_din_3[1] | ShiftL & io_din_3[3],
     ~io_shamt & io_din_2[0] | ShiftR & io_din_2[1] | ShiftL & io_din_2[3],
     ~io_shamt & io_din_1[0] | ShiftR & io_din_1[1] | ShiftL & io_din_1[3],
     ~io_shamt & io_din_0[0] | ShiftR & io_din_0[1] | ShiftL & io_din_0[3]};	// @[src/main/3.EX/BarrelShifter.scala:66:7, :78:21, :79:22, :80:13, :86:28, :87:28, :88:28, :92:21, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

module BarrelShifter(	// @[src/main/3.EX/BarrelShifter.scala:4:7]
  input         io_left,	// @[src/main/3.EX/BarrelShifter.scala:5:14]
                io_signed,	// @[src/main/3.EX/BarrelShifter.scala:5:14]
  input  [4:0]  io_shamt,	// @[src/main/3.EX/BarrelShifter.scala:5:14]
  input  [31:0] io_din,	// @[src/main/3.EX/BarrelShifter.scala:5:14]
  output [31:0] io_dout	// @[src/main/3.EX/BarrelShifter.scala:5:14]
);

  wire [31:0] _SelectorNet_3_io_dout;	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  wire [31:0] _SelectorNet_2_io_dout;	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  wire [31:0] _SelectorNet_1_io_dout;	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  wire [31:0] _SelectorNet_0_io_dout;	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  wire        FillBit = io_signed & ~io_left & io_din[31];	// @[src/main/3.EX/BarrelShifter.scala:20:{20,31,34,50}]
  SelectorBundle SelectorNet_0 (	// @[src/main/3.EX/BarrelShifter.scala:16:11]
    .io_shamt  (io_shamt[0]),	// @[src/main/3.EX/BarrelShifter.scala:56:40]
    .io_left   (io_left),
    .io_din_0  ({1'h0, io_din[0], io_din[1:0]}),	// @[src/main/3.EX/BarrelShifter.scala:25:34, :60:48]
    .io_din_1  ({io_din[0], io_din[1], io_din[2:1]}),	// @[src/main/3.EX/BarrelShifter.scala:25:34, :31:36, :60:48]
    .io_din_2  ({io_din[1], io_din[2], io_din[3:2]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_3  ({io_din[2], io_din[3], io_din[4:3]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_4  ({io_din[3], io_din[4], io_din[5:4]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_5  ({io_din[4], io_din[5], io_din[6:5]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_6  ({io_din[5], io_din[6], io_din[7:6]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_7  ({io_din[6], io_din[7], io_din[8:7]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_8  ({io_din[7], io_din[8], io_din[9:8]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_9  ({io_din[8], io_din[9], io_din[10:9]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_10 ({io_din[9], io_din[10], io_din[11:10]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_11 ({io_din[10], io_din[11], io_din[12:11]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_12 ({io_din[11], io_din[12], io_din[13:12]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_13 ({io_din[12], io_din[13], io_din[14:13]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_14 ({io_din[13], io_din[14], io_din[15:14]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_15 ({io_din[14], io_din[15], io_din[16:15]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_16 ({io_din[15], io_din[16], io_din[17:16]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_17 ({io_din[16], io_din[17], io_din[18:17]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_18 ({io_din[17], io_din[18], io_din[19:18]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_19 ({io_din[18], io_din[19], io_din[20:19]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_20 ({io_din[19], io_din[20], io_din[21:20]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_21 ({io_din[20], io_din[21], io_din[22:21]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_22 ({io_din[21], io_din[22], io_din[23:22]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_23 ({io_din[22], io_din[23], io_din[24:23]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_24 ({io_din[23], io_din[24], io_din[25:24]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_25 ({io_din[24], io_din[25], io_din[26:25]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_26 ({io_din[25], io_din[26], io_din[27:26]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_27 ({io_din[26], io_din[27], io_din[28:27]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_28 ({io_din[27], io_din[28], io_din[29:28]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_29 ({io_din[28], io_din[29], io_din[30:29]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_30 ({io_din[29], io_din[30], io_din[31:30]}),	// @[src/main/3.EX/BarrelShifter.scala:31:36, :60:48]
    .io_din_31 ({io_din[30], io_din[31], FillBit, io_din[31]}),	// @[src/main/3.EX/BarrelShifter.scala:20:{20,31,50}, :31:36, :60:48]
    .io_dout   (_SelectorNet_0_io_dout)
  );	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  SelectorBundle SelectorNet_1 (	// @[src/main/3.EX/BarrelShifter.scala:16:11]
    .io_shamt  (io_shamt[1]),	// @[src/main/3.EX/BarrelShifter.scala:56:40]
    .io_left   (io_left),
    .io_din_0
      ({1'h0,
        _SelectorNet_0_io_dout[0],
        _SelectorNet_0_io_dout[2],
        _SelectorNet_0_io_dout[0]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_1
      ({1'h0,
        _SelectorNet_0_io_dout[1],
        _SelectorNet_0_io_dout[3],
        _SelectorNet_0_io_dout[1]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_2
      ({_SelectorNet_0_io_dout[0],
        _SelectorNet_0_io_dout[2],
        _SelectorNet_0_io_dout[4],
        _SelectorNet_0_io_dout[2]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_3
      ({_SelectorNet_0_io_dout[1],
        _SelectorNet_0_io_dout[3],
        _SelectorNet_0_io_dout[5],
        _SelectorNet_0_io_dout[3]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_4
      ({_SelectorNet_0_io_dout[2],
        _SelectorNet_0_io_dout[4],
        _SelectorNet_0_io_dout[6],
        _SelectorNet_0_io_dout[4]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_5
      ({_SelectorNet_0_io_dout[3],
        _SelectorNet_0_io_dout[5],
        _SelectorNet_0_io_dout[7],
        _SelectorNet_0_io_dout[5]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_6
      ({_SelectorNet_0_io_dout[4],
        _SelectorNet_0_io_dout[6],
        _SelectorNet_0_io_dout[8],
        _SelectorNet_0_io_dout[6]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_7
      ({_SelectorNet_0_io_dout[5],
        _SelectorNet_0_io_dout[7],
        _SelectorNet_0_io_dout[9],
        _SelectorNet_0_io_dout[7]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_8
      ({_SelectorNet_0_io_dout[6],
        _SelectorNet_0_io_dout[8],
        _SelectorNet_0_io_dout[10],
        _SelectorNet_0_io_dout[8]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_9
      ({_SelectorNet_0_io_dout[7],
        _SelectorNet_0_io_dout[9],
        _SelectorNet_0_io_dout[11],
        _SelectorNet_0_io_dout[9]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_10
      ({_SelectorNet_0_io_dout[8],
        _SelectorNet_0_io_dout[10],
        _SelectorNet_0_io_dout[12],
        _SelectorNet_0_io_dout[10]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_11
      ({_SelectorNet_0_io_dout[9],
        _SelectorNet_0_io_dout[11],
        _SelectorNet_0_io_dout[13],
        _SelectorNet_0_io_dout[11]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_12
      ({_SelectorNet_0_io_dout[10],
        _SelectorNet_0_io_dout[12],
        _SelectorNet_0_io_dout[14],
        _SelectorNet_0_io_dout[12]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_13
      ({_SelectorNet_0_io_dout[11],
        _SelectorNet_0_io_dout[13],
        _SelectorNet_0_io_dout[15],
        _SelectorNet_0_io_dout[13]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_14
      ({_SelectorNet_0_io_dout[12],
        _SelectorNet_0_io_dout[14],
        _SelectorNet_0_io_dout[16],
        _SelectorNet_0_io_dout[14]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_15
      ({_SelectorNet_0_io_dout[13],
        _SelectorNet_0_io_dout[15],
        _SelectorNet_0_io_dout[17],
        _SelectorNet_0_io_dout[15]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_16
      ({_SelectorNet_0_io_dout[14],
        _SelectorNet_0_io_dout[16],
        _SelectorNet_0_io_dout[18],
        _SelectorNet_0_io_dout[16]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_17
      ({_SelectorNet_0_io_dout[15],
        _SelectorNet_0_io_dout[17],
        _SelectorNet_0_io_dout[19],
        _SelectorNet_0_io_dout[17]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_18
      ({_SelectorNet_0_io_dout[16],
        _SelectorNet_0_io_dout[18],
        _SelectorNet_0_io_dout[20],
        _SelectorNet_0_io_dout[18]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_19
      ({_SelectorNet_0_io_dout[17],
        _SelectorNet_0_io_dout[19],
        _SelectorNet_0_io_dout[21],
        _SelectorNet_0_io_dout[19]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_20
      ({_SelectorNet_0_io_dout[18],
        _SelectorNet_0_io_dout[20],
        _SelectorNet_0_io_dout[22],
        _SelectorNet_0_io_dout[20]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_21
      ({_SelectorNet_0_io_dout[19],
        _SelectorNet_0_io_dout[21],
        _SelectorNet_0_io_dout[23],
        _SelectorNet_0_io_dout[21]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_22
      ({_SelectorNet_0_io_dout[20],
        _SelectorNet_0_io_dout[22],
        _SelectorNet_0_io_dout[24],
        _SelectorNet_0_io_dout[22]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_23
      ({_SelectorNet_0_io_dout[21],
        _SelectorNet_0_io_dout[23],
        _SelectorNet_0_io_dout[25],
        _SelectorNet_0_io_dout[23]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_24
      ({_SelectorNet_0_io_dout[22],
        _SelectorNet_0_io_dout[24],
        _SelectorNet_0_io_dout[26],
        _SelectorNet_0_io_dout[24]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_25
      ({_SelectorNet_0_io_dout[23],
        _SelectorNet_0_io_dout[25],
        _SelectorNet_0_io_dout[27],
        _SelectorNet_0_io_dout[25]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_26
      ({_SelectorNet_0_io_dout[24],
        _SelectorNet_0_io_dout[26],
        _SelectorNet_0_io_dout[28],
        _SelectorNet_0_io_dout[26]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_27
      ({_SelectorNet_0_io_dout[25],
        _SelectorNet_0_io_dout[27],
        _SelectorNet_0_io_dout[29],
        _SelectorNet_0_io_dout[27]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_28
      ({_SelectorNet_0_io_dout[26],
        _SelectorNet_0_io_dout[28],
        _SelectorNet_0_io_dout[30],
        _SelectorNet_0_io_dout[28]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_29
      ({_SelectorNet_0_io_dout[27],
        _SelectorNet_0_io_dout[29],
        _SelectorNet_0_io_dout[31],
        _SelectorNet_0_io_dout[29]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_30
      ({_SelectorNet_0_io_dout[28],
        _SelectorNet_0_io_dout[30],
        FillBit,
        _SelectorNet_0_io_dout[30]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_31
      ({_SelectorNet_0_io_dout[29],
        _SelectorNet_0_io_dout[31],
        FillBit,
        _SelectorNet_0_io_dout[31]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_dout   (_SelectorNet_1_io_dout)
  );	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  SelectorBundle SelectorNet_2 (	// @[src/main/3.EX/BarrelShifter.scala:16:11]
    .io_shamt  (io_shamt[2]),	// @[src/main/3.EX/BarrelShifter.scala:56:40]
    .io_left   (io_left),
    .io_din_0
      ({1'h0,
        _SelectorNet_1_io_dout[0],
        _SelectorNet_1_io_dout[4],
        _SelectorNet_1_io_dout[0]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_1
      ({1'h0,
        _SelectorNet_1_io_dout[1],
        _SelectorNet_1_io_dout[5],
        _SelectorNet_1_io_dout[1]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_2
      ({1'h0,
        _SelectorNet_1_io_dout[2],
        _SelectorNet_1_io_dout[6],
        _SelectorNet_1_io_dout[2]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_3
      ({1'h0,
        _SelectorNet_1_io_dout[3],
        _SelectorNet_1_io_dout[7],
        _SelectorNet_1_io_dout[3]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_4
      ({_SelectorNet_1_io_dout[0],
        _SelectorNet_1_io_dout[4],
        _SelectorNet_1_io_dout[8],
        _SelectorNet_1_io_dout[4]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_5
      ({_SelectorNet_1_io_dout[1],
        _SelectorNet_1_io_dout[5],
        _SelectorNet_1_io_dout[9],
        _SelectorNet_1_io_dout[5]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_6
      ({_SelectorNet_1_io_dout[2],
        _SelectorNet_1_io_dout[6],
        _SelectorNet_1_io_dout[10],
        _SelectorNet_1_io_dout[6]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_7
      ({_SelectorNet_1_io_dout[3],
        _SelectorNet_1_io_dout[7],
        _SelectorNet_1_io_dout[11],
        _SelectorNet_1_io_dout[7]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_8
      ({_SelectorNet_1_io_dout[4],
        _SelectorNet_1_io_dout[8],
        _SelectorNet_1_io_dout[12],
        _SelectorNet_1_io_dout[8]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_9
      ({_SelectorNet_1_io_dout[5],
        _SelectorNet_1_io_dout[9],
        _SelectorNet_1_io_dout[13],
        _SelectorNet_1_io_dout[9]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_10
      ({_SelectorNet_1_io_dout[6],
        _SelectorNet_1_io_dout[10],
        _SelectorNet_1_io_dout[14],
        _SelectorNet_1_io_dout[10]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_11
      ({_SelectorNet_1_io_dout[7],
        _SelectorNet_1_io_dout[11],
        _SelectorNet_1_io_dout[15],
        _SelectorNet_1_io_dout[11]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_12
      ({_SelectorNet_1_io_dout[8],
        _SelectorNet_1_io_dout[12],
        _SelectorNet_1_io_dout[16],
        _SelectorNet_1_io_dout[12]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_13
      ({_SelectorNet_1_io_dout[9],
        _SelectorNet_1_io_dout[13],
        _SelectorNet_1_io_dout[17],
        _SelectorNet_1_io_dout[13]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_14
      ({_SelectorNet_1_io_dout[10],
        _SelectorNet_1_io_dout[14],
        _SelectorNet_1_io_dout[18],
        _SelectorNet_1_io_dout[14]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_15
      ({_SelectorNet_1_io_dout[11],
        _SelectorNet_1_io_dout[15],
        _SelectorNet_1_io_dout[19],
        _SelectorNet_1_io_dout[15]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_16
      ({_SelectorNet_1_io_dout[12],
        _SelectorNet_1_io_dout[16],
        _SelectorNet_1_io_dout[20],
        _SelectorNet_1_io_dout[16]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_17
      ({_SelectorNet_1_io_dout[13],
        _SelectorNet_1_io_dout[17],
        _SelectorNet_1_io_dout[21],
        _SelectorNet_1_io_dout[17]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_18
      ({_SelectorNet_1_io_dout[14],
        _SelectorNet_1_io_dout[18],
        _SelectorNet_1_io_dout[22],
        _SelectorNet_1_io_dout[18]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_19
      ({_SelectorNet_1_io_dout[15],
        _SelectorNet_1_io_dout[19],
        _SelectorNet_1_io_dout[23],
        _SelectorNet_1_io_dout[19]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_20
      ({_SelectorNet_1_io_dout[16],
        _SelectorNet_1_io_dout[20],
        _SelectorNet_1_io_dout[24],
        _SelectorNet_1_io_dout[20]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_21
      ({_SelectorNet_1_io_dout[17],
        _SelectorNet_1_io_dout[21],
        _SelectorNet_1_io_dout[25],
        _SelectorNet_1_io_dout[21]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_22
      ({_SelectorNet_1_io_dout[18],
        _SelectorNet_1_io_dout[22],
        _SelectorNet_1_io_dout[26],
        _SelectorNet_1_io_dout[22]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_23
      ({_SelectorNet_1_io_dout[19],
        _SelectorNet_1_io_dout[23],
        _SelectorNet_1_io_dout[27],
        _SelectorNet_1_io_dout[23]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_24
      ({_SelectorNet_1_io_dout[20],
        _SelectorNet_1_io_dout[24],
        _SelectorNet_1_io_dout[28],
        _SelectorNet_1_io_dout[24]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_25
      ({_SelectorNet_1_io_dout[21],
        _SelectorNet_1_io_dout[25],
        _SelectorNet_1_io_dout[29],
        _SelectorNet_1_io_dout[25]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_26
      ({_SelectorNet_1_io_dout[22],
        _SelectorNet_1_io_dout[26],
        _SelectorNet_1_io_dout[30],
        _SelectorNet_1_io_dout[26]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_27
      ({_SelectorNet_1_io_dout[23],
        _SelectorNet_1_io_dout[27],
        _SelectorNet_1_io_dout[31],
        _SelectorNet_1_io_dout[27]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_28
      ({_SelectorNet_1_io_dout[24],
        _SelectorNet_1_io_dout[28],
        FillBit,
        _SelectorNet_1_io_dout[28]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_29
      ({_SelectorNet_1_io_dout[25],
        _SelectorNet_1_io_dout[29],
        FillBit,
        _SelectorNet_1_io_dout[29]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_30
      ({_SelectorNet_1_io_dout[26],
        _SelectorNet_1_io_dout[30],
        FillBit,
        _SelectorNet_1_io_dout[30]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_31
      ({_SelectorNet_1_io_dout[27],
        _SelectorNet_1_io_dout[31],
        FillBit,
        _SelectorNet_1_io_dout[31]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_dout   (_SelectorNet_2_io_dout)
  );	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  SelectorBundle SelectorNet_3 (	// @[src/main/3.EX/BarrelShifter.scala:16:11]
    .io_shamt  (io_shamt[3]),	// @[src/main/3.EX/BarrelShifter.scala:56:40]
    .io_left   (io_left),
    .io_din_0
      ({1'h0,
        _SelectorNet_2_io_dout[0],
        _SelectorNet_2_io_dout[8],
        _SelectorNet_2_io_dout[0]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_1
      ({1'h0,
        _SelectorNet_2_io_dout[1],
        _SelectorNet_2_io_dout[9],
        _SelectorNet_2_io_dout[1]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_2
      ({1'h0,
        _SelectorNet_2_io_dout[2],
        _SelectorNet_2_io_dout[10],
        _SelectorNet_2_io_dout[2]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_3
      ({1'h0,
        _SelectorNet_2_io_dout[3],
        _SelectorNet_2_io_dout[11],
        _SelectorNet_2_io_dout[3]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_4
      ({1'h0,
        _SelectorNet_2_io_dout[4],
        _SelectorNet_2_io_dout[12],
        _SelectorNet_2_io_dout[4]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_5
      ({1'h0,
        _SelectorNet_2_io_dout[5],
        _SelectorNet_2_io_dout[13],
        _SelectorNet_2_io_dout[5]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_6
      ({1'h0,
        _SelectorNet_2_io_dout[6],
        _SelectorNet_2_io_dout[14],
        _SelectorNet_2_io_dout[6]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_7
      ({1'h0,
        _SelectorNet_2_io_dout[7],
        _SelectorNet_2_io_dout[15],
        _SelectorNet_2_io_dout[7]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_8
      ({_SelectorNet_2_io_dout[0],
        _SelectorNet_2_io_dout[8],
        _SelectorNet_2_io_dout[16],
        _SelectorNet_2_io_dout[8]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_9
      ({_SelectorNet_2_io_dout[1],
        _SelectorNet_2_io_dout[9],
        _SelectorNet_2_io_dout[17],
        _SelectorNet_2_io_dout[9]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_10
      ({_SelectorNet_2_io_dout[2],
        _SelectorNet_2_io_dout[10],
        _SelectorNet_2_io_dout[18],
        _SelectorNet_2_io_dout[10]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_11
      ({_SelectorNet_2_io_dout[3],
        _SelectorNet_2_io_dout[11],
        _SelectorNet_2_io_dout[19],
        _SelectorNet_2_io_dout[11]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_12
      ({_SelectorNet_2_io_dout[4],
        _SelectorNet_2_io_dout[12],
        _SelectorNet_2_io_dout[20],
        _SelectorNet_2_io_dout[12]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_13
      ({_SelectorNet_2_io_dout[5],
        _SelectorNet_2_io_dout[13],
        _SelectorNet_2_io_dout[21],
        _SelectorNet_2_io_dout[13]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_14
      ({_SelectorNet_2_io_dout[6],
        _SelectorNet_2_io_dout[14],
        _SelectorNet_2_io_dout[22],
        _SelectorNet_2_io_dout[14]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_15
      ({_SelectorNet_2_io_dout[7],
        _SelectorNet_2_io_dout[15],
        _SelectorNet_2_io_dout[23],
        _SelectorNet_2_io_dout[15]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_16
      ({_SelectorNet_2_io_dout[8],
        _SelectorNet_2_io_dout[16],
        _SelectorNet_2_io_dout[24],
        _SelectorNet_2_io_dout[16]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_17
      ({_SelectorNet_2_io_dout[9],
        _SelectorNet_2_io_dout[17],
        _SelectorNet_2_io_dout[25],
        _SelectorNet_2_io_dout[17]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_18
      ({_SelectorNet_2_io_dout[10],
        _SelectorNet_2_io_dout[18],
        _SelectorNet_2_io_dout[26],
        _SelectorNet_2_io_dout[18]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_19
      ({_SelectorNet_2_io_dout[11],
        _SelectorNet_2_io_dout[19],
        _SelectorNet_2_io_dout[27],
        _SelectorNet_2_io_dout[19]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_20
      ({_SelectorNet_2_io_dout[12],
        _SelectorNet_2_io_dout[20],
        _SelectorNet_2_io_dout[28],
        _SelectorNet_2_io_dout[20]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_21
      ({_SelectorNet_2_io_dout[13],
        _SelectorNet_2_io_dout[21],
        _SelectorNet_2_io_dout[29],
        _SelectorNet_2_io_dout[21]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_22
      ({_SelectorNet_2_io_dout[14],
        _SelectorNet_2_io_dout[22],
        _SelectorNet_2_io_dout[30],
        _SelectorNet_2_io_dout[22]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_23
      ({_SelectorNet_2_io_dout[15],
        _SelectorNet_2_io_dout[23],
        _SelectorNet_2_io_dout[31],
        _SelectorNet_2_io_dout[23]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :46:18, :60:48]
    .io_din_24
      ({_SelectorNet_2_io_dout[16],
        _SelectorNet_2_io_dout[24],
        FillBit,
        _SelectorNet_2_io_dout[24]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_25
      ({_SelectorNet_2_io_dout[17],
        _SelectorNet_2_io_dout[25],
        FillBit,
        _SelectorNet_2_io_dout[25]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_26
      ({_SelectorNet_2_io_dout[18],
        _SelectorNet_2_io_dout[26],
        FillBit,
        _SelectorNet_2_io_dout[26]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_27
      ({_SelectorNet_2_io_dout[19],
        _SelectorNet_2_io_dout[27],
        FillBit,
        _SelectorNet_2_io_dout[27]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_28
      ({_SelectorNet_2_io_dout[20],
        _SelectorNet_2_io_dout[28],
        FillBit,
        _SelectorNet_2_io_dout[28]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_29
      ({_SelectorNet_2_io_dout[21],
        _SelectorNet_2_io_dout[29],
        FillBit,
        _SelectorNet_2_io_dout[29]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_30
      ({_SelectorNet_2_io_dout[22],
        _SelectorNet_2_io_dout[30],
        FillBit,
        _SelectorNet_2_io_dout[30]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_din_31
      ({_SelectorNet_2_io_dout[23],
        _SelectorNet_2_io_dout[31],
        FillBit,
        _SelectorNet_2_io_dout[31]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :46:18, :60:48]
    .io_dout   (_SelectorNet_3_io_dout)
  );	// @[src/main/3.EX/BarrelShifter.scala:16:11]
  SelectorBundle SelectorNet_4 (	// @[src/main/3.EX/BarrelShifter.scala:16:11]
    .io_shamt  (io_shamt[4]),	// @[src/main/3.EX/BarrelShifter.scala:56:40]
    .io_left   (io_left),
    .io_din_0
      ({1'h0,
        _SelectorNet_3_io_dout[0],
        _SelectorNet_3_io_dout[16],
        _SelectorNet_3_io_dout[0]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_1
      ({1'h0,
        _SelectorNet_3_io_dout[1],
        _SelectorNet_3_io_dout[17],
        _SelectorNet_3_io_dout[1]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_2
      ({1'h0,
        _SelectorNet_3_io_dout[2],
        _SelectorNet_3_io_dout[18],
        _SelectorNet_3_io_dout[2]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_3
      ({1'h0,
        _SelectorNet_3_io_dout[3],
        _SelectorNet_3_io_dout[19],
        _SelectorNet_3_io_dout[3]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_4
      ({1'h0,
        _SelectorNet_3_io_dout[4],
        _SelectorNet_3_io_dout[20],
        _SelectorNet_3_io_dout[4]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_5
      ({1'h0,
        _SelectorNet_3_io_dout[5],
        _SelectorNet_3_io_dout[21],
        _SelectorNet_3_io_dout[5]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_6
      ({1'h0,
        _SelectorNet_3_io_dout[6],
        _SelectorNet_3_io_dout[22],
        _SelectorNet_3_io_dout[6]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_7
      ({1'h0,
        _SelectorNet_3_io_dout[7],
        _SelectorNet_3_io_dout[23],
        _SelectorNet_3_io_dout[7]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_8
      ({1'h0,
        _SelectorNet_3_io_dout[8],
        _SelectorNet_3_io_dout[24],
        _SelectorNet_3_io_dout[8]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_9
      ({1'h0,
        _SelectorNet_3_io_dout[9],
        _SelectorNet_3_io_dout[25],
        _SelectorNet_3_io_dout[9]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_10
      ({1'h0,
        _SelectorNet_3_io_dout[10],
        _SelectorNet_3_io_dout[26],
        _SelectorNet_3_io_dout[10]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_11
      ({1'h0,
        _SelectorNet_3_io_dout[11],
        _SelectorNet_3_io_dout[27],
        _SelectorNet_3_io_dout[11]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_12
      ({1'h0,
        _SelectorNet_3_io_dout[12],
        _SelectorNet_3_io_dout[28],
        _SelectorNet_3_io_dout[12]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_13
      ({1'h0,
        _SelectorNet_3_io_dout[13],
        _SelectorNet_3_io_dout[29],
        _SelectorNet_3_io_dout[13]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_14
      ({1'h0,
        _SelectorNet_3_io_dout[14],
        _SelectorNet_3_io_dout[30],
        _SelectorNet_3_io_dout[14]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_15
      ({1'h0,
        _SelectorNet_3_io_dout[15],
        _SelectorNet_3_io_dout[31],
        _SelectorNet_3_io_dout[15]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :39:54, :46:18, :60:48]
    .io_din_16
      ({_SelectorNet_3_io_dout[0],
        _SelectorNet_3_io_dout[16],
        FillBit,
        _SelectorNet_3_io_dout[16]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_17
      ({_SelectorNet_3_io_dout[1],
        _SelectorNet_3_io_dout[17],
        FillBit,
        _SelectorNet_3_io_dout[17]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_18
      ({_SelectorNet_3_io_dout[2],
        _SelectorNet_3_io_dout[18],
        FillBit,
        _SelectorNet_3_io_dout[18]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_19
      ({_SelectorNet_3_io_dout[3],
        _SelectorNet_3_io_dout[19],
        FillBit,
        _SelectorNet_3_io_dout[19]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_20
      ({_SelectorNet_3_io_dout[4],
        _SelectorNet_3_io_dout[20],
        FillBit,
        _SelectorNet_3_io_dout[20]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_21
      ({_SelectorNet_3_io_dout[5],
        _SelectorNet_3_io_dout[21],
        FillBit,
        _SelectorNet_3_io_dout[21]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_22
      ({_SelectorNet_3_io_dout[6],
        _SelectorNet_3_io_dout[22],
        FillBit,
        _SelectorNet_3_io_dout[22]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_23
      ({_SelectorNet_3_io_dout[7],
        _SelectorNet_3_io_dout[23],
        FillBit,
        _SelectorNet_3_io_dout[23]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_24
      ({_SelectorNet_3_io_dout[8],
        _SelectorNet_3_io_dout[24],
        FillBit,
        _SelectorNet_3_io_dout[24]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_25
      ({_SelectorNet_3_io_dout[9],
        _SelectorNet_3_io_dout[25],
        FillBit,
        _SelectorNet_3_io_dout[25]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_26
      ({_SelectorNet_3_io_dout[10],
        _SelectorNet_3_io_dout[26],
        FillBit,
        _SelectorNet_3_io_dout[26]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_27
      ({_SelectorNet_3_io_dout[11],
        _SelectorNet_3_io_dout[27],
        FillBit,
        _SelectorNet_3_io_dout[27]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_28
      ({_SelectorNet_3_io_dout[12],
        _SelectorNet_3_io_dout[28],
        FillBit,
        _SelectorNet_3_io_dout[28]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_29
      ({_SelectorNet_3_io_dout[13],
        _SelectorNet_3_io_dout[29],
        FillBit,
        _SelectorNet_3_io_dout[29]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_30
      ({_SelectorNet_3_io_dout[14],
        _SelectorNet_3_io_dout[30],
        FillBit,
        _SelectorNet_3_io_dout[30]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_din_31
      ({_SelectorNet_3_io_dout[15],
        _SelectorNet_3_io_dout[31],
        FillBit,
        _SelectorNet_3_io_dout[31]}),	// @[src/main/3.EX/BarrelShifter.scala:16:11, :20:{20,31}, :39:54, :46:18, :60:48]
    .io_dout   (io_dout)
  );	// @[src/main/3.EX/BarrelShifter.scala:16:11]
endmodule

module ALU(	// @[src/main/3.EX/ALU.scala:6:7]
  input  [3:0]  io_AluOp,	// @[src/main/3.EX/ALU.scala:7:14]
  input  [31:0] io_A,	// @[src/main/3.EX/ALU.scala:7:14]
                io_B,	// @[src/main/3.EX/ALU.scala:7:14]
  output [31:0] io_Result,	// @[src/main/3.EX/ALU.scala:7:14]
  output        io_Zero	// @[src/main/3.EX/ALU.scala:7:14]
);

  wire        io_Cout;	// @[src/main/3.EX/ALU.scala:104:34]
  wire [31:0] _Shifter_io_dout;	// @[src/main/3.EX/ALU.scala:66:26]
  wire [3:0]  Operation_invInputs = ~io_AluOp;	// @[src/main/scala/chisel3/util/pla.scala:78:21]
  wire [3:0]  _Operation_andMatrixOutputs_T =
    {Operation_invInputs[0],
     Operation_invInputs[1],
     Operation_invInputs[2],
     Operation_invInputs[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :91:29, :98:53]
  wire [2:0]  _Operation_andMatrixOutputs_T_7 =
    {Operation_invInputs[0], Operation_invInputs[1], io_AluOp[3]};	// @[src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:53]
  wire [1:0]  _Operation_andMatrixOutputs_T_9 = {io_AluOp[1], io_AluOp[3]};	// @[src/main/scala/chisel3/util/pla.scala:90:45, :98:53]
  wire [31:0] AdderB = io_B ^ {32{~(&_Operation_andMatrixOutputs_T)}};	// @[src/main/3.EX/ALU.scala:58:28, :60:{33,39}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [32:0] _AdderOut_T_1 =
    {1'h0, io_A} + {1'h0, AdderB} + {32'h0, ~(&_Operation_andMatrixOutputs_T)};	// @[src/main/3.EX/ALU.scala:58:28, :60:33, :61:{35,45}, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  wire [31:0] _io_Result_T_18 =
    ((&_Operation_andMatrixOutputs_T)
     | (&{io_AluOp[0],
          Operation_invInputs[1],
          Operation_invInputs[2],
          Operation_invInputs[3]})
       ? _AdderOut_T_1[31:0]
       : 32'h0) | ((&{io_AluOp[1], io_AluOp[2]}) ? io_A & io_B : 32'h0)
    | ((&{io_AluOp[0], io_AluOp[2]}) ? io_A | io_B : 32'h0)
    | ((&{Operation_invInputs[0], Operation_invInputs[1], io_AluOp[2]})
         ? io_A ^ io_B
         : 32'h0)
    | ((&{Operation_invInputs[0],
          io_AluOp[1],
          Operation_invInputs[2],
          Operation_invInputs[3]})
         ? {31'h0, io_A[31] & AdderB[31] | (io_A[31] ^ AdderB[31]) & _AdderOut_T_1[31]}
         : 32'h0) | ((&{io_AluOp[0], io_AluOp[1]}) ? {31'h0, io_Cout} : 32'h0)
    | ((&_Operation_andMatrixOutputs_T_7) ? _Shifter_io_dout : 32'h0)
    | ((&{io_AluOp[0], io_AluOp[3]}) ? _Shifter_io_dout : 32'h0)
    | ((&_Operation_andMatrixOutputs_T_9) ? _Shifter_io_dout : 32'h0);	// @[src/main/3.EX/ALU.scala:60:33, :61:{35,45}, :62:36, :66:26, :82:{10,20,32,41}, :83:{5,27,48,72}, :84:11, :85:19, :86:19, :87:19, :104:34, src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}]
  assign io_Cout = _AdderOut_T_1[32] ^ ~(&_Operation_andMatrixOutputs_T);	// @[src/main/3.EX/ALU.scala:58:28, :61:{35,45}, :63:36, :104:34, src/main/scala/chisel3/util/pla.scala:98:{53,70}]
  BarrelShifter Shifter (	// @[src/main/3.EX/ALU.scala:66:26]
    .io_left   (&_Operation_andMatrixOutputs_T_7),	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    .io_signed (&_Operation_andMatrixOutputs_T_9),	// @[src/main/scala/chisel3/util/pla.scala:98:{53,70}]
    .io_shamt  (io_B[4:0]),	// @[src/main/3.EX/ALU.scala:70:21]
    .io_din    (io_A),
    .io_dout   (_Shifter_io_dout)
  );	// @[src/main/3.EX/ALU.scala:66:26]
  assign io_Result = _io_Result_T_18;	// @[src/main/3.EX/ALU.scala:6:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_Zero = _io_Result_T_18 == 32'h0;	// @[src/main/3.EX/ALU.scala:6:7, :107:26, src/main/scala/chisel3/util/Mux.scala:30:73]
endmodule

module Lzd4(	// @[src/main/3.EX/Divider.scala:165:11]
  input  [3:0] io_in,	// @[src/main/3.EX/Divider.scala:166:18]
  output [1:0] io_out,	// @[src/main/3.EX/Divider.scala:166:18]
  output       io_zero	// @[src/main/3.EX/Divider.scala:166:18]
);

  assign io_out = {~(io_in[3] | io_in[2]), (io_in[2] | ~(io_in[1])) & ~(io_in[3])};	// @[src/main/3.EX/Divider.scala:165:11, :175:{26,30,33,39,44,46,52}, :176:{20,31}, :178:24]
  assign io_zero = io_in == 4'h0;	// @[src/main/3.EX/Divider.scala:165:11, :172:25]
endmodule

module Lzd(	// @[src/main/3.EX/Divider.scala:144:7]
  input  [31:0] io_in,	// @[src/main/3.EX/Divider.scala:145:14]
  output [4:0]  io_out,	// @[src/main/3.EX/Divider.scala:145:14]
  output        io_zero	// @[src/main/3.EX/Divider.scala:145:14]
);

  wire [1:0] _lzd_7_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_7_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_6_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_6_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_5_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_5_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_4_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_4_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_3_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_3_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_2_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_2_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_1_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_1_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire [1:0] _lzd_0_io_out;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _lzd_0_io_zero;	// @[src/main/3.EX/Divider.scala:185:13]
  wire       _outVec_0_T_8 = _lzd_5_io_zero & _lzd_3_io_zero;	// @[src/main/3.EX/Divider.scala:185:13, :195:58]
  wire       outVec_0 =
    _lzd_7_io_zero
    & (~_lzd_6_io_zero | _lzd_5_io_zero & ~_lzd_4_io_zero | _outVec_0_T_8
       & ~_lzd_2_io_zero | _outVec_0_T_8 & _lzd_1_io_zero);	// @[src/main/3.EX/Divider.scala:185:13, :195:{23,27,33,41,44,50,58,66,69,75,91}]
  wire       _outVec_2_T = _lzd_7_io_zero & _lzd_6_io_zero;	// @[src/main/3.EX/Divider.scala:185:13, :196:23]
  wire       outVec_1 =
    _outVec_2_T & (~_lzd_5_io_zero | ~_lzd_4_io_zero | _lzd_3_io_zero & _lzd_2_io_zero);	// @[src/main/3.EX/Divider.scala:185:13, :195:44, :196:{23,31,35,41,50,58}]
  wire       outVec_2 = _outVec_2_T & _lzd_5_io_zero & _lzd_4_io_zero;	// @[src/main/3.EX/Divider.scala:185:13, :196:23, :197:{31,39}]
  reg  [1:0] casez_tmp;	// @[src/main/3.EX/Divider.scala:200:36]
  always_comb begin	// @[src/main/3.EX/Divider.scala:200:36]
    casez (~{outVec_2, outVec_1, outVec_0})	// @[src/main/3.EX/Divider.scala:195:23, :196:31, :197:{31,39}, :200:{36,44,52}]
      3'b000:
        casez_tmp = _lzd_0_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      3'b001:
        casez_tmp = _lzd_1_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      3'b010:
        casez_tmp = _lzd_2_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      3'b011:
        casez_tmp = _lzd_3_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      3'b100:
        casez_tmp = _lzd_4_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      3'b101:
        casez_tmp = _lzd_5_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      3'b110:
        casez_tmp = _lzd_6_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
      default:
        casez_tmp = _lzd_7_io_out;	// @[src/main/3.EX/Divider.scala:185:13, :200:36]
    endcase	// @[src/main/3.EX/Divider.scala:195:23, :196:31, :197:{31,39}, :200:{36,44,52}]
  end // always_comb
  Lzd4 lzd_0 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[3:0]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_0_io_out),
    .io_zero (_lzd_0_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_1 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[7:4]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_1_io_out),
    .io_zero (_lzd_1_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_2 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[11:8]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_2_io_out),
    .io_zero (_lzd_2_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_3 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[15:12]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_3_io_out),
    .io_zero (_lzd_3_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_4 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[19:16]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_4_io_out),
    .io_zero (_lzd_4_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_5 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[23:20]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_5_io_out),
    .io_zero (_lzd_5_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_6 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[27:24]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_6_io_out),
    .io_zero (_lzd_6_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  Lzd4 lzd_7 (	// @[src/main/3.EX/Divider.scala:185:13]
    .io_in   (io_in[31:28]),	// @[src/main/3.EX/Divider.scala:189:28]
    .io_out  (_lzd_7_io_out),
    .io_zero (_lzd_7_io_zero)
  );	// @[src/main/3.EX/Divider.scala:185:13]
  assign io_out = {outVec_2, outVec_1, outVec_0, casez_tmp};	// @[src/main/3.EX/Divider.scala:144:7, :195:23, :196:31, :197:{31,39}, :200:36]
  assign io_zero =
    &{_lzd_7_io_zero,
      _lzd_6_io_zero,
      _lzd_5_io_zero,
      _lzd_4_io_zero,
      _lzd_3_io_zero,
      _lzd_2_io_zero,
      _lzd_1_io_zero,
      _lzd_0_io_zero};	// @[src/main/3.EX/Divider.scala:144:7, :185:13, :199:{18,25}]
endmodule

module Srt2Divider(	// @[src/main/3.EX/Divider.scala:5:7]
  input         clock,	// @[src/main/3.EX/Divider.scala:5:7]
                reset,	// @[src/main/3.EX/Divider.scala:5:7]
                io_div,	// @[src/main/3.EX/Divider.scala:6:14]
                io_signed,	// @[src/main/3.EX/Divider.scala:6:14]
  input  [31:0] io_x,	// @[src/main/3.EX/Divider.scala:6:14]
                io_y,	// @[src/main/3.EX/Divider.scala:6:14]
  output [31:0] io_res,	// @[src/main/3.EX/Divider.scala:6:14]
                io_rem,	// @[src/main/3.EX/Divider.scala:6:14]
  output        io_complete	// @[src/main/3.EX/Divider.scala:6:14]
);

  wire [4:0]   _lzd_io_out;	// @[src/main/3.EX/Divider.scala:36:19]
  wire         _lzd_io_zero;	// @[src/main/3.EX/Divider.scala:36:19]
  reg  [2:0]   state;	// @[src/main/3.EX/Divider.scala:18:22]
  reg  [32:0]  xAbs;	// @[src/main/3.EX/Divider.scala:21:14]
  reg  [32:0]  yAbs;	// @[src/main/3.EX/Divider.scala:23:14]
  reg  [64:0]  remainder;	// @[src/main/3.EX/Divider.scala:30:22]
  reg  [31:0]  quotient;	// @[src/main/3.EX/Divider.scala:31:22]
  reg  [31:0]  quotientM;	// @[src/main/3.EX/Divider.scala:32:22]
  reg  [5:0]   count;	// @[src/main/3.EX/Divider.scala:33:22]
  wire         _remainder_T = state == 3'h1;	// @[src/main/3.EX/Divider.scala:18:22, :37:26]
  reg  [5:0]   firstShift;	// @[src/main/3.EX/Divider.scala:48:29]
  wire [4:0]   _lzdShamt_T_2 = {5{~_lzd_io_zero}} & _lzd_io_out;	// @[src/main/3.EX/Divider.scala:36:19, :50:{44,48,69}]
  wire [5:0]   lzdShamt = {_lzd_io_zero, _lzdShamt_T_2};	// @[src/main/3.EX/Divider.scala:36:19, :50:{36,69}]
  wire         finalShift = count <= lzdShamt;	// @[src/main/3.EX/Divider.scala:33:22, :50:36, :51:24]
  reg  [32:0]  divisor;	// @[src/main/3.EX/Divider.scala:66:26]
  reg  [2:0]   casez_tmp;	// @[src/main/3.EX/Divider.scala:110:17, :112:13]
  always_comb begin	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
    casez (state)	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
      3'b000:
        casez_tmp = {2'h0, io_div};	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:{13,19}, :116:13, :120:13, :124:13, :128:13]
      3'b001:
        casez_tmp = 3'h2;	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
      3'b010:
        casez_tmp = {2'h1, finalShift};	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :51:24, :58:41, :110:17, :112:13, :116:13, :120:{13,19}, :124:13, :128:13]
      3'b011:
        casez_tmp = 3'h4;	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
      3'b100:
        casez_tmp = 3'h0;	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
      3'b101:
        casez_tmp = state;	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
      3'b110:
        casez_tmp = state;	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
      default:
        casez_tmp = state;	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
    endcase	// @[src/main/3.EX/Divider.scala:18:22, :21:97, :37:26, :58:41, :110:17, :112:13, :116:13, :120:13, :124:13, :128:13]
  end // always_comb
  reg  [31:0]  resAbsReg;	// @[src/main/3.EX/Divider.scala:135:28]
  reg  [31:0]  remAbsReg;	// @[src/main/3.EX/Divider.scala:136:28]
  wire         _io_res_T_3 = (io_x[31] ^ io_y[31]) & io_signed;	// @[src/main/3.EX/Divider.scala:21:42, :23:42, :27:23, :138:31]
  wire         _io_rem_T_3 = io_x[31] & io_signed;	// @[src/main/3.EX/Divider.scala:21:42, :139:31]
  wire [95:0]  _divi_T = {63'h0, yAbs} << {90'h0, _lzd_io_zero, _lzdShamt_T_2};	// @[src/main/3.EX/Divider.scala:23:14, :36:19, :50:69, :56:18, :67:16]
  wire         _quotientM_T_14 = state == 3'h0;	// @[src/main/3.EX/Divider.scala:18:22, :21:97]
  wire [5:0]   shamt =
    remainder[64] ^ remainder[63] ? 6'h1 : finalShift ? count : lzdShamt;	// @[src/main/3.EX/Divider.scala:30:22, :33:22, :37:80, :45:{34,45}, :50:36, :51:24, :52:20, :55:15]
  wire [127:0] _shout_T = {63'h0, _remainder_T ? {32'h0, xAbs} : remainder} << shamt;	// @[src/main/3.EX/Divider.scala:21:14, :30:22, :37:26, :54:15, :55:15, :56:18]
  wire         _quotientM_T_16 = state == 3'h2;	// @[src/main/3.EX/Divider.scala:18:22, :58:41]
  wire [62:0]  _GEN = {58'h0, shamt[4:0]};	// @[src/main/3.EX/Divider.scala:55:15, :85:{29,37}]
  wire [62:0]  _shiftQuotM_T_2 = {31'h0, ~quotientM} << _GEN;	// @[src/main/3.EX/Divider.scala:32:22, :85:29, :86:{22,33}]
  wire [62:0]  shiftQuot = {31'h0, quotient} << _GEN;	// @[src/main/3.EX/Divider.scala:31:22, :85:29]
  always @(posedge clock) begin	// @[src/main/3.EX/Divider.scala:5:7]
    if (reset)	// @[src/main/3.EX/Divider.scala:5:7]
      state <= 3'h0;	// @[src/main/3.EX/Divider.scala:18:22]
    else	// @[src/main/3.EX/Divider.scala:5:7]
      state <= casez_tmp;	// @[src/main/3.EX/Divider.scala:18:22, :110:17, :112:13]
    if (_quotientM_T_14 & io_div)	// @[src/main/3.EX/Divider.scala:21:{97,106}]
      xAbs <= {1'h0, {32{io_signed & io_x[31]}} ^ io_x} + {32'h0, io_x[31] & io_signed};	// @[src/main/3.EX/Divider.scala:21:{14,20,35,42,48,56,69}]
    if (_quotientM_T_14 & io_div)	// @[src/main/3.EX/Divider.scala:21:97, :23:106]
      yAbs <= {1'h0, {32{io_signed & io_y[31]}} ^ io_y} + {32'h0, io_y[31] & io_signed};	// @[src/main/3.EX/Divider.scala:23:{14,20,35,42,48,56,69}]
    remainder <=
      (_remainder_T ? _shout_T[64:0] : 65'h0)
      | (_quotientM_T_16
           ? {_shout_T[64] ^ _shout_T[63]
                ? _shout_T[64:32] + ({33{~(remainder[64])}} ^ divisor)
                  + {32'h0, ~(remainder[64])}
                : _shout_T[64:32],
              remainder[30:0],
              1'h1}
           : 65'h0);	// @[src/main/3.EX/Divider.scala:30:22, :37:{26,80}, :56:{9,18}, :58:41, :66:26, :71:21, :72:{20,25,41}, :73:16, :74:{21,29}, :75:{19,25,30,37}, :80:{46,54}, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_quotientM_T_16) begin	// @[src/main/3.EX/Divider.scala:58:41]
      if (~(_shout_T[64]) | _shout_T[64] & _shout_T[63])	// @[src/main/3.EX/Divider.scala:56:18, :75:{25,37}, :92:{9,20,33}]
        quotient <= {shiftQuot[31:1], ~(_shout_T[64]) & _shout_T[63]};	// @[src/main/3.EX/Divider.scala:31:22, :56:18, :75:{25,37}, :85:29, :93:{18,26,30,41}]
      else	// @[src/main/3.EX/Divider.scala:92:20]
        quotient <= {~(_shiftQuotM_T_2[31:1]), 1'h1};	// @[src/main/3.EX/Divider.scala:31:22, :86:{20,33}, :94:27]
      if (~(_shout_T[64]) & _shout_T[63])	// @[src/main/3.EX/Divider.scala:56:18, :75:{25,37}, :103:{9,20}]
        quotientM <= {shiftQuot[31:1], 1'h0};	// @[src/main/3.EX/Divider.scala:32:22, :85:29, :93:18, :104:26]
      else	// @[src/main/3.EX/Divider.scala:103:20]
        quotientM <= {~(_shiftQuotM_T_2[31:1]), ~(_shout_T[64] & ~(_shout_T[63]))};	// @[src/main/3.EX/Divider.scala:32:22, :56:18, :75:{25,37}, :86:{20,33}, :105:{27,31,43,46}]
    end
    else if (_quotientM_T_14) begin	// @[src/main/3.EX/Divider.scala:21:97]
      quotient <= 32'h0;	// @[src/main/3.EX/Divider.scala:31:22]
      quotientM <= 32'h0;	// @[src/main/3.EX/Divider.scala:32:22]
    end
    count <= _quotientM_T_16 ? count + ~shamt + 6'h1 : 6'h20;	// @[src/main/3.EX/Divider.scala:33:22, :55:15, :58:41, :61:{22,25,32}]
    if (_remainder_T) begin	// @[src/main/3.EX/Divider.scala:37:26]
      firstShift <= shamt;	// @[src/main/3.EX/Divider.scala:48:29, :55:15]
      divisor <= _divi_T[32:0];	// @[src/main/3.EX/Divider.scala:66:26, :67:{8,16}]
    end
    if (state == 3'h3) begin	// @[src/main/3.EX/Divider.scala:18:22, :135:43]
      resAbsReg <= remainder[64] ? quotientM : quotient;	// @[src/main/3.EX/Divider.scala:30:22, :31:22, :32:22, :37:80, :132:19, :135:28]
      remAbsReg <=
        (remainder[64] ? remainder[63:32] + divisor[31:0] : remainder[63:32])
        >> firstShift;	// @[src/main/3.EX/Divider.scala:30:22, :37:{51,80}, :48:29, :66:26, :133:{19,53,62,90}, :136:28]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/3.EX/Divider.scala:5:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/3.EX/Divider.scala:5:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/3.EX/Divider.scala:5:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:9];	// @[src/main/3.EX/Divider.scala:5:7]
    initial begin	// @[src/main/3.EX/Divider.scala:5:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/3.EX/Divider.scala:5:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/3.EX/Divider.scala:5:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/3.EX/Divider.scala:5:7]
        for (logic [3:0] i = 4'h0; i < 4'hA; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/3.EX/Divider.scala:5:7]
        end	// @[src/main/3.EX/Divider.scala:5:7]
        state = _RANDOM[4'h0][2:0];	// @[src/main/3.EX/Divider.scala:5:7, :18:22]
        xAbs = {_RANDOM[4'h0][31:3], _RANDOM[4'h1][3:0]};	// @[src/main/3.EX/Divider.scala:5:7, :18:22, :21:14]
        yAbs = {_RANDOM[4'h1][31:4], _RANDOM[4'h2][4:0]};	// @[src/main/3.EX/Divider.scala:5:7, :21:14, :23:14]
        remainder = {_RANDOM[4'h2][31:5], _RANDOM[4'h3], _RANDOM[4'h4][5:0]};	// @[src/main/3.EX/Divider.scala:5:7, :23:14, :30:22]
        quotient = {_RANDOM[4'h4][31:6], _RANDOM[4'h5][5:0]};	// @[src/main/3.EX/Divider.scala:5:7, :30:22, :31:22]
        quotientM = {_RANDOM[4'h5][31:6], _RANDOM[4'h6][5:0]};	// @[src/main/3.EX/Divider.scala:5:7, :31:22, :32:22]
        count = _RANDOM[4'h6][11:6];	// @[src/main/3.EX/Divider.scala:5:7, :32:22, :33:22]
        firstShift = _RANDOM[4'h6][17:12];	// @[src/main/3.EX/Divider.scala:5:7, :32:22, :48:29]
        divisor = {_RANDOM[4'h6][31:18], _RANDOM[4'h7][18:0]};	// @[src/main/3.EX/Divider.scala:5:7, :32:22, :66:26]
        resAbsReg = {_RANDOM[4'h7][31:19], _RANDOM[4'h8][18:0]};	// @[src/main/3.EX/Divider.scala:5:7, :66:26, :135:28]
        remAbsReg = {_RANDOM[4'h8][31:19], _RANDOM[4'h9][18:0]};	// @[src/main/3.EX/Divider.scala:5:7, :135:28, :136:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/3.EX/Divider.scala:5:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/3.EX/Divider.scala:5:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Lzd lzd (	// @[src/main/3.EX/Divider.scala:36:19]
    .io_in   (_remainder_T ? yAbs[31:0] : remainder[63:32] ^ {32{remainder[64]}}),	// @[src/main/3.EX/Divider.scala:23:14, :30:22, :37:{19,26,51,60,66,80}]
    .io_out  (_lzd_io_out),
    .io_zero (_lzd_io_zero)
  );	// @[src/main/3.EX/Divider.scala:36:19]
  assign io_res = ({32{_io_res_T_3}} ^ resAbsReg) + {31'h0, _io_res_T_3};	// @[src/main/3.EX/Divider.scala:5:7, :135:28, :138:{18,31,45,58}]
  assign io_rem = ({32{_io_rem_T_3}} ^ remAbsReg) + {31'h0, _io_rem_T_3};	// @[src/main/3.EX/Divider.scala:5:7, :136:28, :139:{18,31,45,58}]
  assign io_complete = state == 3'h4;	// @[src/main/3.EX/Divider.scala:5:7, :18:22, :141:24]
endmodule

module HalfAdder(	// @[src/main/3.EX/Multiplier.scala:16:7]
  input  [1:0] io_in,	// @[src/main/3.EX/Multiplier.scala:17:14]
  output [1:0] io_out	// @[src/main/3.EX/Multiplier.scala:17:14]
);

  assign io_out = {1'h0, io_in[0]} + {1'h0, io_in[1]};	// @[src/main/3.EX/Multiplier.scala:16:7, :21:{18,22,30}]
endmodule

module FullAdder(	// @[src/main/3.EX/Multiplier.scala:7:7]
  input  [2:0] io_in,	// @[src/main/3.EX/Multiplier.scala:8:14]
  output [1:0] io_out	// @[src/main/3.EX/Multiplier.scala:8:14]
);

  assign io_out = {1'h0, io_in[0]} + {1'h0, io_in[1]} + {1'h0, io_in[2]};	// @[src/main/3.EX/Multiplier.scala:7:7, :13:{18,22,30,34,42}]
endmodule

module Compresser42(	// @[src/main/3.EX/Multiplier.scala:24:7]
  input  [4:0] io_in,	// @[src/main/3.EX/Multiplier.scala:25:14]
  output [2:0] io_out	// @[src/main/3.EX/Multiplier.scala:25:14]
);

  wire [1:0] _c32_2_io_out;	// @[src/main/3.EX/Multiplier.scala:31:21]
  wire [1:0] _c32_1_io_out;	// @[src/main/3.EX/Multiplier.scala:30:21]
  FullAdder c32_1 (	// @[src/main/3.EX/Multiplier.scala:30:21]
    .io_in  (io_in[2:0]),	// @[src/main/3.EX/Multiplier.scala:32:23]
    .io_out (_c32_1_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:30:21]
  FullAdder c32_2 (	// @[src/main/3.EX/Multiplier.scala:31:21]
    .io_in  ({_c32_1_io_out[0], io_in[4:3]}),	// @[src/main/3.EX/Multiplier.scala:30:21, :33:{30,34,42}]
    .io_out (_c32_2_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:31:21]
  assign io_out = {_c32_2_io_out[1], _c32_1_io_out[1], _c32_2_io_out[0]};	// @[src/main/3.EX/Multiplier.scala:24:7, :30:21, :31:21, :35:{25,44,48,63}]
endmodule

module Multiplier(	// @[src/main/3.EX/Multiplier.scala:38:7]
  input         io_xSigned,	// @[src/main/3.EX/Multiplier.scala:39:14]
                io_ySigned,	// @[src/main/3.EX/Multiplier.scala:39:14]
  input  [31:0] io_x,	// @[src/main/3.EX/Multiplier.scala:39:14]
                io_y,	// @[src/main/3.EX/Multiplier.scala:39:14]
  output [63:0] io_res	// @[src/main/3.EX/Multiplier.scala:39:14]
);

  wire [1:0]  _c22_109_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_108_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_107_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_106_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_105_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_104_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_103_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_102_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_101_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_100_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_99_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_98_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_40_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_97_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_96_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_95_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_94_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_93_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_92_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_91_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_90_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_39_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_89_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_88_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_87_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_86_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_38_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_85_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_37_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_36_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_35_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_34_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_33_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_32_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_84_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_83_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_82_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_81_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_80_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_79_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_78_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_77_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_76_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_75_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_74_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_73_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_72_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_71_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_70_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_69_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_68_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_67_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_66_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_65_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_64_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_63_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_62_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_61_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_60_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_59_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_58_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_57_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_56_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_55_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_54_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_53_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_31_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_52_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_51_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_50_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_49_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_30_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_48_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_47_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_230_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_229_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_228_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_227_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_226_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_225_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_224_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_223_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_222_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_221_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_220_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_219_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_218_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_217_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_216_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_215_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_214_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_213_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_212_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_211_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_210_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_209_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_208_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_207_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_206_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_205_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_204_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_203_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_202_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_201_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_200_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_199_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_198_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_29_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_28_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_27_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_26_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_46_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_45_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_44_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_43_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_42_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_41_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_40_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_39_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_38_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_37_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_36_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_35_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_34_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_33_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_25_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_32_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_31_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_24_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_197_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_196_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_195_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_194_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_193_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_192_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_191_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_190_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_30_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_189_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_29_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_188_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_28_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_187_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_27_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_186_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_23_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_185_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_26_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_184_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_25_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_183_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_22_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_182_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_181_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_180_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_179_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_178_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_177_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_176_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_175_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_174_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_173_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_172_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_171_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_170_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_169_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_168_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_167_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_166_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_165_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_164_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_163_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_162_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_161_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_160_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_159_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_158_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_157_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_156_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_155_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_154_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_153_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_152_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_151_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_150_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_149_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_148_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_21_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_147_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_20_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_146_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_19_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_145_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_24_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_144_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_23_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_143_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_22_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_142_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_21_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_141_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_20_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_140_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_139_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_138_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_137_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_136_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_135_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_134_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_133_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_132_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_18_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_17_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_16_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_19_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_18_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_17_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_16_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_15_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_14_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c32_15_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_14_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_131_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_130_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_129_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_128_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_13_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_127_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_12_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_126_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_13_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_125_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_12_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_124_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_123_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_122_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_121_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_120_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_119_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_118_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_117_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_116_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_11_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_115_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_114_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_10_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_113_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_112_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_11_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_111_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_110_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_10_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_109_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_108_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_107_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_106_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_105_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_104_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_103_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_102_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_101_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_100_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_99_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_98_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_97_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_96_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_9_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_95_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_94_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_93_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_8_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_92_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_91_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_90_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_9_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_89_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_88_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_87_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_8_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_86_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_85_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_84_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_83_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_82_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_81_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_80_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_79_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_78_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_77_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_76_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_75_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_74_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_73_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_72_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_71_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_70_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_69_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_68_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_67_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_66_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_65_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_64_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_63_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_62_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_61_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_60_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_59_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_58_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_57_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_56_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_55_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_54_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_53_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_52_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_51_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_50_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_49_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_48_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_7_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_47_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_46_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_45_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_6_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_44_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_43_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_42_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_7_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_41_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_40_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_39_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_6_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_38_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_37_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_36_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_35_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_34_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_33_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_32_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_31_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_30_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_29_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_28_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_27_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_26_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_25_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_24_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_5_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_23_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_22_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_4_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_21_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_20_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_5_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_19_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_18_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_4_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_17_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_16_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_15_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_14_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_13_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_12_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_11_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_10_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_9_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_8_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_3_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_7_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_2_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [2:0]  _c53_6_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_3_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_5_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c22_2_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [2:0]  _c53_4_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_3_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_2_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_1_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [2:0]  _c53_io_out;	// @[src/main/3.EX/Multiplier.scala:121:25]
  wire [1:0]  _c32_1_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c32_io_out;	// @[src/main/3.EX/Multiplier.scala:116:25]
  wire [1:0]  _c22_1_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [1:0]  _c22_io_out;	// @[src/main/3.EX/Multiplier.scala:111:25]
  wire [32:0] extX = {io_xSigned & io_x[31], io_x};	// @[src/main/3.EX/Multiplier.scala:53:{14,31,47}]
  wire [32:0] negX = ~extX;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11]
  wire [32:0] _GEN = {negX[31:0], 1'h0};	// @[src/main/3.EX/Multiplier.scala:54:11, :67:22]
  reg  [32:0] casez_tmp;	// @[src/main/3.EX/Multiplier.scala:62:34]
  always_comb begin	// @[src/main/3.EX/Multiplier.scala:62:34]
    casez (io_y[1:0])	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
      2'b00:
        casez_tmp = 33'h0;	// @[src/main/3.EX/Multiplier.scala:62:34]
      2'b01:
        casez_tmp = extX;	// @[src/main/3.EX/Multiplier.scala:53:47, :62:34]
      2'b10:
        casez_tmp = _GEN;	// @[src/main/3.EX/Multiplier.scala:62:34, :67:22]
      default:
        casez_tmp = negX;	// @[src/main/3.EX/Multiplier.scala:54:11, :62:34]
    endcase	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  end // always_comb
  wire        signal = io_xSigned ? casez_tmp[32] : io_y[1];	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49}]
  wire [32:0] _GEN_0 = {io_x, 1'h0};	// @[src/main/3.EX/Multiplier.scala:66:22]
  wire        _tail_T_10 = io_y[3:1] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_12 = io_y[3:1] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_14 = io_y[3:1] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_27 =
    _tail_T_14 | _tail_T_12
      ? negX
      : _tail_T_10
          ? _GEN
          : io_y[3:1] == 3'h3
              ? _GEN_0
              : io_y[3:1] == 3'h2 | io_y[3:1] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_1 = (&(io_y[1:0])) ? 2'h1 : {io_y[1:0] == 2'h2, 1'h0};	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :74:44]
  wire        _tail_T_15 = io_y[5:3] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_17 = io_y[5:3] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_19 = io_y[5:3] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_41 =
    _tail_T_19 | _tail_T_17
      ? negX
      : _tail_T_15
          ? _GEN
          : io_y[5:3] == 3'h3
              ? _GEN_0
              : io_y[5:3] == 3'h2 | io_y[5:3] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_2 = _tail_T_14 | _tail_T_12 ? 2'h1 : {_tail_T_10, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_20 = io_y[7:5] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_22 = io_y[7:5] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_24 = io_y[7:5] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_55 =
    _tail_T_24 | _tail_T_22
      ? negX
      : _tail_T_20
          ? _GEN
          : io_y[7:5] == 3'h3
              ? _GEN_0
              : io_y[7:5] == 3'h2 | io_y[7:5] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_3 = _tail_T_19 | _tail_T_17 ? 2'h1 : {_tail_T_15, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_25 = io_y[9:7] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_27 = io_y[9:7] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_29 = io_y[9:7] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_69 =
    _tail_T_29 | _tail_T_27
      ? negX
      : _tail_T_25
          ? _GEN
          : io_y[9:7] == 3'h3
              ? _GEN_0
              : io_y[9:7] == 3'h2 | io_y[9:7] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_4 = _tail_T_24 | _tail_T_22 ? 2'h1 : {_tail_T_20, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_30 = io_y[11:9] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_32 = io_y[11:9] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_34 = io_y[11:9] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_83 =
    _tail_T_34 | _tail_T_32
      ? negX
      : _tail_T_30
          ? _GEN
          : io_y[11:9] == 3'h3
              ? _GEN_0
              : io_y[11:9] == 3'h2 | io_y[11:9] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_5 = _tail_T_29 | _tail_T_27 ? 2'h1 : {_tail_T_25, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_35 = io_y[13:11] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_37 = io_y[13:11] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_39 = io_y[13:11] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_97 =
    _tail_T_39 | _tail_T_37
      ? negX
      : _tail_T_35
          ? _GEN
          : io_y[13:11] == 3'h3
              ? _GEN_0
              : io_y[13:11] == 3'h2 | io_y[13:11] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_6 = _tail_T_34 | _tail_T_32 ? 2'h1 : {_tail_T_30, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_40 = io_y[15:13] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_42 = io_y[15:13] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_44 = io_y[15:13] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_111 =
    _tail_T_44 | _tail_T_42
      ? negX
      : _tail_T_40
          ? _GEN
          : io_y[15:13] == 3'h3
              ? _GEN_0
              : io_y[15:13] == 3'h2 | io_y[15:13] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_7 = _tail_T_39 | _tail_T_37 ? 2'h1 : {_tail_T_35, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_45 = io_y[17:15] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_47 = io_y[17:15] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_49 = io_y[17:15] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_125 =
    _tail_T_49 | _tail_T_47
      ? negX
      : _tail_T_45
          ? _GEN
          : io_y[17:15] == 3'h3
              ? _GEN_0
              : io_y[17:15] == 3'h2 | io_y[17:15] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_8 = _tail_T_44 | _tail_T_42 ? 2'h1 : {_tail_T_40, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_50 = io_y[19:17] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_52 = io_y[19:17] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_54 = io_y[19:17] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_139 =
    _tail_T_54 | _tail_T_52
      ? negX
      : _tail_T_50
          ? _GEN
          : io_y[19:17] == 3'h3
              ? _GEN_0
              : io_y[19:17] == 3'h2 | io_y[19:17] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_9 = _tail_T_49 | _tail_T_47 ? 2'h1 : {_tail_T_45, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_55 = io_y[21:19] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_57 = io_y[21:19] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_59 = io_y[21:19] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_153 =
    _tail_T_59 | _tail_T_57
      ? negX
      : _tail_T_55
          ? _GEN
          : io_y[21:19] == 3'h3
              ? _GEN_0
              : io_y[21:19] == 3'h2 | io_y[21:19] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_10 = _tail_T_54 | _tail_T_52 ? 2'h1 : {_tail_T_50, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_60 = io_y[23:21] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_62 = io_y[23:21] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_64 = io_y[23:21] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_167 =
    _tail_T_64 | _tail_T_62
      ? negX
      : _tail_T_60
          ? _GEN
          : io_y[23:21] == 3'h3
              ? _GEN_0
              : io_y[23:21] == 3'h2 | io_y[23:21] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_11 = _tail_T_59 | _tail_T_57 ? 2'h1 : {_tail_T_55, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_65 = io_y[25:23] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_67 = io_y[25:23] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_69 = io_y[25:23] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_181 =
    _tail_T_69 | _tail_T_67
      ? negX
      : _tail_T_65
          ? _GEN
          : io_y[25:23] == 3'h3
              ? _GEN_0
              : io_y[25:23] == 3'h2 | io_y[25:23] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_12 = _tail_T_64 | _tail_T_62 ? 2'h1 : {_tail_T_60, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_70 = io_y[27:25] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_72 = io_y[27:25] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_74 = io_y[27:25] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_195 =
    _tail_T_74 | _tail_T_72
      ? negX
      : _tail_T_70
          ? _GEN
          : io_y[27:25] == 3'h3
              ? _GEN_0
              : io_y[27:25] == 3'h2 | io_y[27:25] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_13 = _tail_T_69 | _tail_T_67 ? 2'h1 : {_tail_T_65, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_75 = io_y[29:27] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_77 = io_y[29:27] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_79 = io_y[29:27] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_209 =
    _tail_T_79 | _tail_T_77
      ? negX
      : _tail_T_75
          ? _GEN
          : io_y[29:27] == 3'h3
              ? _GEN_0
              : io_y[29:27] == 3'h2 | io_y[29:27] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_14 = _tail_T_74 | _tail_T_72 ? 2'h1 : {_tail_T_70, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire        _tail_T_80 = io_y[31:29] == 3'h4;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_82 = io_y[31:29] == 3'h5;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire        _tail_T_84 = io_y[31:29] == 3'h6;	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34]
  wire [32:0] _ppTemp_T_223 =
    _tail_T_84 | _tail_T_82
      ? negX
      : _tail_T_80
          ? _GEN
          : io_y[31:29] == 3'h3
              ? _GEN_0
              : io_y[31:29] == 3'h2 | io_y[31:29] == 3'h1 ? extX : 33'h0;	// @[src/main/3.EX/Multiplier.scala:53:47, :54:11, :59:20, :62:34, :66:22, :67:22]
  wire [1:0]  tail_15 = _tail_T_79 | _tail_T_77 ? 2'h1 : {_tail_T_75, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire [1:0]  tail_16 = _tail_T_84 | _tail_T_82 ? 2'h1 : {_tail_T_80, 1'h0};	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44]
  wire [31:0] _GEN_1 = io_ySigned | ~(io_y[31]) ? 32'h0 : io_x;	// @[src/main/3.EX/Multiplier.scala:59:20, :88:13]
  HalfAdder c22 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_1[0], casez_tmp[0]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_1 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_1[1], casez_tmp[1]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_1_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_2[0], _ppTemp_T_27[0], casez_tmp[2]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_1 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_2[1], _ppTemp_T_27[1], casez_tmp[3]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_1_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in  ({1'h0, tail_3[0], _ppTemp_T_41[0], _ppTemp_T_27[2], casez_tmp[4]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :122:82]
    .io_out (_c53_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_1 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in  ({_c53_io_out[1], tail_3[1], _ppTemp_T_41[1], _ppTemp_T_27[3], casez_tmp[5]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_1_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_2 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_1_io_out[1],
        _ppTemp_T_55[0],
        _ppTemp_T_41[2],
        _ppTemp_T_27[4],
        casez_tmp[6]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_2_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_3 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_2_io_out[1],
        _ppTemp_T_55[1],
        _ppTemp_T_41[3],
        _ppTemp_T_27[5],
        casez_tmp[7]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_3_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_4 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_3_io_out[1],
        _ppTemp_T_55[2],
        _ppTemp_T_41[4],
        _ppTemp_T_27[6],
        casez_tmp[8]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_4_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_2 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_5[0], _ppTemp_T_69[0]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_2_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_5 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_4_io_out[1],
        _ppTemp_T_55[3],
        _ppTemp_T_41[5],
        _ppTemp_T_27[7],
        casez_tmp[9]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_5_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_3 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_5[1], _ppTemp_T_69[1]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_3_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_6 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_5_io_out[1],
        _ppTemp_T_55[4],
        _ppTemp_T_41[6],
        _ppTemp_T_27[8],
        casez_tmp[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_6_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_2 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_6[0], _ppTemp_T_83[0], _ppTemp_T_69[2]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_2_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_7 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_6_io_out[1],
        _ppTemp_T_55[5],
        _ppTemp_T_41[7],
        _ppTemp_T_27[9],
        casez_tmp[11]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_7_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_3 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_6[1], _ppTemp_T_83[1], _ppTemp_T_69[3]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_3_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_8 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_7_io_out[1],
        _ppTemp_T_55[6],
        _ppTemp_T_41[8],
        _ppTemp_T_27[10],
        casez_tmp[12]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_8_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_9 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in  ({1'h0, tail_7[0], _ppTemp_T_97[0], _ppTemp_T_83[2], _ppTemp_T_69[4]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :122:82]
    .io_out (_c53_9_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_10 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_8_io_out[1],
        _ppTemp_T_55[7],
        _ppTemp_T_41[9],
        _ppTemp_T_27[11],
        casez_tmp[13]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_10_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_11 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_9_io_out[1], tail_7[1], _ppTemp_T_97[1], _ppTemp_T_83[3], _ppTemp_T_69[5]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_11_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_12 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_10_io_out[1],
        _ppTemp_T_55[8],
        _ppTemp_T_41[10],
        _ppTemp_T_27[12],
        casez_tmp[14]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_12_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_13 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_11_io_out[1],
        _ppTemp_T_111[0],
        _ppTemp_T_97[2],
        _ppTemp_T_83[4],
        _ppTemp_T_69[6]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_13_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_14 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_12_io_out[1],
        _ppTemp_T_55[9],
        _ppTemp_T_41[11],
        _ppTemp_T_27[13],
        casez_tmp[15]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_14_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_15 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_13_io_out[1],
        _ppTemp_T_111[1],
        _ppTemp_T_97[3],
        _ppTemp_T_83[5],
        _ppTemp_T_69[7]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_15_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_16 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_14_io_out[1],
        _ppTemp_T_55[10],
        _ppTemp_T_41[12],
        _ppTemp_T_27[14],
        casez_tmp[16]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_16_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_17 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_15_io_out[1],
        _ppTemp_T_111[2],
        _ppTemp_T_97[4],
        _ppTemp_T_83[6],
        _ppTemp_T_69[8]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_17_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_4 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_9[0], _ppTemp_T_125[0]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_4_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_18 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_16_io_out[1],
        _ppTemp_T_55[11],
        _ppTemp_T_41[13],
        _ppTemp_T_27[15],
        casez_tmp[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_18_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_19 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_17_io_out[1],
        _ppTemp_T_111[3],
        _ppTemp_T_97[5],
        _ppTemp_T_83[7],
        _ppTemp_T_69[9]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_19_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_5 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_9[1], _ppTemp_T_125[1]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_5_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_20 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_18_io_out[1],
        _ppTemp_T_55[12],
        _ppTemp_T_41[14],
        _ppTemp_T_27[16],
        casez_tmp[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_20_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_21 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_19_io_out[1],
        _ppTemp_T_111[4],
        _ppTemp_T_97[6],
        _ppTemp_T_83[8],
        _ppTemp_T_69[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_21_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_4 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_10[0], _ppTemp_T_139[0], _ppTemp_T_125[2]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_4_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_22 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_20_io_out[1],
        _ppTemp_T_55[13],
        _ppTemp_T_41[15],
        _ppTemp_T_27[17],
        casez_tmp[19]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_22_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_23 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_21_io_out[1],
        _ppTemp_T_111[5],
        _ppTemp_T_97[7],
        _ppTemp_T_83[9],
        _ppTemp_T_69[11]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_23_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_5 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_10[1], _ppTemp_T_139[1], _ppTemp_T_125[3]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_5_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_24 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_22_io_out[1],
        _ppTemp_T_55[14],
        _ppTemp_T_41[16],
        _ppTemp_T_27[18],
        casez_tmp[20]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_24_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_25 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_23_io_out[1],
        _ppTemp_T_111[6],
        _ppTemp_T_97[8],
        _ppTemp_T_83[10],
        _ppTemp_T_69[12]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_25_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_26 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in  ({1'h0, tail_11[0], _ppTemp_T_153[0], _ppTemp_T_139[2], _ppTemp_T_125[4]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :122:82]
    .io_out (_c53_26_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_27 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_24_io_out[1],
        _ppTemp_T_55[15],
        _ppTemp_T_41[17],
        _ppTemp_T_27[19],
        casez_tmp[21]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_27_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_28 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_25_io_out[1],
        _ppTemp_T_111[7],
        _ppTemp_T_97[9],
        _ppTemp_T_83[11],
        _ppTemp_T_69[13]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_28_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_29 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_26_io_out[1],
        tail_11[1],
        _ppTemp_T_153[1],
        _ppTemp_T_139[3],
        _ppTemp_T_125[5]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_29_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_30 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_27_io_out[1],
        _ppTemp_T_55[16],
        _ppTemp_T_41[18],
        _ppTemp_T_27[20],
        casez_tmp[22]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_30_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_31 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_28_io_out[1],
        _ppTemp_T_111[8],
        _ppTemp_T_97[10],
        _ppTemp_T_83[12],
        _ppTemp_T_69[14]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_31_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_32 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_29_io_out[1],
        _ppTemp_T_167[0],
        _ppTemp_T_153[2],
        _ppTemp_T_139[4],
        _ppTemp_T_125[6]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_32_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_33 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_30_io_out[1],
        _ppTemp_T_55[17],
        _ppTemp_T_41[19],
        _ppTemp_T_27[21],
        casez_tmp[23]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_33_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_34 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_31_io_out[1],
        _ppTemp_T_111[9],
        _ppTemp_T_97[11],
        _ppTemp_T_83[13],
        _ppTemp_T_69[15]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_34_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_35 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_32_io_out[1],
        _ppTemp_T_167[1],
        _ppTemp_T_153[3],
        _ppTemp_T_139[5],
        _ppTemp_T_125[7]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_35_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_36 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_33_io_out[1],
        _ppTemp_T_55[18],
        _ppTemp_T_41[20],
        _ppTemp_T_27[22],
        casez_tmp[24]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_36_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_37 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_34_io_out[1],
        _ppTemp_T_111[10],
        _ppTemp_T_97[12],
        _ppTemp_T_83[14],
        _ppTemp_T_69[16]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_37_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_38 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_35_io_out[1],
        _ppTemp_T_167[2],
        _ppTemp_T_153[4],
        _ppTemp_T_139[6],
        _ppTemp_T_125[8]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_38_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_6 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_13[0], _ppTemp_T_181[0]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_6_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_39 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_36_io_out[1],
        _ppTemp_T_55[19],
        _ppTemp_T_41[21],
        _ppTemp_T_27[23],
        casez_tmp[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_39_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_40 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_37_io_out[1],
        _ppTemp_T_111[11],
        _ppTemp_T_97[13],
        _ppTemp_T_83[15],
        _ppTemp_T_69[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_40_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_41 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_38_io_out[1],
        _ppTemp_T_167[3],
        _ppTemp_T_153[5],
        _ppTemp_T_139[7],
        _ppTemp_T_125[9]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_41_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_7 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({tail_13[1], _ppTemp_T_181[1]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :112:35]
    .io_out (_c22_7_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_42 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_39_io_out[1],
        _ppTemp_T_55[20],
        _ppTemp_T_41[22],
        _ppTemp_T_27[24],
        casez_tmp[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_42_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_43 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_40_io_out[1],
        _ppTemp_T_111[12],
        _ppTemp_T_97[14],
        _ppTemp_T_83[16],
        _ppTemp_T_69[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_43_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_44 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_41_io_out[1],
        _ppTemp_T_167[4],
        _ppTemp_T_153[6],
        _ppTemp_T_139[8],
        _ppTemp_T_125[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_44_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_6 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_14[0], _ppTemp_T_195[0], _ppTemp_T_181[2]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_6_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_45 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_42_io_out[1],
        _ppTemp_T_55[21],
        _ppTemp_T_41[23],
        _ppTemp_T_27[25],
        casez_tmp[27]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_45_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_46 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_43_io_out[1],
        _ppTemp_T_111[13],
        _ppTemp_T_97[15],
        _ppTemp_T_83[17],
        _ppTemp_T_69[19]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_46_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_47 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_44_io_out[1],
        _ppTemp_T_167[5],
        _ppTemp_T_153[7],
        _ppTemp_T_139[9],
        _ppTemp_T_125[11]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_47_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_7 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({tail_14[1], _ppTemp_T_195[1], _ppTemp_T_181[3]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :117:35]
    .io_out (_c32_7_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_48 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_45_io_out[1],
        _ppTemp_T_55[22],
        _ppTemp_T_41[24],
        _ppTemp_T_27[26],
        casez_tmp[28]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_48_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_49 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_46_io_out[1],
        _ppTemp_T_111[14],
        _ppTemp_T_97[16],
        _ppTemp_T_83[18],
        _ppTemp_T_69[20]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_49_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_50 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_47_io_out[1],
        _ppTemp_T_167[6],
        _ppTemp_T_153[8],
        _ppTemp_T_139[10],
        _ppTemp_T_125[12]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_50_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_51 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in  ({1'h0, tail_15[0], _ppTemp_T_209[0], _ppTemp_T_195[2], _ppTemp_T_181[4]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :122:82]
    .io_out (_c53_51_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_52 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_48_io_out[1],
        _ppTemp_T_55[23],
        _ppTemp_T_41[25],
        _ppTemp_T_27[27],
        casez_tmp[29]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_52_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_53 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_49_io_out[1],
        _ppTemp_T_111[15],
        _ppTemp_T_97[17],
        _ppTemp_T_83[19],
        _ppTemp_T_69[21]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_53_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_54 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_50_io_out[1],
        _ppTemp_T_167[7],
        _ppTemp_T_153[9],
        _ppTemp_T_139[11],
        _ppTemp_T_125[13]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_54_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_55 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_51_io_out[1],
        tail_15[1],
        _ppTemp_T_209[1],
        _ppTemp_T_195[3],
        _ppTemp_T_181[5]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :74:44, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_55_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_56 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_52_io_out[1],
        _ppTemp_T_55[24],
        _ppTemp_T_41[26],
        _ppTemp_T_27[28],
        casez_tmp[30]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_56_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_57 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_53_io_out[1],
        _ppTemp_T_111[16],
        _ppTemp_T_97[18],
        _ppTemp_T_83[20],
        _ppTemp_T_69[22]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_57_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_58 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_54_io_out[1],
        _ppTemp_T_167[8],
        _ppTemp_T_153[10],
        _ppTemp_T_139[12],
        _ppTemp_T_125[14]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_58_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_59 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_55_io_out[1],
        _ppTemp_T_223[0],
        _ppTemp_T_209[2],
        _ppTemp_T_195[4],
        _ppTemp_T_181[6]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_59_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_60 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_56_io_out[1],
        _ppTemp_T_55[25],
        _ppTemp_T_41[27],
        _ppTemp_T_27[29],
        casez_tmp[31]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_60_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_61 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_57_io_out[1],
        _ppTemp_T_111[17],
        _ppTemp_T_97[19],
        _ppTemp_T_83[21],
        _ppTemp_T_69[23]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_61_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_62 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_58_io_out[1],
        _ppTemp_T_167[9],
        _ppTemp_T_153[11],
        _ppTemp_T_139[13],
        _ppTemp_T_125[15]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_62_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_63 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_59_io_out[1],
        _ppTemp_T_223[1],
        _ppTemp_T_209[3],
        _ppTemp_T_195[5],
        _ppTemp_T_181[7]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_63_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_64 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_60_io_out[1],
        _ppTemp_T_55[26],
        _ppTemp_T_41[28],
        _ppTemp_T_27[30],
        casez_tmp[32]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_64_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_65 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_61_io_out[1],
        _ppTemp_T_111[18],
        _ppTemp_T_97[20],
        _ppTemp_T_83[22],
        _ppTemp_T_69[24]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_65_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_66 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_62_io_out[1],
        _ppTemp_T_167[10],
        _ppTemp_T_153[12],
        _ppTemp_T_139[14],
        _ppTemp_T_125[16]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_66_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_67 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_63_io_out[1],
        _ppTemp_T_223[2],
        _ppTemp_T_209[4],
        _ppTemp_T_195[6],
        _ppTemp_T_181[8]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_67_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_68 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_64_io_out[1], _ppTemp_T_55[27], _ppTemp_T_41[29], _ppTemp_T_27[31], signal}),	// @[src/main/3.EX/Multiplier.scala:62:34, :73:21, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_68_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_69 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_65_io_out[1],
        _ppTemp_T_111[19],
        _ppTemp_T_97[21],
        _ppTemp_T_83[23],
        _ppTemp_T_69[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_69_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_70 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_66_io_out[1],
        _ppTemp_T_167[11],
        _ppTemp_T_153[13],
        _ppTemp_T_139[15],
        _ppTemp_T_125[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_70_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_71 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_67_io_out[1],
        _ppTemp_T_223[3],
        _ppTemp_T_209[5],
        _ppTemp_T_195[7],
        _ppTemp_T_181[9]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_71_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_72 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_68_io_out[1], _ppTemp_T_55[28], _ppTemp_T_41[30], _ppTemp_T_27[32], signal}),	// @[src/main/3.EX/Multiplier.scala:62:34, :73:21, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_72_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_73 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_69_io_out[1],
        _ppTemp_T_111[20],
        _ppTemp_T_97[22],
        _ppTemp_T_83[24],
        _ppTemp_T_69[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_73_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_74 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_70_io_out[1],
        _ppTemp_T_167[12],
        _ppTemp_T_153[14],
        _ppTemp_T_139[16],
        _ppTemp_T_125[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_74_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_75 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_71_io_out[1],
        _ppTemp_T_223[4],
        _ppTemp_T_209[6],
        _ppTemp_T_195[8],
        _ppTemp_T_181[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_75_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_76 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_72_io_out[1],
        _ppTemp_T_55[29],
        _ppTemp_T_41[31],
        ~(io_xSigned ? _ppTemp_T_27[32] : io_y[3] & ~(io_y[1] & io_y[2])),
        ~signal}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :84:14, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_76_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_77 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_73_io_out[1],
        _ppTemp_T_111[21],
        _ppTemp_T_97[23],
        _ppTemp_T_83[25],
        _ppTemp_T_69[27]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_77_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_78 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_74_io_out[1],
        _ppTemp_T_167[13],
        _ppTemp_T_153[15],
        _ppTemp_T_139[17],
        _ppTemp_T_125[19]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_78_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_79 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_75_io_out[1],
        _ppTemp_T_223[5],
        _ppTemp_T_209[7],
        _ppTemp_T_195[9],
        _ppTemp_T_181[11]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_79_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_80 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_76_io_out[1], _ppTemp_T_69[28], _ppTemp_T_55[30], _ppTemp_T_41[32], 1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_80_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_81 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_77_io_out[1],
        _ppTemp_T_125[20],
        _ppTemp_T_111[22],
        _ppTemp_T_97[24],
        _ppTemp_T_83[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_81_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_82 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_78_io_out[1],
        _ppTemp_T_181[12],
        _ppTemp_T_167[14],
        _ppTemp_T_153[16],
        _ppTemp_T_139[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_82_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_83 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_79_io_out[1],
        _GEN_1[4],
        _ppTemp_T_223[6],
        _ppTemp_T_209[8],
        _ppTemp_T_195[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_83_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_84 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_80_io_out[1],
        _ppTemp_T_83[27],
        _ppTemp_T_69[29],
        _ppTemp_T_55[31],
        ~(io_xSigned ? _ppTemp_T_41[32] : io_y[5] & ~(io_y[3] & io_y[4]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_84_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_85 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_81_io_out[1],
        _ppTemp_T_139[19],
        _ppTemp_T_125[21],
        _ppTemp_T_111[23],
        _ppTemp_T_97[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_85_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_86 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_82_io_out[1],
        _ppTemp_T_195[11],
        _ppTemp_T_181[13],
        _ppTemp_T_167[15],
        _ppTemp_T_153[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_86_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_8 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[5], _ppTemp_T_223[7], _ppTemp_T_209[9]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_8_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_87 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_84_io_out[1], _ppTemp_T_83[28], _ppTemp_T_69[30], _ppTemp_T_55[32], 1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_87_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_88 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_85_io_out[1],
        _ppTemp_T_139[20],
        _ppTemp_T_125[22],
        _ppTemp_T_111[24],
        _ppTemp_T_97[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_88_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_89 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_86_io_out[1],
        _ppTemp_T_195[12],
        _ppTemp_T_181[14],
        _ppTemp_T_167[16],
        _ppTemp_T_153[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_89_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_9 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[6], _ppTemp_T_223[8], _ppTemp_T_209[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_9_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_90 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_87_io_out[1],
        _ppTemp_T_97[27],
        _ppTemp_T_83[29],
        _ppTemp_T_69[31],
        ~(io_xSigned ? _ppTemp_T_55[32] : io_y[7] & ~(io_y[5] & io_y[6]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_90_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_91 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_88_io_out[1],
        _ppTemp_T_153[19],
        _ppTemp_T_139[21],
        _ppTemp_T_125[23],
        _ppTemp_T_111[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_91_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_92 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_89_io_out[1],
        _ppTemp_T_209[11],
        _ppTemp_T_195[13],
        _ppTemp_T_181[15],
        _ppTemp_T_167[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_92_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_8 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_GEN_1[7], _ppTemp_T_223[9]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :112:35]
    .io_out (_c22_8_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_93 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_90_io_out[1], _ppTemp_T_97[28], _ppTemp_T_83[30], _ppTemp_T_69[32], 1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_93_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_94 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_91_io_out[1],
        _ppTemp_T_153[20],
        _ppTemp_T_139[22],
        _ppTemp_T_125[24],
        _ppTemp_T_111[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_94_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_95 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_92_io_out[1],
        _ppTemp_T_209[12],
        _ppTemp_T_195[14],
        _ppTemp_T_181[16],
        _ppTemp_T_167[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_95_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_9 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_GEN_1[8], _ppTemp_T_223[10]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :112:35]
    .io_out (_c22_9_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_96 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_93_io_out[1],
        _ppTemp_T_111[27],
        _ppTemp_T_97[29],
        _ppTemp_T_83[31],
        ~(io_xSigned ? _ppTemp_T_69[32] : io_y[9] & ~(io_y[7] & io_y[8]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_96_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_97 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_94_io_out[1],
        _ppTemp_T_167[19],
        _ppTemp_T_153[21],
        _ppTemp_T_139[23],
        _ppTemp_T_125[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_97_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_98 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_95_io_out[1],
        _ppTemp_T_223[11],
        _ppTemp_T_209[13],
        _ppTemp_T_195[15],
        _ppTemp_T_181[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_98_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_99 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_96_io_out[1], _ppTemp_T_111[28], _ppTemp_T_97[30], _ppTemp_T_83[32], 1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_99_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_100 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_97_io_out[1],
        _ppTemp_T_167[20],
        _ppTemp_T_153[22],
        _ppTemp_T_139[24],
        _ppTemp_T_125[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_100_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_101 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_98_io_out[1],
        _ppTemp_T_223[12],
        _ppTemp_T_209[14],
        _ppTemp_T_195[16],
        _ppTemp_T_181[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_101_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_102 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_99_io_out[1],
        _ppTemp_T_125[27],
        _ppTemp_T_111[29],
        _ppTemp_T_97[31],
        ~(io_xSigned ? _ppTemp_T_83[32] : io_y[11] & ~(io_y[9] & io_y[10]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_102_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_103 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_100_io_out[1],
        _ppTemp_T_181[19],
        _ppTemp_T_167[21],
        _ppTemp_T_153[23],
        _ppTemp_T_139[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_103_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_104 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_101_io_out[1],
        _GEN_1[11],
        _ppTemp_T_223[13],
        _ppTemp_T_209[15],
        _ppTemp_T_195[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_104_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_105 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_102_io_out[1],
        _ppTemp_T_125[28],
        _ppTemp_T_111[30],
        _ppTemp_T_97[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_105_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_106 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_103_io_out[1],
        _ppTemp_T_181[20],
        _ppTemp_T_167[22],
        _ppTemp_T_153[24],
        _ppTemp_T_139[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_106_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_107 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_104_io_out[1],
        _GEN_1[12],
        _ppTemp_T_223[14],
        _ppTemp_T_209[16],
        _ppTemp_T_195[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_107_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_108 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_105_io_out[1],
        _ppTemp_T_139[27],
        _ppTemp_T_125[29],
        _ppTemp_T_111[31],
        ~(io_xSigned ? _ppTemp_T_97[32] : io_y[13] & ~(io_y[11] & io_y[12]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_108_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_109 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_106_io_out[1],
        _ppTemp_T_195[19],
        _ppTemp_T_181[21],
        _ppTemp_T_167[23],
        _ppTemp_T_153[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_109_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_10 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[13], _ppTemp_T_223[15], _ppTemp_T_209[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_10_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_110 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_108_io_out[1],
        _ppTemp_T_139[28],
        _ppTemp_T_125[30],
        _ppTemp_T_111[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_110_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_111 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_109_io_out[1],
        _ppTemp_T_195[20],
        _ppTemp_T_181[22],
        _ppTemp_T_167[24],
        _ppTemp_T_153[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_111_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_11 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[14], _ppTemp_T_223[16], _ppTemp_T_209[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_11_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_112 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_110_io_out[1],
        _ppTemp_T_153[27],
        _ppTemp_T_139[29],
        _ppTemp_T_125[31],
        ~(io_xSigned ? _ppTemp_T_111[32] : io_y[15] & ~(io_y[13] & io_y[14]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_112_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_113 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_111_io_out[1],
        _ppTemp_T_209[19],
        _ppTemp_T_195[21],
        _ppTemp_T_181[23],
        _ppTemp_T_167[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_113_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_10 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_GEN_1[15], _ppTemp_T_223[17]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :112:35]
    .io_out (_c22_10_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_114 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_112_io_out[1],
        _ppTemp_T_153[28],
        _ppTemp_T_139[30],
        _ppTemp_T_125[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_114_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_115 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_113_io_out[1],
        _ppTemp_T_209[20],
        _ppTemp_T_195[22],
        _ppTemp_T_181[24],
        _ppTemp_T_167[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_115_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_11 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_GEN_1[16], _ppTemp_T_223[18]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :112:35]
    .io_out (_c22_11_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_116 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_114_io_out[1],
        _ppTemp_T_167[27],
        _ppTemp_T_153[29],
        _ppTemp_T_139[31],
        ~(io_xSigned ? _ppTemp_T_125[32] : io_y[17] & ~(io_y[15] & io_y[16]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_116_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_117 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_115_io_out[1],
        _ppTemp_T_223[19],
        _ppTemp_T_209[21],
        _ppTemp_T_195[23],
        _ppTemp_T_181[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_117_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_118 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_116_io_out[1],
        _ppTemp_T_167[28],
        _ppTemp_T_153[30],
        _ppTemp_T_139[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_118_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_119 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_117_io_out[1],
        _ppTemp_T_223[20],
        _ppTemp_T_209[22],
        _ppTemp_T_195[24],
        _ppTemp_T_181[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_119_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_120 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_118_io_out[1],
        _ppTemp_T_181[27],
        _ppTemp_T_167[29],
        _ppTemp_T_153[31],
        ~(io_xSigned ? _ppTemp_T_139[32] : io_y[19] & ~(io_y[17] & io_y[18]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_120_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_121 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_119_io_out[1],
        _GEN_1[19],
        _ppTemp_T_223[21],
        _ppTemp_T_209[23],
        _ppTemp_T_195[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_121_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_122 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_120_io_out[1],
        _ppTemp_T_181[28],
        _ppTemp_T_167[30],
        _ppTemp_T_153[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_122_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_123 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_121_io_out[1],
        _GEN_1[20],
        _ppTemp_T_223[22],
        _ppTemp_T_209[24],
        _ppTemp_T_195[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_123_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_124 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_122_io_out[1],
        _ppTemp_T_195[27],
        _ppTemp_T_181[29],
        _ppTemp_T_167[31],
        ~(io_xSigned ? _ppTemp_T_153[32] : io_y[21] & ~(io_y[19] & io_y[20]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_124_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_12 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[21], _ppTemp_T_223[23], _ppTemp_T_209[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_12_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_125 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_124_io_out[1],
        _ppTemp_T_195[28],
        _ppTemp_T_181[30],
        _ppTemp_T_167[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_125_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_13 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[22], _ppTemp_T_223[24], _ppTemp_T_209[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_13_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_126 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_125_io_out[1],
        _ppTemp_T_209[27],
        _ppTemp_T_195[29],
        _ppTemp_T_181[31],
        ~(io_xSigned ? _ppTemp_T_167[32] : io_y[23] & ~(io_y[21] & io_y[22]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_126_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_12 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_GEN_1[23], _ppTemp_T_223[25]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :112:35]
    .io_out (_c22_12_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_127 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_126_io_out[1],
        _ppTemp_T_209[28],
        _ppTemp_T_195[30],
        _ppTemp_T_181[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_127_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_13 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_GEN_1[24], _ppTemp_T_223[26]}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :112:35]
    .io_out (_c22_13_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_128 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_127_io_out[1],
        _ppTemp_T_223[27],
        _ppTemp_T_209[29],
        _ppTemp_T_195[31],
        ~(io_xSigned ? _ppTemp_T_181[32] : io_y[25] & ~(io_y[23] & io_y[24]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_128_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_129 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_128_io_out[1],
        _ppTemp_T_223[28],
        _ppTemp_T_209[30],
        _ppTemp_T_195[32],
        1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_129_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_130 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_129_io_out[1],
        _GEN_1[27],
        _ppTemp_T_223[29],
        _ppTemp_T_209[31],
        ~(io_xSigned ? _ppTemp_T_195[32] : io_y[27] & ~(io_y[25] & io_y[26]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :88:13, :90:24, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_130_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_131 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_130_io_out[1], _GEN_1[28], _ppTemp_T_223[30], _ppTemp_T_209[32], 1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :121:25, :122:82, :124:31]
    .io_out (_c53_131_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_14 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in
      ({_GEN_1[29],
        _ppTemp_T_223[31],
        ~(io_xSigned ? _ppTemp_T_209[32] : io_y[29] & ~(io_y[27] & io_y[28]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :88:13, :90:24, :97:38, :117:35]
    .io_out (_c32_14_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_15 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_GEN_1[30], _ppTemp_T_223[32], 1'h1}),	// @[src/main/3.EX/Multiplier.scala:62:34, :88:13, :97:38, :117:35]
    .io_out (_c32_15_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_14 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in
      ({_GEN_1[31],
        ~(io_xSigned ? _ppTemp_T_223[32] : io_y[31] & ~(io_y[29] & io_y[30]))}),	// @[src/main/3.EX/Multiplier.scala:59:20, :62:34, :73:{21,40,49,53,56,61,65,71}, :86:14, :88:13, :97:38, :112:35]
    .io_out (_c22_14_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_15 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_io_out[1], _c22_1_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_15_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_16 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_1_io_out[1], _c32_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :116:25, :118:27]
    .io_out (_c22_16_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_17 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_io_out[1], _c32_1_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_17_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_18 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_1_io_out[1], _c53_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :123:31]
    .io_out (_c22_18_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_19 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_io_out[2], _c53_1_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_19_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_16 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_1_io_out[2], tail_4[0], _c53_2_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_16_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_17 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_2_io_out[2], tail_4[1], _c53_3_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_17_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_18 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_3_io_out[2], _c22_2_io_out[0], _c53_4_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_18_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_132 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({1'h0, _c22_2_io_out[1], _c53_4_io_out[2], _c22_3_io_out[0], _c53_5_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :125:31]
    .io_out (_c53_132_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_133 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_132_io_out[1],
        _c22_3_io_out[1],
        _c53_5_io_out[2],
        _c32_2_io_out[0],
        _c53_6_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_133_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_134 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_133_io_out[1],
        _c32_2_io_out[1],
        _c53_6_io_out[2],
        _c32_3_io_out[0],
        _c53_7_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_134_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_135 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_134_io_out[1],
        _c32_3_io_out[1],
        _c53_7_io_out[2],
        _c53_9_io_out[0],
        _c53_8_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_135_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_136 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_135_io_out[1],
        _c53_9_io_out[2],
        _c53_8_io_out[2],
        _c53_11_io_out[0],
        _c53_10_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_136_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_137 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_136_io_out[1],
        _c53_10_io_out[2],
        tail_8[0],
        _c53_13_io_out[0],
        _c53_12_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_137_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_138 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_137_io_out[1],
        _c53_12_io_out[2],
        tail_8[1],
        _c53_15_io_out[0],
        _c53_14_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_138_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_139 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_138_io_out[1],
        _c53_14_io_out[2],
        _c22_4_io_out[0],
        _c53_17_io_out[0],
        _c53_16_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_139_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_140 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_139_io_out[1],
        _c53_16_io_out[2],
        _c22_5_io_out[0],
        _c53_19_io_out[0],
        _c53_18_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_140_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_20 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_4_io_out[1], _c53_17_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :121:25, :125:31]
    .io_out (_c22_20_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_141 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_140_io_out[1],
        _c53_18_io_out[2],
        _c32_4_io_out[0],
        _c53_21_io_out[0],
        _c53_20_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_141_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_21 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_5_io_out[1], _c53_19_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :121:25, :125:31]
    .io_out (_c22_21_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_142 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_141_io_out[1],
        _c53_20_io_out[2],
        _c32_5_io_out[0],
        _c53_23_io_out[0],
        _c53_22_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_142_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_22 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_4_io_out[1], _c53_21_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :125:31]
    .io_out (_c22_22_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_143 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_142_io_out[1],
        _c53_22_io_out[2],
        _c53_26_io_out[0],
        _c53_25_io_out[0],
        _c53_24_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_143_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_23 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_5_io_out[1], _c53_23_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :125:31]
    .io_out (_c22_23_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_144 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_143_io_out[1],
        _c53_24_io_out[2],
        _c53_29_io_out[0],
        _c53_28_io_out[0],
        _c53_27_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_144_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_24 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_26_io_out[2], _c53_25_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :125:31]
    .io_out (_c22_24_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_145 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_144_io_out[1],
        tail_12[0],
        _c53_32_io_out[0],
        _c53_31_io_out[0],
        _c53_30_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_145_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_19 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_29_io_out[2], _c53_28_io_out[2], _c53_27_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :125:31]
    .io_out (_c32_19_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_146 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_145_io_out[1],
        tail_12[1],
        _c53_35_io_out[0],
        _c53_34_io_out[0],
        _c53_33_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_146_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_20 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_32_io_out[2], _c53_31_io_out[2], _c53_30_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :125:31]
    .io_out (_c32_20_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_147 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_146_io_out[1],
        _c22_6_io_out[0],
        _c53_38_io_out[0],
        _c53_37_io_out[0],
        _c53_36_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_147_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_21 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_35_io_out[2], _c53_34_io_out[2], _c53_33_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :125:31]
    .io_out (_c32_21_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_148 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_147_io_out[1],
        _c22_7_io_out[0],
        _c53_41_io_out[0],
        _c53_40_io_out[0],
        _c53_39_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_148_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_149 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({1'h0, _c22_6_io_out[1], _c53_38_io_out[2], _c53_37_io_out[2], _c53_36_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :121:25, :122:82, :125:31]
    .io_out (_c53_149_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_150 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_148_io_out[1],
        _c32_6_io_out[0],
        _c53_44_io_out[0],
        _c53_43_io_out[0],
        _c53_42_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_150_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_151 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_149_io_out[1],
        _c22_7_io_out[1],
        _c53_41_io_out[2],
        _c53_40_io_out[2],
        _c53_39_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_151_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_152 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_150_io_out[1],
        _c32_7_io_out[0],
        _c53_47_io_out[0],
        _c53_46_io_out[0],
        _c53_45_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_152_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_153 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_151_io_out[1],
        _c32_6_io_out[1],
        _c53_44_io_out[2],
        _c53_43_io_out[2],
        _c53_42_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :119:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_153_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_154 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_152_io_out[1],
        _c53_51_io_out[0],
        _c53_50_io_out[0],
        _c53_49_io_out[0],
        _c53_48_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_154_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_155 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_153_io_out[1],
        _c32_7_io_out[1],
        _c53_47_io_out[2],
        _c53_46_io_out[2],
        _c53_45_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :119:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_155_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_156 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_154_io_out[1],
        _c53_55_io_out[0],
        _c53_54_io_out[0],
        _c53_53_io_out[0],
        _c53_52_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_156_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_157 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_155_io_out[1],
        _c53_51_io_out[2],
        _c53_50_io_out[2],
        _c53_49_io_out[2],
        _c53_48_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_157_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_158 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_156_io_out[1],
        _c53_59_io_out[0],
        _c53_58_io_out[0],
        _c53_57_io_out[0],
        _c53_56_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_158_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_159 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_157_io_out[1],
        _c53_54_io_out[2],
        _c53_53_io_out[2],
        _c53_52_io_out[2],
        tail_16[0]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_159_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_160 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_158_io_out[1],
        _c53_63_io_out[0],
        _c53_62_io_out[0],
        _c53_61_io_out[0],
        _c53_60_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_160_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_161 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_159_io_out[1],
        _c53_58_io_out[2],
        _c53_57_io_out[2],
        _c53_56_io_out[2],
        tail_16[1]}),	// @[src/main/3.EX/Multiplier.scala:74:44, :97:38, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_161_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_162 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_160_io_out[1],
        _c53_67_io_out[0],
        _c53_66_io_out[0],
        _c53_65_io_out[0],
        _c53_64_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_162_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_163 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_161_io_out[1],
        _c53_62_io_out[2],
        _c53_61_io_out[2],
        _c53_60_io_out[2],
        _GEN_1[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_163_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_164 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_162_io_out[1],
        _c53_71_io_out[0],
        _c53_70_io_out[0],
        _c53_69_io_out[0],
        _c53_68_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_164_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_165 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_163_io_out[1],
        _c53_66_io_out[2],
        _c53_65_io_out[2],
        _c53_64_io_out[2],
        _GEN_1[1]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_165_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_166 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_164_io_out[1],
        _c53_75_io_out[0],
        _c53_74_io_out[0],
        _c53_73_io_out[0],
        _c53_72_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_166_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_167 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_165_io_out[1],
        _c53_70_io_out[2],
        _c53_69_io_out[2],
        _c53_68_io_out[2],
        _GEN_1[2]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_167_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_168 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_166_io_out[1],
        _c53_79_io_out[0],
        _c53_78_io_out[0],
        _c53_77_io_out[0],
        _c53_76_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_168_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_169 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_167_io_out[1],
        _c53_74_io_out[2],
        _c53_73_io_out[2],
        _c53_72_io_out[2],
        _GEN_1[3]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_169_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_170 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_168_io_out[1],
        _c53_83_io_out[0],
        _c53_82_io_out[0],
        _c53_81_io_out[0],
        _c53_80_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_170_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_171 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_169_io_out[1],
        _c53_79_io_out[2],
        _c53_78_io_out[2],
        _c53_77_io_out[2],
        _c53_76_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_171_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_172 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_170_io_out[1],
        _c32_8_io_out[0],
        _c53_86_io_out[0],
        _c53_85_io_out[0],
        _c53_84_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_172_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_173 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_171_io_out[1],
        _c53_82_io_out[2],
        _c53_81_io_out[2],
        _c53_80_io_out[2],
        _c53_83_io_out[1]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_173_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_174 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_172_io_out[1],
        _c32_9_io_out[0],
        _c53_89_io_out[0],
        _c53_88_io_out[0],
        _c53_87_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_174_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_175 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_173_io_out[1],
        _c32_8_io_out[1],
        _c53_86_io_out[2],
        _c53_85_io_out[2],
        _c53_84_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :119:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_175_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_176 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_174_io_out[1],
        _c22_8_io_out[0],
        _c53_92_io_out[0],
        _c53_91_io_out[0],
        _c53_90_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_176_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_177 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_175_io_out[1],
        _c32_9_io_out[1],
        _c53_89_io_out[2],
        _c53_88_io_out[2],
        _c53_87_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :119:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_177_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_178 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_176_io_out[1],
        _c22_9_io_out[0],
        _c53_95_io_out[0],
        _c53_94_io_out[0],
        _c53_93_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_178_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_179 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_177_io_out[1],
        _c22_8_io_out[1],
        _c53_92_io_out[2],
        _c53_91_io_out[2],
        _c53_90_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_179_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_180 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_178_io_out[1],
        _GEN_1[9],
        _c53_98_io_out[0],
        _c53_97_io_out[0],
        _c53_96_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_180_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_181 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_179_io_out[1],
        _c22_9_io_out[1],
        _c53_95_io_out[2],
        _c53_94_io_out[2],
        _c53_93_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :121:25, :122:82, :124:31, :125:31]
    .io_out (_c53_181_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_182 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_180_io_out[1],
        _GEN_1[10],
        _c53_101_io_out[0],
        _c53_100_io_out[0],
        _c53_99_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_182_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_22 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_98_io_out[2], _c53_97_io_out[2], _c53_96_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :125:31]
    .io_out (_c32_22_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_183 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_182_io_out[1],
        _c53_99_io_out[2],
        _c53_104_io_out[0],
        _c53_103_io_out[0],
        _c53_102_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_183_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_25 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_101_io_out[2], _c53_100_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :125:31]
    .io_out (_c22_25_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_184 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_183_io_out[1],
        _c53_102_io_out[2],
        _c53_107_io_out[0],
        _c53_106_io_out[0],
        _c53_105_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_184_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_26 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_104_io_out[2], _c53_103_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :125:31]
    .io_out (_c22_26_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_185 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_184_io_out[1],
        _c53_107_io_out[1],
        _c32_10_io_out[0],
        _c53_109_io_out[0],
        _c53_108_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31]
    .io_out (_c53_185_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_23 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_107_io_out[2], _c53_106_io_out[2], _c53_105_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :125:31]
    .io_out (_c32_23_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_186 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_185_io_out[1],
        _c53_108_io_out[2],
        _c32_11_io_out[0],
        _c53_111_io_out[0],
        _c53_110_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_186_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_27 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_10_io_out[1], _c53_109_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :125:31]
    .io_out (_c22_27_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_187 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_186_io_out[1],
        _c53_110_io_out[2],
        _c22_10_io_out[0],
        _c53_113_io_out[0],
        _c53_112_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_187_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_28 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_11_io_out[1], _c53_111_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :125:31]
    .io_out (_c22_28_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_188 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_187_io_out[1],
        _c53_112_io_out[2],
        _c22_11_io_out[0],
        _c53_115_io_out[0],
        _c53_114_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_188_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_29 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_10_io_out[1], _c53_113_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :121:25, :125:31]
    .io_out (_c22_29_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_189 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_188_io_out[1],
        _c53_114_io_out[2],
        _GEN_1[17],
        _c53_117_io_out[0],
        _c53_116_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_189_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_30 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_11_io_out[1], _c53_115_io_out[2]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :121:25, :125:31]
    .io_out (_c22_30_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  Compresser42 c53_190 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_189_io_out[1],
        _c53_116_io_out[2],
        _GEN_1[18],
        _c53_119_io_out[0],
        _c53_118_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_190_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_191 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_190_io_out[1],
        _c53_119_io_out[2],
        _c53_118_io_out[2],
        _c53_121_io_out[0],
        _c53_120_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_191_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_192 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_191_io_out[1],
        _c53_121_io_out[2],
        _c53_120_io_out[2],
        _c53_123_io_out[0],
        _c53_122_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_192_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_193 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_192_io_out[1],
        _c53_122_io_out[2],
        _c53_123_io_out[1],
        _c32_12_io_out[0],
        _c53_124_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_193_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_194 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_193_io_out[1],
        _c32_12_io_out[1],
        _c53_124_io_out[2],
        _c32_13_io_out[0],
        _c53_125_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_194_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_195 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_194_io_out[1],
        _c32_13_io_out[1],
        _c53_125_io_out[2],
        _c22_12_io_out[0],
        _c53_126_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :116:25, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_195_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_196 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_195_io_out[1],
        _c22_12_io_out[1],
        _c53_126_io_out[2],
        _c22_13_io_out[0],
        _c53_127_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_196_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_197 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_196_io_out[1],
        _c22_13_io_out[1],
        _c53_127_io_out[2],
        _GEN_1[25],
        _c53_128_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :111:25, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_197_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  FullAdder c32_24 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_128_io_out[2], _GEN_1[26], _c53_129_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:88:13, :97:38, :117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_24_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_31 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_129_io_out[2], _c53_130_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_31_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_32 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_130_io_out[2], _c53_131_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_32_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_25 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_131_io_out[2:1], _c32_14_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :117:35, :118:27, :121:25]
    .io_out (_c32_25_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_33 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_14_io_out[1], _c32_15_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_33_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_34 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_15_io_out[1], _c22_14_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :116:25, :119:31]
    .io_out (_c22_34_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_35 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_15_io_out[1], _c22_16_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_35_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_36 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_16_io_out[1], _c22_17_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_36_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_37 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_17_io_out[1], _c22_18_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_37_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_38 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_18_io_out[1], _c22_19_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_38_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_39 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_19_io_out[1], _c32_16_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :116:25, :118:27]
    .io_out (_c22_39_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_40 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_16_io_out[1], _c32_17_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_40_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_41 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_17_io_out[1], _c32_18_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_41_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_42 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_18_io_out[1], _c53_132_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :123:31]
    .io_out (_c22_42_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_43 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_132_io_out[2], _c53_133_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_43_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_44 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_133_io_out[2], _c53_134_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_44_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_45 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_134_io_out[2], _c53_135_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_45_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_46 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_135_io_out[2], _c53_136_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_46_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_26 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_136_io_out[2], _c53_11_io_out[2], _c53_137_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_26_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_27 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_137_io_out[2], _c53_13_io_out[2], _c53_138_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_27_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_28 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_138_io_out[2], _c53_15_io_out[2], _c53_139_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_28_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_29 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_139_io_out[2], _c22_20_io_out[0], _c53_140_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_29_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  Compresser42 c53_198 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({1'h0,
        _c22_20_io_out[1],
        _c53_140_io_out[2],
        _c22_21_io_out[0],
        _c53_141_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :125:31]
    .io_out (_c53_198_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_199 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_198_io_out[1],
        _c22_21_io_out[1],
        _c53_141_io_out[2],
        _c22_22_io_out[0],
        _c53_142_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_199_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_200 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_199_io_out[1],
        _c22_22_io_out[1],
        _c53_142_io_out[2],
        _c22_23_io_out[0],
        _c53_143_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_200_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_201 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_200_io_out[1],
        _c22_23_io_out[1],
        _c53_143_io_out[2],
        _c22_24_io_out[0],
        _c53_144_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_201_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_202 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_201_io_out[1],
        _c22_24_io_out[1],
        _c53_144_io_out[2],
        _c32_19_io_out[0],
        _c53_145_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_202_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_203 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_202_io_out[1],
        _c32_19_io_out[1],
        _c53_145_io_out[2],
        _c32_20_io_out[0],
        _c53_146_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_203_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_204 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_203_io_out[1],
        _c32_20_io_out[1],
        _c53_146_io_out[2],
        _c32_21_io_out[0],
        _c53_147_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_204_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_205 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_204_io_out[1],
        _c32_21_io_out[1],
        _c53_147_io_out[2],
        _c53_149_io_out[0],
        _c53_148_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_205_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_206 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_205_io_out[1],
        _c53_149_io_out[2],
        _c53_148_io_out[2],
        _c53_151_io_out[0],
        _c53_150_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_206_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_207 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_206_io_out[1],
        _c53_151_io_out[2],
        _c53_150_io_out[2],
        _c53_153_io_out[0],
        _c53_152_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_207_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_208 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_207_io_out[1],
        _c53_153_io_out[2],
        _c53_152_io_out[2],
        _c53_155_io_out[0],
        _c53_154_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_208_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_209 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_208_io_out[1],
        _c53_155_io_out[2],
        _c53_154_io_out[2],
        _c53_157_io_out[0],
        _c53_156_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_209_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_210 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_209_io_out[1],
        _c53_156_io_out[2],
        _c53_55_io_out[2],
        _c53_159_io_out[0],
        _c53_158_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_210_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_211 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_210_io_out[1],
        _c53_158_io_out[2],
        _c53_59_io_out[2],
        _c53_161_io_out[0],
        _c53_160_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_211_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_212 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_211_io_out[1],
        _c53_160_io_out[2],
        _c53_63_io_out[2],
        _c53_163_io_out[0],
        _c53_162_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_212_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_213 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_212_io_out[1],
        _c53_162_io_out[2],
        _c53_67_io_out[2],
        _c53_165_io_out[0],
        _c53_164_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_213_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_214 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_213_io_out[1],
        _c53_164_io_out[2],
        _c53_71_io_out[2],
        _c53_167_io_out[0],
        _c53_166_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_214_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_215 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_214_io_out[1],
        _c53_166_io_out[2],
        _c53_75_io_out[2],
        _c53_169_io_out[0],
        _c53_168_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_215_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_216 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_215_io_out[1],
        _c53_169_io_out[2],
        _c53_168_io_out[2],
        _c53_171_io_out[0],
        _c53_170_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_216_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_217 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_216_io_out[1],
        _c53_170_io_out[2],
        _c53_83_io_out[2],
        _c53_173_io_out[0],
        _c53_172_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_217_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_218 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_217_io_out[1],
        _c53_173_io_out[2],
        _c53_172_io_out[2],
        _c53_175_io_out[0],
        _c53_174_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_218_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_219 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_218_io_out[1],
        _c53_175_io_out[2],
        _c53_174_io_out[2],
        _c53_177_io_out[0],
        _c53_176_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_219_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_220 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_219_io_out[1],
        _c53_177_io_out[2],
        _c53_176_io_out[2],
        _c53_179_io_out[0],
        _c53_178_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_220_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_221 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_220_io_out[1],
        _c53_179_io_out[2],
        _c53_178_io_out[2],
        _c53_181_io_out[0],
        _c53_180_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_221_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_222 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_221_io_out[1],
        _c53_180_io_out[2],
        _c53_181_io_out[1],
        _c32_22_io_out[0],
        _c53_182_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_222_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_223 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_222_io_out[1],
        _c32_22_io_out[1],
        _c53_182_io_out[2],
        _c22_25_io_out[0],
        _c53_183_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :116:25, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_223_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_224 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_223_io_out[1],
        _c22_25_io_out[1],
        _c53_183_io_out[2],
        _c22_26_io_out[0],
        _c53_184_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_224_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_225 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_224_io_out[1],
        _c22_26_io_out[1],
        _c53_184_io_out[2],
        _c32_23_io_out[0],
        _c53_185_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :116:25, :118:27, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_225_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_226 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_225_io_out[1],
        _c32_23_io_out[1],
        _c53_185_io_out[2],
        _c22_27_io_out[0],
        _c53_186_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :116:25, :119:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_226_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_227 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_226_io_out[1],
        _c22_27_io_out[1],
        _c53_186_io_out[2],
        _c22_28_io_out[0],
        _c53_187_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_227_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_228 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_227_io_out[1],
        _c22_28_io_out[1],
        _c53_187_io_out[2],
        _c22_29_io_out[0],
        _c53_188_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_228_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_229 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_228_io_out[1],
        _c22_29_io_out[1],
        _c53_188_io_out[2],
        _c22_30_io_out[0],
        _c53_189_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_229_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  Compresser42 c53_230 (	// @[src/main/3.EX/Multiplier.scala:121:25]
    .io_in
      ({_c53_229_io_out[1],
        _c22_30_io_out[1],
        _c53_189_io_out[2],
        _c53_117_io_out[2],
        _c53_190_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :114:31, :121:25, :122:82, :123:31, :124:31, :125:31]
    .io_out (_c53_230_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:121:25]
  HalfAdder c22_47 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_190_io_out[2], _c53_191_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_47_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_48 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_191_io_out[2], _c53_192_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_48_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_30 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_192_io_out[2], _c53_123_io_out[2], _c53_193_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_30_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_49 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_193_io_out[2], _c53_194_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_49_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_50 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_194_io_out[2], _c53_195_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_50_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_51 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_195_io_out[2], _c53_196_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_51_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_52 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_196_io_out[2], _c53_197_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_52_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_31 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_197_io_out[2:1], _c32_24_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:116:25, :117:35, :118:27, :121:25]
    .io_out (_c32_31_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_53 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_24_io_out[1], _c22_31_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :116:25, :119:31]
    .io_out (_c22_53_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_54 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_31_io_out[1], _c22_32_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_54_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_55 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_32_io_out[1], _c32_25_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :116:25, :118:27]
    .io_out (_c22_55_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_56 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_25_io_out[1], _c22_33_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :116:25, :119:31]
    .io_out (_c22_56_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_57 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_33_io_out[1], _c22_34_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_57_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_58 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_35_io_out[1], _c22_36_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_58_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_59 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_36_io_out[1], _c22_37_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_59_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_60 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_37_io_out[1], _c22_38_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_60_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_61 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_38_io_out[1], _c22_39_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_61_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_62 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_39_io_out[1], _c22_40_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_62_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_63 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_40_io_out[1], _c22_41_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_63_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_64 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_41_io_out[1], _c22_42_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_64_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_65 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_42_io_out[1], _c22_43_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_65_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_66 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_43_io_out[1], _c22_44_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_66_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_67 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_44_io_out[1], _c22_45_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_67_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_68 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_45_io_out[1], _c22_46_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_68_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_69 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_46_io_out[1], _c32_26_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :116:25, :118:27]
    .io_out (_c22_69_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_70 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_26_io_out[1], _c32_27_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_70_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_71 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_27_io_out[1], _c32_28_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_71_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_72 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_28_io_out[1], _c32_29_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :118:27, :119:31]
    .io_out (_c22_72_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_73 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_29_io_out[1], _c53_198_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :116:25, :119:31, :121:25, :123:31]
    .io_out (_c22_73_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_74 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_198_io_out[2], _c53_199_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_74_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_75 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_199_io_out[2], _c53_200_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_75_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_76 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_200_io_out[2], _c53_201_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_76_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_77 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_201_io_out[2], _c53_202_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_77_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_78 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_202_io_out[2], _c53_203_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_78_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_79 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_203_io_out[2], _c53_204_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_79_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_80 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_204_io_out[2], _c53_205_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_80_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_81 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_205_io_out[2], _c53_206_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_81_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_82 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_206_io_out[2], _c53_207_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_82_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_83 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_207_io_out[2], _c53_208_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_83_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_84 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_208_io_out[2], _c53_209_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_84_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_32 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_209_io_out[2], _c53_157_io_out[2], _c53_210_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_32_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_33 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_210_io_out[2], _c53_159_io_out[2], _c53_211_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_33_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_34 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_211_io_out[2], _c53_161_io_out[2], _c53_212_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_34_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_35 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_212_io_out[2], _c53_163_io_out[2], _c53_213_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_35_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_36 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_213_io_out[2], _c53_165_io_out[2], _c53_214_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_36_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  FullAdder c32_37 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_214_io_out[2], _c53_167_io_out[2], _c53_215_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_37_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_85 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_215_io_out[2], _c53_216_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_85_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_38 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_216_io_out[2], _c53_171_io_out[2], _c53_217_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_38_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_86 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_217_io_out[2], _c53_218_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_86_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_87 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_218_io_out[2], _c53_219_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_87_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_88 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_219_io_out[2], _c53_220_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_88_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_89 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_220_io_out[2], _c53_221_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_89_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_39 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_221_io_out[2], _c53_181_io_out[2], _c53_222_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:117:35, :121:25, :123:31, :125:31]
    .io_out (_c32_39_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_90 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_222_io_out[2], _c53_223_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_90_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_91 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_223_io_out[2], _c53_224_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_91_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_92 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_224_io_out[2], _c53_225_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_92_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_93 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_225_io_out[2], _c53_226_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_93_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_94 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_226_io_out[2], _c53_227_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_94_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_95 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_227_io_out[2], _c53_228_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_95_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_96 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_228_io_out[2], _c53_229_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_96_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_97 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c53_229_io_out[2], _c53_230_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:112:35, :121:25, :123:31, :125:31]
    .io_out (_c22_97_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  FullAdder c32_40 (	// @[src/main/3.EX/Multiplier.scala:116:25]
    .io_in  ({_c53_230_io_out[2:1], _c22_47_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :113:27, :117:35, :121:25]
    .io_out (_c32_40_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:116:25]
  HalfAdder c22_98 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_47_io_out[1], _c22_48_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_98_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_99 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_48_io_out[1], _c32_30_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :116:25, :118:27]
    .io_out (_c22_99_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_100 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_30_io_out[1], _c22_49_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :116:25, :119:31]
    .io_out (_c22_100_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_101 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_49_io_out[1], _c22_50_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_101_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_102 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_50_io_out[1], _c22_51_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_102_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_103 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_51_io_out[1], _c22_52_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_103_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_104 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_52_io_out[1], _c32_31_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :114:31, :116:25, :118:27]
    .io_out (_c22_104_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_105 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c32_31_io_out[1], _c22_53_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :116:25, :119:31]
    .io_out (_c22_105_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_106 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_53_io_out[1], _c22_54_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_106_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_107 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_54_io_out[1], _c22_55_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_107_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_108 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_55_io_out[1], _c22_56_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_108_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  HalfAdder c22_109 (	// @[src/main/3.EX/Multiplier.scala:111:25]
    .io_in  ({_c22_56_io_out[1], _c22_57_io_out[0]}),	// @[src/main/3.EX/Multiplier.scala:111:25, :112:35, :113:27, :114:31]
    .io_out (_c22_109_io_out)
  );	// @[src/main/3.EX/Multiplier.scala:111:25]
  assign io_res =
    {_c22_109_io_out[0],
     _c22_108_io_out[0],
     _c22_107_io_out[0],
     _c22_106_io_out[0],
     _c22_105_io_out[0],
     _c22_104_io_out[0],
     _c22_103_io_out[0],
     _c22_102_io_out[0],
     _c22_101_io_out[0],
     _c22_100_io_out[0],
     _c22_99_io_out[0],
     _c22_98_io_out[0],
     _c32_40_io_out[0],
     _c22_97_io_out[0],
     _c22_96_io_out[0],
     _c22_95_io_out[0],
     _c22_94_io_out[0],
     _c22_93_io_out[0],
     _c22_92_io_out[0],
     _c22_91_io_out[0],
     _c22_90_io_out[0],
     _c32_39_io_out[0],
     _c22_89_io_out[0],
     _c22_88_io_out[0],
     _c22_87_io_out[0],
     _c22_86_io_out[0],
     _c32_38_io_out[0],
     _c22_85_io_out[0],
     _c32_37_io_out[0],
     _c32_36_io_out[0],
     _c32_35_io_out[0],
     _c32_34_io_out[0],
     _c32_33_io_out[0],
     _c32_32_io_out[0],
     _c22_84_io_out[0],
     _c22_83_io_out[0],
     _c22_82_io_out[0],
     _c22_81_io_out[0],
     _c22_80_io_out[0],
     _c22_79_io_out[0],
     _c22_78_io_out[0],
     _c22_77_io_out[0],
     _c22_76_io_out[0],
     _c22_75_io_out[0],
     _c22_74_io_out[0],
     _c22_73_io_out[0],
     _c22_72_io_out[0],
     _c22_71_io_out[0],
     _c22_70_io_out[0],
     _c22_69_io_out[0],
     _c22_68_io_out[0],
     _c22_67_io_out[0],
     _c22_66_io_out[0],
     _c22_65_io_out[0],
     _c22_64_io_out[0],
     _c22_63_io_out[0],
     _c22_62_io_out[0],
     _c22_61_io_out[0],
     _c22_60_io_out[0],
     _c22_59_io_out[0],
     _c22_58_io_out[0],
     _c22_35_io_out[0],
     _c22_15_io_out[0],
     _c22_io_out[0]}
    + {_c22_108_io_out[1],
       _c22_107_io_out[1],
       _c22_106_io_out[1],
       _c22_105_io_out[1],
       _c22_104_io_out[1],
       _c22_103_io_out[1],
       _c22_102_io_out[1],
       _c22_101_io_out[1],
       _c22_100_io_out[1],
       _c22_99_io_out[1],
       _c22_98_io_out[1],
       _c32_40_io_out[1],
       _c22_97_io_out[1],
       _c22_96_io_out[1],
       _c22_95_io_out[1],
       _c22_94_io_out[1],
       _c22_93_io_out[1],
       _c22_92_io_out[1],
       _c22_91_io_out[1],
       _c22_90_io_out[1],
       _c32_39_io_out[1],
       _c22_89_io_out[1],
       _c22_88_io_out[1],
       _c22_87_io_out[1],
       _c22_86_io_out[1],
       _c32_38_io_out[1],
       _c22_85_io_out[1],
       _c32_37_io_out[1],
       _c32_36_io_out[1],
       _c32_35_io_out[1],
       _c32_34_io_out[1],
       _c32_33_io_out[1],
       _c32_32_io_out[1],
       _c22_84_io_out[1],
       _c22_83_io_out[1],
       _c22_82_io_out[1],
       _c22_81_io_out[1],
       _c22_80_io_out[1],
       _c22_79_io_out[1],
       _c22_78_io_out[1],
       _c22_77_io_out[1],
       _c22_76_io_out[1],
       _c22_75_io_out[1],
       _c22_74_io_out[1],
       _c22_73_io_out[1],
       _c22_72_io_out[1],
       _c22_71_io_out[1],
       _c22_70_io_out[1],
       _c22_69_io_out[1],
       _c22_68_io_out[1],
       _c22_67_io_out[1],
       _c22_66_io_out[1],
       _c22_65_io_out[1],
       _c22_64_io_out[1],
       _c22_63_io_out[1],
       _c22_62_io_out[1],
       _c22_61_io_out[1],
       _c22_60_io_out[1],
       _c22_59_io_out[1],
       _c22_58_io_out[1],
       4'h0};	// @[src/main/3.EX/Multiplier.scala:38:7, :111:25, :113:27, :114:31, :116:25, :118:27, :119:31, :165:17]
endmodule

module EXU(	// @[src/main/3.EX/EXU.scala:6:7]
  input         clock,	// @[src/main/3.EX/EXU.scala:6:7]
                reset,	// @[src/main/3.EX/EXU.scala:6:7]
                io_inValid,	// @[src/main/3.EX/EXU.scala:7:14]
                io_WBoutValid,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_ID2EX_ready,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [31:0] io_ID2EX_bits_pc,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [2:0]  io_ID2EX_bits_func3,	// @[src/main/3.EX/EXU.scala:7:14]
  input         io_ID2EX_bits_memWrite,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_memRead,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [4:0]  io_ID2EX_bits_rs1,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_rs2,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_rd,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [31:0] io_ID2EX_bits_rdata1,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_rdata2,	// @[src/main/3.EX/EXU.scala:7:14]
  input         io_ID2EX_bits_regWrite,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [31:0] io_ID2EX_bits_imm,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [3:0]  io_ID2EX_bits_aluOp,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [1:0]  io_ID2EX_bits_aluSrc1,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_aluSrc2,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_pcSrc,	// @[src/main/3.EX/EXU.scala:7:14]
  input         io_ID2EX_bits_jump,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_csrWrite,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_csrRead,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_syscall,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_mret,	// @[src/main/3.EX/EXU.scala:7:14]
                io_ID2EX_bits_halt,	// @[src/main/3.EX/EXU.scala:7:14]
                io_EX2MEM_ready,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_EX2MEM_valid,	// @[src/main/3.EX/EXU.scala:7:14]
  output [31:0] io_EX2MEM_bits_pc,	// @[src/main/3.EX/EXU.scala:7:14]
  output [2:0]  io_EX2MEM_bits_func3,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_EX2MEM_bits_memWrite,	// @[src/main/3.EX/EXU.scala:7:14]
                io_EX2MEM_bits_memRead,	// @[src/main/3.EX/EXU.scala:7:14]
  output [4:0]  io_EX2MEM_bits_rd,	// @[src/main/3.EX/EXU.scala:7:14]
  output [31:0] io_EX2MEM_bits_rdata2,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_EX2MEM_bits_regWrite,	// @[src/main/3.EX/EXU.scala:7:14]
  output [31:0] io_EX2MEM_bits_aluOut,	// @[src/main/3.EX/EXU.scala:7:14]
  output [11:0] io_EX2MEM_bits_csrAddr,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_EX2MEM_bits_csrWrite,	// @[src/main/3.EX/EXU.scala:7:14]
  output [31:0] io_EX2MEM_bits_csrWdata,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_EX2MEM_bits_csrRead,	// @[src/main/3.EX/EXU.scala:7:14]
                io_EX2MEM_bits_syscall,	// @[src/main/3.EX/EXU.scala:7:14]
                io_EX2MEM_bits_mret,	// @[src/main/3.EX/EXU.scala:7:14]
                io_EX2MEM_bits_halt,	// @[src/main/3.EX/EXU.scala:7:14]
  output [31:0] io_pcBr,	// @[src/main/3.EX/EXU.scala:7:14]
  output        io_brTaken,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [31:0] io_bypassMEM,	// @[src/main/3.EX/EXU.scala:7:14]
                io_bypassWB,	// @[src/main/3.EX/EXU.scala:7:14]
                io_bypassLD,	// @[src/main/3.EX/EXU.scala:7:14]
  input  [1:0]  io_hazard1,	// @[src/main/3.EX/EXU.scala:7:14]
                io_hazard2,	// @[src/main/3.EX/EXU.scala:7:14]
  input         io_stall	// @[src/main/3.EX/EXU.scala:7:14]
);

  wire        io_EX2MEM_valid_0;	// @[src/main/3.EX/EXU.scala:170:32]
  wire [63:0] _Mul_io_res;	// @[src/main/3.EX/EXU.scala:30:19]
  wire [31:0] _Div_io_res;	// @[src/main/3.EX/EXU.scala:29:19]
  wire [31:0] _Div_io_rem;	// @[src/main/3.EX/EXU.scala:29:19]
  wire        _Div_io_complete;	// @[src/main/3.EX/EXU.scala:29:19]
  wire [31:0] _Alu_io_Result;	// @[src/main/3.EX/EXU.scala:28:19]
  wire        _Alu_io_Zero;	// @[src/main/3.EX/EXU.scala:28:19]
  reg  [31:0] bypass1Reg;	// @[src/main/3.EX/EXU.scala:33:23]
  reg  [31:0] bypass2Reg;	// @[src/main/3.EX/EXU.scala:34:23]
  reg         hazard1Reg;	// @[src/main/3.EX/EXU.scala:35:23]
  reg         hazard2Reg;	// @[src/main/3.EX/EXU.scala:36:23]
  wire        _io_ID2EX_ready_T = io_EX2MEM_ready & io_EX2MEM_valid_0;	// @[src/main/3.EX/EXU.scala:170:32, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire [31:0] data1 =
    io_hazard1[0]
      ? io_bypassMEM
      : io_hazard1[1] & ~(io_hazard1[0])
          ? io_bypassWB
          : hazard1Reg ? bypass1Reg : io_ID2EX_bits_rdata1;	// @[src/main/3.EX/EXU.scala:33:23, :35:23, :42:34, :56:37, :69:{22,25}, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [31:0] data2 =
    io_hazard2[0]
      ? io_bypassMEM
      : io_hazard2[1] & ~(io_hazard2[0])
          ? io_bypassWB
          : hazard2Reg ? bypass2Reg : io_ID2EX_bits_rdata2;	// @[src/main/3.EX/EXU.scala:34:23, :36:23, :48:34, :62:37, :78:{22,25}, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire [31:0] _Alu_io_B_T_8 =
    (io_ID2EX_bits_aluSrc2 == 2'h0 ? data2 : 32'h0)
    | (io_ID2EX_bits_aluSrc2 == 2'h1 ? io_ID2EX_bits_imm : 32'h0);	// @[src/main/3.EX/EXU.scala:6:7, :93:19, :94:19, src/main/scala/chisel3/util/Mux.scala:30:73, :126:16]
  wire        _io_EX2MEM_bits_aluOut_T_2 = io_ID2EX_bits_aluOp == 4'hC;	// @[src/main/3.EX/EXU.scala:103:30]
  wire        Div_io_div = _io_EX2MEM_bits_aluOut_T_2 & io_inValid & ~io_stall;	// @[src/main/3.EX/EXU.scala:103:{30,46,60,63}]
  wire [31:0] _pcBrImm_T =
    ((io_ID2EX_bits_pcSrc[0] ? io_ID2EX_bits_pc : 32'h0)
     | (io_ID2EX_bits_pcSrc[1] ? data1 : 32'h0)) + io_ID2EX_bits_imm;	// @[src/main/3.EX/EXU.scala:122:{35,57}, :123:24, src/main/scala/chisel3/util/Mux.scala:30:73, :126:16]
  reg         brEnable;	// @[src/main/3.EX/EXU.scala:126:25]
  wire        brTaken =
    (io_ID2EX_bits_func3[2:1] == 2'h0 & (_Alu_io_Zero ^ io_ID2EX_bits_func3[0])
     | io_ID2EX_bits_func3[2:1] == 2'h2 & (_Alu_io_Result[0] ^ io_ID2EX_bits_func3[0])
     | (&(io_ID2EX_bits_func3[2:1])) & (_Alu_io_Result[0] ^ io_ID2EX_bits_func3[0])
     | io_ID2EX_bits_jump) & (|io_ID2EX_bits_pcSrc) & io_inValid & ~io_stall;	// @[src/main/3.EX/EXU.scala:6:7, :28:19, :103:63, :104:29, :133:{16,23,55}, :134:{23,56,60}, :135:{23,61}, :138:{30,42,54,69,83}, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        io_ID2EX_ready_0 = _io_ID2EX_ready_T | ~io_inValid;	// @[src/main/3.EX/EXU.scala:169:{37,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_EX2MEM_valid_0 = ~io_stall & (_Div_io_complete | ~Div_io_div);	// @[src/main/3.EX/EXU.scala:29:19, :103:{46,60,63}, :108:{38,41}, :170:32]
  wire [31:0] _bypass2Reg_T_5 = io_stall ? io_bypassLD : io_bypassWB;	// @[src/main/3.EX/EXU.scala:43:8]
  always @(posedge clock) begin	// @[src/main/3.EX/EXU.scala:6:7]
    if (~_io_ID2EX_ready_T & io_hazard1[1] & io_WBoutValid)	// @[src/main/3.EX/EXU.scala:42:{5,21,34,38}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      bypass1Reg <= _bypass2Reg_T_5;	// @[src/main/3.EX/EXU.scala:33:23, :43:8]
    if (~_io_ID2EX_ready_T & io_hazard2[1] & io_WBoutValid)	// @[src/main/3.EX/EXU.scala:48:{5,21,34,38}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      bypass2Reg <= _bypass2Reg_T_5;	// @[src/main/3.EX/EXU.scala:34:23, :43:8]
    hazard1Reg <=
      ~io_ID2EX_ready_0 & (io_hazard1[1] & ~(io_hazard1[0]) & io_WBoutValid | hazard1Reg);	// @[src/main/3.EX/EXU.scala:35:23, :42:34, :53:20, :56:{8,23,26,37,41}, :169:37]
    hazard2Reg <=
      ~io_ID2EX_ready_0 & (io_hazard2[1] & ~(io_hazard2[0]) & io_WBoutValid | hazard2Reg);	// @[src/main/3.EX/EXU.scala:36:23, :48:34, :53:20, :59:20, :62:{8,23,26,37,41}, :169:37]
    if (reset)	// @[src/main/3.EX/EXU.scala:6:7]
      brEnable <= 1'h1;	// @[src/main/3.EX/EXU.scala:126:25]
    else	// @[src/main/3.EX/EXU.scala:6:7]
      brEnable <= _io_ID2EX_ready_T | ~brTaken;	// @[src/main/3.EX/EXU.scala:126:25, :129:{18,43}, :138:{42,69,83}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/3.EX/EXU.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/3.EX/EXU.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/3.EX/EXU.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/3.EX/EXU.scala:6:7]
    initial begin	// @[src/main/3.EX/EXU.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/3.EX/EXU.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/3.EX/EXU.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/3.EX/EXU.scala:6:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/3.EX/EXU.scala:6:7]
        end	// @[src/main/3.EX/EXU.scala:6:7]
        bypass1Reg = _RANDOM[2'h0];	// @[src/main/3.EX/EXU.scala:6:7, :33:23]
        bypass2Reg = _RANDOM[2'h1];	// @[src/main/3.EX/EXU.scala:6:7, :34:23]
        hazard1Reg = _RANDOM[2'h2][0];	// @[src/main/3.EX/EXU.scala:6:7, :35:23]
        hazard2Reg = _RANDOM[2'h2][1];	// @[src/main/3.EX/EXU.scala:6:7, :35:23, :36:23]
        brEnable = _RANDOM[2'h2][2];	// @[src/main/3.EX/EXU.scala:6:7, :35:23, :126:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/3.EX/EXU.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/3.EX/EXU.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ALU Alu (	// @[src/main/3.EX/EXU.scala:28:19]
    .io_AluOp  (io_ID2EX_bits_aluOp),
    .io_A
      (io_ID2EX_bits_aluSrc1 == 2'h1
         ? io_ID2EX_bits_pc
         : io_ID2EX_bits_aluSrc1 == 2'h0 ? data1 : 32'h0),	// @[src/main/3.EX/EXU.scala:6:7, :84:41, src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_B
      ({_Alu_io_B_T_8[31:5],
        {_Alu_io_B_T_8[4:3], _Alu_io_B_T_8[2:0] | {io_ID2EX_bits_aluSrc2 == 2'h2, 2'h0}}
          | ((&io_ID2EX_bits_aluSrc2) ? io_ID2EX_bits_rs2 : 5'h0)}),	// @[src/main/3.EX/EXU.scala:6:7, :95:19, :96:19, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_Result (_Alu_io_Result),
    .io_Zero   (_Alu_io_Zero)
  );	// @[src/main/3.EX/EXU.scala:28:19]
  Srt2Divider Div (	// @[src/main/3.EX/EXU.scala:29:19]
    .clock       (clock),
    .reset       (reset),
    .io_div      (Div_io_div),	// @[src/main/3.EX/EXU.scala:103:{46,60}]
    .io_signed   (~(io_ID2EX_bits_func3[0])),	// @[src/main/3.EX/EXU.scala:104:{20,29}]
    .io_x        (data1),	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_y        (data2),	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_res      (_Div_io_res),
    .io_rem      (_Div_io_rem),
    .io_complete (_Div_io_complete)
  );	// @[src/main/3.EX/EXU.scala:29:19]
  Multiplier Mul (	// @[src/main/3.EX/EXU.scala:30:19]
    .io_xSigned (io_ID2EX_bits_func3[1:0] != 2'h3),	// @[src/main/3.EX/EXU.scala:6:7, :114:{31,38}]
    .io_ySigned (~(io_ID2EX_bits_func3[1])),	// @[src/main/3.EX/EXU.scala:110:28, :116:21]
    .io_x       (data1),	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_y       (data2),	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
    .io_res     (_Mul_io_res)
  );	// @[src/main/3.EX/EXU.scala:30:19]
  assign io_ID2EX_ready = io_ID2EX_ready_0;	// @[src/main/3.EX/EXU.scala:6:7, :169:37]
  assign io_EX2MEM_valid = io_EX2MEM_valid_0;	// @[src/main/3.EX/EXU.scala:6:7, :170:32]
  assign io_EX2MEM_bits_pc = io_ID2EX_bits_pc;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_func3 = io_ID2EX_bits_func3;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_memWrite = io_ID2EX_bits_memWrite;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_memRead = io_ID2EX_bits_memRead;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_rd = io_ID2EX_bits_rd;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_rdata2 = data2;	// @[src/main/3.EX/EXU.scala:6:7, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_EX2MEM_bits_regWrite = io_ID2EX_bits_regWrite;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_aluOut =
    _io_EX2MEM_bits_aluOut_T_2
      ? (io_ID2EX_bits_func3[1] ? _Div_io_rem : _Div_io_res)
      : io_ID2EX_bits_aluOp == 4'hB
          ? ((|(io_ID2EX_bits_func3[1:0])) ? _Mul_io_res[63:32] : _Mul_io_res[31:0])
          : _Alu_io_Result;	// @[src/main/3.EX/EXU.scala:6:7, :28:19, :29:19, :30:19, :103:30, :110:{19,28}, :114:31, :119:{19,35,50,70}, :153:51]
  assign io_EX2MEM_bits_csrAddr = io_ID2EX_bits_imm[11:0];	// @[src/main/3.EX/EXU.scala:6:7, :160:16]
  assign io_EX2MEM_bits_csrWrite = io_ID2EX_bits_csrWrite;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_csrWdata =
    io_ID2EX_bits_func3[2] ? {27'h0, io_ID2EX_bits_rs1} : data1;	// @[src/main/3.EX/EXU.scala:6:7, :162:{22,31}, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_EX2MEM_bits_csrRead = io_ID2EX_bits_csrRead;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_syscall = io_ID2EX_bits_syscall;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_mret = io_ID2EX_bits_mret;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_EX2MEM_bits_halt = io_ID2EX_bits_halt;	// @[src/main/3.EX/EXU.scala:6:7]
  assign io_pcBr =
    (io_ID2EX_bits_pcSrc[0] ? _pcBrImm_T : 32'h0)
    | (io_ID2EX_bits_pcSrc[1] ? {_pcBrImm_T[31:1], 1'h0} : 32'h0);	// @[src/main/3.EX/EXU.scala:6:7, :122:{35,57}, :123:24, :124:{24,32}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_brTaken = brTaken & brEnable;	// @[src/main/3.EX/EXU.scala:6:7, :126:25, :138:{42,69,83}, :140:25]
endmodule

module MEMU(	// @[src/main/4.MEM/MEMU.scala:6:7]
  input         clock,	// @[src/main/4.MEM/MEMU.scala:6:7]
                reset,	// @[src/main/4.MEM/MEMU.scala:6:7]
                io_inValid,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_flush,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_memRaw,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_EX2MEM_ready,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_EX2MEM_valid,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [31:0] io_EX2MEM_bits_pc,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [2:0]  io_EX2MEM_bits_func3,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_EX2MEM_bits_memWrite,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_EX2MEM_bits_memRead,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [4:0]  io_EX2MEM_bits_rd,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [31:0] io_EX2MEM_bits_rdata2,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_EX2MEM_bits_regWrite,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [31:0] io_EX2MEM_bits_aluOut,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [11:0] io_EX2MEM_bits_csrAddr,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_EX2MEM_bits_csrWrite,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input  [31:0] io_EX2MEM_bits_csrWdata,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_EX2MEM_bits_csrRead,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_EX2MEM_bits_syscall,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_EX2MEM_bits_mret,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_EX2MEM_bits_halt,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_MEM2WB_ready,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_MEM2WB_valid,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [31:0] io_MEM2WB_bits_pc,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [2:0]  io_MEM2WB_bits_func3,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_MEM2WB_bits_memRead,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_MEM2WB_bits_memWrite,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [4:0]  io_MEM2WB_bits_rd,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_MEM2WB_bits_regWrite,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [31:0] io_MEM2WB_bits_aluOut,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [11:0] io_MEM2WB_bits_csrAddr,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_MEM2WB_bits_csrWrite,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [31:0] io_MEM2WB_bits_csrWdata,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_MEM2WB_bits_csrRead,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_MEM2WB_bits_syscall,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_MEM2WB_bits_mret,	// @[src/main/4.MEM/MEMU.scala:7:14]
                io_MEM2WB_bits_halt,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_ar_ready,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_ar_valid,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [31:0] io_ar_bits_araddr,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [2:0]  io_ar_bits_arsize,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_aw_ready,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_aw_valid,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [31:0] io_aw_bits_awaddr,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [2:0]  io_aw_bits_awsize,	// @[src/main/4.MEM/MEMU.scala:7:14]
  input         io_w_ready,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output        io_w_valid,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [31:0] io_w_bits_wdata,	// @[src/main/4.MEM/MEMU.scala:7:14]
  output [3:0]  io_w_bits_wstrb	// @[src/main/4.MEM/MEMU.scala:7:14]
);

  wire        io_MEM2WB_valid_0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        io_w_valid_0;	// @[src/main/4.MEM/MEMU.scala:87:{48,61}]
  wire        io_aw_valid_0;	// @[src/main/4.MEM/MEMU.scala:79:{51,65}]
  wire        io_ar_valid_0;	// @[src/main/4.MEM/MEMU.scala:72:{50,68,96}]
  wire [31:0] shiftWdata0 =
    io_EX2MEM_bits_aluOut[0]
      ? {io_EX2MEM_bits_rdata2[23:0], 8'h0}
      : io_EX2MEM_bits_rdata2;	// @[src/main/4.MEM/MEMU.scala:43:{8,18,26,36}]
  reg         arDataFireReg;	// @[src/main/4.MEM/MEMU.scala:48:30]
  reg         awFireReg;	// @[src/main/4.MEM/MEMU.scala:49:30]
  reg         wFireReg;	// @[src/main/4.MEM/MEMU.scala:50:30]
  reg         arAssert;	// @[src/main/4.MEM/MEMU.scala:52:25]
  reg         awAssert;	// @[src/main/4.MEM/MEMU.scala:53:25]
  reg         wAssert;	// @[src/main/4.MEM/MEMU.scala:54:25]
  wire        _arDataFireReg_T_1 = io_ar_ready & io_ar_valid_0;	// @[src/main/4.MEM/MEMU.scala:72:{50,68,96}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _awFireReg_T_1 = io_aw_ready & io_aw_valid_0;	// @[src/main/4.MEM/MEMU.scala:79:{51,65}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _wFireReg_T_1 = io_w_ready & io_w_valid_0;	// @[src/main/4.MEM/MEMU.scala:87:{48,61}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _io_EX2MEM_ready_T = io_MEM2WB_ready & io_MEM2WB_valid_0;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        _io_MEM2WB_valid_T = io_EX2MEM_bits_memRead & io_inValid;	// @[src/main/4.MEM/MEMU.scala:72:36]
  assign io_ar_valid_0 =
    _io_MEM2WB_valid_T & ~arDataFireReg & ~(io_flush & ~arAssert) & ~io_memRaw;	// @[src/main/4.MEM/MEMU.scala:48:30, :52:25, :72:{36,50,53,68,71,82,85,96,99}]
  wire [2:0]  io_aw_bits_awsize_0 = {1'h0, io_EX2MEM_bits_func3[1:0]};	// @[src/main/4.MEM/MEMU.scala:6:7, :40:25, :76:22]
  wire        _io_MEM2WB_valid_T_1 = io_EX2MEM_bits_memWrite & io_inValid;	// @[src/main/4.MEM/MEMU.scala:79:37]
  wire        _io_w_valid_T_3 = awAssert | wAssert;	// @[src/main/4.MEM/MEMU.scala:53:25, :54:25, :79:93]
  assign io_aw_valid_0 =
    _io_MEM2WB_valid_T_1 & ~awFireReg & ~(io_flush & ~_io_w_valid_T_3);	// @[src/main/4.MEM/MEMU.scala:49:30, :79:{37,51,54,65,68,79,82,93}]
  wire [1:0]  wordStrb_invInputs = ~(io_EX2MEM_bits_aluOut[1:0]);	// @[src/main/4.MEM/MEMU.scala:86:48, src/main/scala/chisel3/util/pla.scala:78:21]
  assign io_w_valid_0 = _io_MEM2WB_valid_T_1 & ~wFireReg & ~(io_flush & ~_io_w_valid_T_3);	// @[src/main/4.MEM/MEMU.scala:50:30, :79:{37,93}, :87:{48,51,61,64,75,78}]
  wire        io_EX2MEM_ready_0 = _io_EX2MEM_ready_T | ~io_inValid;	// @[src/main/4.MEM/MEMU.scala:112:{37,40}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign io_MEM2WB_valid_0 =
    _io_MEM2WB_valid_T
      ? arDataFireReg | _arDataFireReg_T_1
      : ~_io_MEM2WB_valid_T_1 | (awFireReg | _awFireReg_T_1) & (wFireReg | _wFireReg_T_1);	// @[src/main/4.MEM/MEMU.scala:48:30, :49:30, :50:30, :56:34, :57:30, :58:29, :72:36, :79:37, :117:46, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        _wAssert_T = io_EX2MEM_ready_0 & io_EX2MEM_valid;	// @[src/main/4.MEM/MEMU.scala:112:37, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[src/main/4.MEM/MEMU.scala:6:7]
    if (reset) begin	// @[src/main/4.MEM/MEMU.scala:6:7]
      arDataFireReg <= 1'h0;	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30]
      awFireReg <= 1'h0;	// @[src/main/4.MEM/MEMU.scala:6:7, :49:30]
      wFireReg <= 1'h0;	// @[src/main/4.MEM/MEMU.scala:6:7, :50:30]
      arAssert <= 1'h0;	// @[src/main/4.MEM/MEMU.scala:6:7, :52:25]
      awAssert <= 1'h0;	// @[src/main/4.MEM/MEMU.scala:6:7, :53:25]
      wAssert <= 1'h0;	// @[src/main/4.MEM/MEMU.scala:6:7, :54:25]
    end
    else begin	// @[src/main/4.MEM/MEMU.scala:6:7]
      arDataFireReg <= ~_io_EX2MEM_ready_T & (_arDataFireReg_T_1 | arDataFireReg);	// @[src/main/4.MEM/MEMU.scala:48:30, :60:23, :63:8, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      awFireReg <= ~_io_EX2MEM_ready_T & (_awFireReg_T_1 | awFireReg);	// @[src/main/4.MEM/MEMU.scala:49:30, :60:23, :66:{19,48}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      wFireReg <= ~_io_EX2MEM_ready_T & (_wFireReg_T_1 | wFireReg);	// @[src/main/4.MEM/MEMU.scala:50:30, :60:23, :65:{19,48}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      arAssert <= ~_wAssert_T & (io_ar_valid_0 | arAssert);	// @[src/main/4.MEM/MEMU.scala:52:25, :68:{18,47}, :72:{50,68,96}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      awAssert <= ~_wAssert_T & (io_aw_valid_0 | awAssert);	// @[src/main/4.MEM/MEMU.scala:53:25, :68:18, :69:{18,47}, :79:{51,65}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      wAssert <= ~_wAssert_T & (io_w_valid_0 | wAssert);	// @[src/main/4.MEM/MEMU.scala:54:25, :68:18, :70:{18,47}, :87:{48,61}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/4.MEM/MEMU.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/4.MEM/MEMU.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/4.MEM/MEMU.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/4.MEM/MEMU.scala:6:7]
    initial begin	// @[src/main/4.MEM/MEMU.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/4.MEM/MEMU.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/4.MEM/MEMU.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/4.MEM/MEMU.scala:6:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/4.MEM/MEMU.scala:6:7]
        arDataFireReg = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30]
        awFireReg = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30, :49:30]
        wFireReg = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30, :50:30]
        arAssert = _RANDOM[/*Zero width*/ 1'b0][3];	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30, :52:25]
        awAssert = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30, :53:25]
        wAssert = _RANDOM[/*Zero width*/ 1'b0][5];	// @[src/main/4.MEM/MEMU.scala:6:7, :48:30, :54:25]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/4.MEM/MEMU.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/4.MEM/MEMU.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_EX2MEM_ready = io_EX2MEM_ready_0;	// @[src/main/4.MEM/MEMU.scala:6:7, :112:37]
  assign io_MEM2WB_valid = io_MEM2WB_valid_0;	// @[src/main/4.MEM/MEMU.scala:6:7, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_MEM2WB_bits_pc = io_EX2MEM_bits_pc;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_func3 = io_EX2MEM_bits_func3;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_memRead = io_EX2MEM_bits_memRead;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_memWrite = io_EX2MEM_bits_memWrite;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_rd = io_EX2MEM_bits_rd;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_regWrite = io_EX2MEM_bits_regWrite;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_aluOut = io_EX2MEM_bits_aluOut;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_csrAddr = io_EX2MEM_bits_csrAddr;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_csrWrite = io_EX2MEM_bits_csrWrite;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_csrWdata = io_EX2MEM_bits_csrWdata;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_csrRead = io_EX2MEM_bits_csrRead;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_syscall = io_EX2MEM_bits_syscall;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_mret = io_EX2MEM_bits_mret;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_MEM2WB_bits_halt = io_EX2MEM_bits_halt;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_ar_valid = io_ar_valid_0;	// @[src/main/4.MEM/MEMU.scala:6:7, :72:{50,68,96}]
  assign io_ar_bits_araddr = io_EX2MEM_bits_aluOut;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_ar_bits_arsize = io_aw_bits_awsize_0;	// @[src/main/4.MEM/MEMU.scala:6:7, :76:22]
  assign io_aw_valid = io_aw_valid_0;	// @[src/main/4.MEM/MEMU.scala:6:7, :79:{51,65}]
  assign io_aw_bits_awaddr = io_EX2MEM_bits_aluOut;	// @[src/main/4.MEM/MEMU.scala:6:7]
  assign io_aw_bits_awsize = io_aw_bits_awsize_0;	// @[src/main/4.MEM/MEMU.scala:6:7, :76:22]
  assign io_w_valid = io_w_valid_0;	// @[src/main/4.MEM/MEMU.scala:6:7, :87:{48,61}]
  assign io_w_bits_wdata =
    io_EX2MEM_bits_aluOut[1] ? {shiftWdata0[15:0], 16'h0} : shiftWdata0;	// @[src/main/4.MEM/MEMU.scala:6:7, :43:8, :45:{8,18,26,38}]
  assign io_w_bits_wstrb =
    {|{&{io_EX2MEM_bits_aluOut[0], io_EX2MEM_bits_aluOut[1]},
       &{io_EX2MEM_bits_aluOut[1], io_EX2MEM_bits_func3[0]},
       io_EX2MEM_bits_func3[1]},
     |{&{wordStrb_invInputs[0], io_EX2MEM_bits_aluOut[1]},
       &{io_EX2MEM_bits_aluOut[0], io_EX2MEM_bits_func3[0]},
       io_EX2MEM_bits_func3[1]},
     |{&{io_EX2MEM_bits_aluOut[0], wordStrb_invInputs[1]},
       &{wordStrb_invInputs[1], io_EX2MEM_bits_func3[0]},
       io_EX2MEM_bits_func3[1]},
     &{wordStrb_invInputs[0], wordStrb_invInputs[1]}};	// @[src/main/4.MEM/MEMU.scala:6:7, src/main/scala/chisel3/util/pla.scala:78:21, :90:45, :91:29, :98:{53,70}, :102:36, :114:{19,36}]
endmodule

module CSR(	// @[src/main/CSR/CSR.scala:42:7]
  input         clock,	// @[src/main/CSR/CSR.scala:42:7]
                reset,	// @[src/main/CSR/CSR.scala:42:7]
  input  [11:0] io_csrAddr,	// @[src/main/CSR/CSR.scala:44:14]
  input  [31:0] io_wdata,	// @[src/main/CSR/CSR.scala:44:14]
                io_wmask,	// @[src/main/CSR/CSR.scala:44:14]
  input         io_wen,	// @[src/main/CSR/CSR.scala:44:14]
  output [31:0] io_rdata,	// @[src/main/CSR/CSR.scala:44:14]
                io_mtvecRdata,	// @[src/main/CSR/CSR.scala:44:14]
                io_mepcRdata,	// @[src/main/CSR/CSR.scala:44:14]
  input         io_exception,	// @[src/main/CSR/CSR.scala:44:14]
  input  [31:0] io_cause,	// @[src/main/CSR/CSR.scala:44:14]
                io_pc	// @[src/main/CSR/CSR.scala:44:14]
);

  reg  [31:0] mstatusReg;	// @[src/main/CSR/CSR.scala:46:29]
  reg  [31:0] mtvecReg;	// @[src/main/CSR/CSR.scala:47:29]
  reg  [31:0] mepcReg;	// @[src/main/CSR/CSR.scala:48:29]
  reg  [31:0] mcauseReg;	// @[src/main/CSR/CSR.scala:49:29]
  reg  [31:0] mtvalReg;	// @[src/main/CSR/CSR.scala:50:29]
  wire        _io_rdata_T = io_csrAddr == 12'h300;	// @[src/main/CSR/CSR.scala:72:39]
  wire        _io_rdata_T_2 = io_csrAddr == 12'h305;	// @[src/main/CSR/CSR.scala:73:39]
  wire        _io_rdata_T_4 = io_csrAddr == 12'h341;	// @[src/main/CSR/CSR.scala:74:39]
  wire        _io_rdata_T_6 = io_csrAddr == 12'h342;	// @[src/main/CSR/CSR.scala:75:39]
  wire        _io_rdata_T_8 = io_csrAddr == 12'h343;	// @[src/main/CSR/CSR.scala:76:39]
  wire [31:0] _mtvalWdata_T = io_wdata & io_wmask;	// @[src/main/CSR/CSR.scala:66:29]
  wire [31:0] mtvecWdata = _mtvalWdata_T | mtvecReg & ~io_wmask;	// @[src/main/CSR/CSR.scala:47:29, :66:{29,57}, :67:{41,53}]
  always @(posedge clock) begin	// @[src/main/CSR/CSR.scala:42:7]
    if (reset) begin	// @[src/main/CSR/CSR.scala:42:7]
      mstatusReg <= 32'h1800;	// @[src/main/CSR/CSR.scala:46:29]
      mtvecReg <= 32'h0;	// @[src/main/CSR/CSR.scala:47:29]
      mepcReg <= 32'h0;	// @[src/main/CSR/CSR.scala:48:29]
      mcauseReg <= 32'h0;	// @[src/main/CSR/CSR.scala:49:29]
      mtvalReg <= 32'h0;	// @[src/main/CSR/CSR.scala:50:29]
    end
    else begin	// @[src/main/CSR/CSR.scala:42:7]
      if (io_wen & _io_rdata_T)	// @[src/main/CSR/CSR.scala:72:{24,39}]
        mstatusReg <= _mtvalWdata_T | mstatusReg & ~io_wmask;	// @[src/main/CSR/CSR.scala:46:29, :66:{29,41,55,57}]
      if (io_wen & _io_rdata_T_2)	// @[src/main/CSR/CSR.scala:73:{24,39}]
        mtvecReg <= mtvecWdata;	// @[src/main/CSR/CSR.scala:47:29, :67:41]
      if (io_wen & _io_rdata_T_4 | io_exception) begin	// @[src/main/CSR/CSR.scala:74:{24,39,58}]
        if (io_exception)	// @[src/main/CSR/CSR.scala:44:14]
          mepcReg <= io_pc;	// @[src/main/CSR/CSR.scala:48:29]
        else	// @[src/main/CSR/CSR.scala:44:14]
          mepcReg <= _mtvalWdata_T | mepcReg & ~io_wmask;	// @[src/main/CSR/CSR.scala:48:29, :66:{29,57}, :68:{66,77}]
      end
      if (io_wen & _io_rdata_T_6 | io_exception) begin	// @[src/main/CSR/CSR.scala:75:{24,39,60}]
        if (io_exception)	// @[src/main/CSR/CSR.scala:44:14]
          mcauseReg <= io_cause;	// @[src/main/CSR/CSR.scala:49:29]
        else	// @[src/main/CSR/CSR.scala:44:14]
          mcauseReg <= _mtvalWdata_T | mcauseReg & ~io_wmask;	// @[src/main/CSR/CSR.scala:49:29, :66:{29,57}, :69:{69,82}]
      end
      if (io_wen & _io_rdata_T_8)	// @[src/main/CSR/CSR.scala:76:{24,39}]
        mtvalReg <= mtvecWdata;	// @[src/main/CSR/CSR.scala:50:29, :67:41]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/CSR/CSR.scala:42:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/CSR/CSR.scala:42:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/CSR/CSR.scala:42:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/CSR/CSR.scala:42:7]
    initial begin	// @[src/main/CSR/CSR.scala:42:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/CSR/CSR.scala:42:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/CSR/CSR.scala:42:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/CSR/CSR.scala:42:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/CSR/CSR.scala:42:7]
        end	// @[src/main/CSR/CSR.scala:42:7]
        mstatusReg = _RANDOM[3'h0];	// @[src/main/CSR/CSR.scala:42:7, :46:29]
        mtvecReg = _RANDOM[3'h1];	// @[src/main/CSR/CSR.scala:42:7, :47:29]
        mepcReg = _RANDOM[3'h2];	// @[src/main/CSR/CSR.scala:42:7, :48:29]
        mcauseReg = _RANDOM[3'h3];	// @[src/main/CSR/CSR.scala:42:7, :49:29]
        mtvalReg = _RANDOM[3'h4];	// @[src/main/CSR/CSR.scala:42:7, :50:29]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/CSR/CSR.scala:42:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/CSR/CSR.scala:42:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata =
    io_csrAddr == 12'hF12
      ? 32'h15FDF02
      : io_csrAddr == 12'hF11
          ? 32'h79737978
          : _io_rdata_T_8
              ? mtvalReg
              : _io_rdata_T_6
                  ? mcauseReg
                  : _io_rdata_T_4
                      ? mepcReg
                      : _io_rdata_T_2 ? mtvecReg : _io_rdata_T ? mstatusReg : 32'h0;	// @[src/main/CSR/CSR.scala:42:7, :46:29, :47:29, :48:29, :49:29, :50:29, :72:39, :73:39, :74:39, :75:39, :76:39, :90:41]
  assign io_mtvecRdata = mtvecReg;	// @[src/main/CSR/CSR.scala:42:7, :47:29]
  assign io_mepcRdata = mepcReg;	// @[src/main/CSR/CSR.scala:42:7, :48:29]
endmodule

module WBU(	// @[src/main/5.WB/WBU.scala:6:7]
  input         clock,	// @[src/main/5.WB/WBU.scala:6:7]
                reset,	// @[src/main/5.WB/WBU.scala:6:7]
                io_inValid,	// @[src/main/5.WB/WBU.scala:7:14]
                io_arwValid,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_MEM2WB_ready,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [31:0] io_MEM2WB_bits_pc,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [2:0]  io_MEM2WB_bits_func3,	// @[src/main/5.WB/WBU.scala:7:14]
  input         io_MEM2WB_bits_memRead,	// @[src/main/5.WB/WBU.scala:7:14]
                io_MEM2WB_bits_memWrite,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [4:0]  io_MEM2WB_bits_rd,	// @[src/main/5.WB/WBU.scala:7:14]
  input         io_MEM2WB_bits_regWrite,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [31:0] io_MEM2WB_bits_aluOut,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [11:0] io_MEM2WB_bits_csrAddr,	// @[src/main/5.WB/WBU.scala:7:14]
  input         io_MEM2WB_bits_csrWrite,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [31:0] io_MEM2WB_bits_csrWdata,	// @[src/main/5.WB/WBU.scala:7:14]
  input         io_MEM2WB_bits_csrRead,	// @[src/main/5.WB/WBU.scala:7:14]
                io_MEM2WB_bits_syscall,	// @[src/main/5.WB/WBU.scala:7:14]
                io_MEM2WB_bits_mret,	// @[src/main/5.WB/WBU.scala:7:14]
                io_MEM2WB_bits_halt,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_WBout_valid,	// @[src/main/5.WB/WBU.scala:7:14]
  output [31:0] io_WBout_bits_pc,	// @[src/main/5.WB/WBU.scala:7:14]
                io_WBout_bits_address,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_WBout_bits_memRead,	// @[src/main/5.WB/WBU.scala:7:14]
                io_WBout_bits_memWrite,	// @[src/main/5.WB/WBU.scala:7:14]
  output [4:0]  io_WBout_bits_rd,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_WBout_bits_regWrite,	// @[src/main/5.WB/WBU.scala:7:14]
  output [31:0] io_WBout_bits_regWdata,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_WBout_bits_syscall,	// @[src/main/5.WB/WBU.scala:7:14]
  output [31:0] io_WBout_bits_pcTrap,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_WBout_bits_mret,	// @[src/main/5.WB/WBU.scala:7:14]
  output [31:0] io_WBout_bits_pcMret,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_WBout_bits_halt,	// @[src/main/5.WB/WBU.scala:7:14]
                io_r_ready,	// @[src/main/5.WB/WBU.scala:7:14]
  input         io_r_valid,	// @[src/main/5.WB/WBU.scala:7:14]
  input  [31:0] io_r_bits_rdata,	// @[src/main/5.WB/WBU.scala:7:14]
  output        io_b_ready,	// @[src/main/5.WB/WBU.scala:7:14]
  input         io_b_valid	// @[src/main/5.WB/WBU.scala:7:14]
);

  wire        io_WBout_valid_0;	// @[src/main/scala/chisel3/util/Mux.scala:126:16]
  wire        io_b_ready_0;	// @[src/main/5.WB/WBU.scala:57:{29,44}]
  wire        io_r_ready_0;	// @[src/main/5.WB/WBU.scala:54:{28,43}]
  wire [31:0] _Csr_io_rdata;	// @[src/main/5.WB/WBU.scala:18:19]
  wire [31:0] rdataShift0 =
    io_MEM2WB_bits_aluOut[0] ? {8'h0, io_r_bits_rdata[31:8]} : io_r_bits_rdata;	// @[src/main/5.WB/WBU.scala:24:{24,34,54}]
  wire [31:0] rdataShift1 =
    io_MEM2WB_bits_aluOut[1] ? {16'h0, rdataShift0[31:16]} : rdataShift0;	// @[src/main/5.WB/WBU.scala:24:24, :25:{24,34,50}]
  wire        rdataSignal =
    ~(io_MEM2WB_bits_func3[2])
    & (io_MEM2WB_bits_func3[1:0] == 2'h1
         ? rdataShift1[15]
         : (|(io_MEM2WB_bits_func3[1:0])) ? rdataShift1[31] : rdataShift1[7]);	// @[src/main/5.WB/WBU.scala:25:24, :27:24, :28:{5,14}, :29:{23,42,53}, :31:31, :32:31]
  wire        rDataFire = io_r_ready_0 & io_r_valid;	// @[src/main/5.WB/WBU.scala:54:{28,43}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        bFire = io_b_ready_0 & io_b_valid;	// @[src/main/5.WB/WBU.scala:57:{29,44}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg         rFireReg;	// @[src/main/5.WB/WBU.scala:48:22]
  reg         bFireReg;	// @[src/main/5.WB/WBU.scala:49:22]
  assign io_r_ready_0 = io_MEM2WB_bits_memRead & io_arwValid & ~rFireReg;	// @[src/main/5.WB/WBU.scala:48:22, :54:{28,43,46}]
  assign io_b_ready_0 = io_MEM2WB_bits_memWrite & io_arwValid & ~bFireReg;	// @[src/main/5.WB/WBU.scala:49:22, :57:{29,44,47}]
  wire        io_WBout_bits_memRead_0 = io_MEM2WB_bits_memRead & io_inValid;	// @[src/main/5.WB/WBU.scala:63:19]
  wire        io_WBout_bits_memWrite_0 = io_MEM2WB_bits_memWrite & io_inValid;	// @[src/main/5.WB/WBU.scala:64:20]
  assign io_WBout_valid_0 =
    io_WBout_bits_memRead_0 ? rDataFire : ~io_WBout_bits_memWrite_0 | bFire;	// @[src/main/5.WB/WBU.scala:63:19, :64:20, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
  always @(posedge clock) begin	// @[src/main/5.WB/WBU.scala:6:7]
    rFireReg <= ~io_WBout_valid_0 & (rDataFire | rFireReg);	// @[src/main/5.WB/WBU.scala:48:22, :51:{18,46}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
    bFireReg <= ~io_WBout_valid_0 & (bFire | bFireReg);	// @[src/main/5.WB/WBU.scala:49:22, :51:18, :52:{18,46}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/5.WB/WBU.scala:6:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/5.WB/WBU.scala:6:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/5.WB/WBU.scala:6:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/5.WB/WBU.scala:6:7]
    initial begin	// @[src/main/5.WB/WBU.scala:6:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/5.WB/WBU.scala:6:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/5.WB/WBU.scala:6:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/5.WB/WBU.scala:6:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/5.WB/WBU.scala:6:7]
        rFireReg = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/5.WB/WBU.scala:6:7, :48:22]
        bFireReg = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/5.WB/WBU.scala:6:7, :48:22, :49:22]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/5.WB/WBU.scala:6:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/5.WB/WBU.scala:6:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CSR Csr (	// @[src/main/5.WB/WBU.scala:18:19]
    .clock         (clock),
    .reset         (reset),
    .io_csrAddr    (io_MEM2WB_bits_csrAddr),
    .io_wdata
      ((&(io_MEM2WB_bits_func3[1:0]))
         ? 32'h0
         : io_MEM2WB_bits_func3[1:0] == 2'h2 ? 32'hFFFFFFFF : io_MEM2WB_bits_csrWdata),	// @[src/main/5.WB/WBU.scala:29:23, :72:57]
    .io_wmask      (io_MEM2WB_bits_func3[1] ? io_MEM2WB_bits_csrWdata : 32'hFFFFFFFF),	// @[src/main/5.WB/WBU.scala:78:{22,31}]
    .io_wen        (io_MEM2WB_bits_csrWrite),
    .io_rdata      (_Csr_io_rdata),
    .io_mtvecRdata (io_WBout_bits_pcTrap),
    .io_mepcRdata  (io_WBout_bits_pcMret),
    .io_exception  (io_MEM2WB_bits_syscall),
    .io_cause      ({28'h0, io_MEM2WB_bits_syscall ? 4'hB : 4'h0}),	// @[src/main/5.WB/WBU.scala:84:{20,26}]
    .io_pc         (io_MEM2WB_bits_pc)
  );	// @[src/main/5.WB/WBU.scala:18:19]
  assign io_MEM2WB_ready = io_WBout_valid_0 | ~io_inValid & ~io_arwValid;	// @[src/main/5.WB/WBU.scala:6:7, :59:{36,39,51,54}, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_WBout_valid = io_WBout_valid_0;	// @[src/main/5.WB/WBU.scala:6:7, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_WBout_bits_pc = io_MEM2WB_bits_pc;	// @[src/main/5.WB/WBU.scala:6:7]
  assign io_WBout_bits_address = io_MEM2WB_bits_aluOut;	// @[src/main/5.WB/WBU.scala:6:7]
  assign io_WBout_bits_memRead = io_WBout_bits_memRead_0;	// @[src/main/5.WB/WBU.scala:6:7, :63:19]
  assign io_WBout_bits_memWrite = io_WBout_bits_memWrite_0;	// @[src/main/5.WB/WBU.scala:6:7, :64:20]
  assign io_WBout_bits_rd = io_MEM2WB_bits_rd;	// @[src/main/5.WB/WBU.scala:6:7]
  assign io_WBout_bits_regWrite = io_MEM2WB_bits_regWrite & io_inValid;	// @[src/main/5.WB/WBU.scala:6:7, :91:31]
  assign io_WBout_bits_regWdata =
    io_MEM2WB_bits_memRead
      ? (io_MEM2WB_bits_func3[1:0] == 2'h1
           ? {{16{rdataSignal}}, rdataShift1[15:0]}
           : (|(io_MEM2WB_bits_func3[1:0]))
               ? rdataShift1
               : {{24{rdataSignal}}, rdataShift1[7:0]})
      : io_MEM2WB_bits_csrRead ? _Csr_io_rdata : io_MEM2WB_bits_aluOut;	// @[src/main/5.WB/WBU.scala:6:7, :18:19, :25:24, :27:24, :29:{23,53}, :38:43, :40:{23,28,58}, :41:{23,28,58}, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_WBout_bits_syscall = io_MEM2WB_bits_syscall & io_inValid;	// @[src/main/5.WB/WBU.scala:6:7, :94:29]
  assign io_WBout_bits_mret = io_MEM2WB_bits_mret & io_inValid;	// @[src/main/5.WB/WBU.scala:6:7, :97:26]
  assign io_WBout_bits_halt = io_MEM2WB_bits_halt & io_inValid;	// @[src/main/5.WB/WBU.scala:6:7, :99:23]
  assign io_r_ready = io_r_ready_0;	// @[src/main/5.WB/WBU.scala:6:7, :54:{28,43}]
  assign io_b_ready = io_b_ready_0;	// @[src/main/5.WB/WBU.scala:6:7, :57:{29,44}]
endmodule

module AxiLiteArbiter(	// @[src/main/AXI/Arbiter.scala:4:7]
  input         clock,	// @[src/main/AXI/Arbiter.scala:4:7]
                reset,	// @[src/main/AXI/Arbiter.scala:4:7]
  output        io_DataAxiLite_aw_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_DataAxiLite_aw_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [31:0] io_DataAxiLite_aw_bits_awaddr,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [2:0]  io_DataAxiLite_aw_bits_awsize,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_DataAxiLite_w_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_DataAxiLite_w_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [31:0] io_DataAxiLite_w_bits_wdata,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [3:0]  io_DataAxiLite_w_bits_wstrb,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_DataAxiLite_b_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_DataAxiLite_b_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
                io_DataAxiLite_ar_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_DataAxiLite_ar_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [31:0] io_DataAxiLite_ar_bits_araddr,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [2:0]  io_DataAxiLite_ar_bits_arsize,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_DataAxiLite_r_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_DataAxiLite_r_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [31:0] io_DataAxiLite_r_bits_rdata,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_InstAxiLite_ar_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_InstAxiLite_ar_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [31:0] io_InstAxiLite_ar_bits_araddr,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [7:0]  io_InstAxiLite_ar_bits_arlen,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [1:0]  io_InstAxiLite_ar_bits_arburst,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_InstAxiLite_r_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_InstAxiLite_r_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [31:0] io_InstAxiLite_r_bits_rdata,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_InstAxiLite_r_bits_rlast,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_master_aw_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_master_aw_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [31:0] io_master_aw_bits_awaddr,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [2:0]  io_master_aw_bits_awsize,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_master_w_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_master_w_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [31:0] io_master_w_bits_wdata,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [3:0]  io_master_w_bits_wstrb,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_master_b_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_master_b_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
                io_master_ar_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_master_ar_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [31:0] io_master_ar_bits_araddr,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [3:0]  io_master_ar_bits_arid,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [7:0]  io_master_ar_bits_arlen,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [2:0]  io_master_ar_bits_arsize,	// @[src/main/AXI/Arbiter.scala:5:14]
  output [1:0]  io_master_ar_bits_arburst,	// @[src/main/AXI/Arbiter.scala:5:14]
  output        io_master_r_ready,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_master_r_valid,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [31:0] io_master_r_bits_rdata,	// @[src/main/AXI/Arbiter.scala:5:14]
  input         io_master_r_bits_rlast,	// @[src/main/AXI/Arbiter.scala:5:14]
  input  [3:0]  io_master_r_bits_rid	// @[src/main/AXI/Arbiter.scala:5:14]
);

  reg         instBufValid;	// @[src/main/AXI/Arbiter.scala:19:29]
  reg  [31:0] instBufRdata;	// @[src/main/AXI/Arbiter.scala:20:25]
  reg         instBufRlast;	// @[src/main/AXI/Arbiter.scala:21:25]
  reg         dataBufValid;	// @[src/main/AXI/Arbiter.scala:24:29]
  reg  [31:0] dataBufRdata;	// @[src/main/AXI/Arbiter.scala:25:25]
  reg         assert_0;	// @[src/main/AXI/Arbiter.scala:114:21]
  reg         assertId;	// @[src/main/AXI/Arbiter.scala:115:21]
  wire        _GEN = assert_0 ? assertId : io_DataAxiLite_ar_valid;	// @[src/main/AXI/Arbiter.scala:114:21, :115:21, :119:21, :121:8, :122:8]
  wire        io_master_ar_valid_0 = io_InstAxiLite_ar_valid | io_DataAxiLite_ar_valid;	// @[src/main/AXI/Arbiter.scala:129:46]
  wire        io_master_r_ready_0 =
    io_master_r_bits_rid[0]
      ? io_DataAxiLite_r_ready | ~dataBufValid
      : io_InstAxiLite_r_ready | ~instBufValid;	// @[src/main/AXI/Arbiter.scala:19:29, :24:29, :29:32, :139:17, :141:{28,31}, :142:{28,31}]
  wire        io_DataAxiLite_r_valid_0 =
    io_master_r_bits_rid[0] & io_master_r_valid | dataBufValid;	// @[src/main/AXI/Arbiter.scala:24:29, :29:32, :155:{43,54}]
  wire        io_InstAxiLite_r_valid_0 =
    ~(io_master_r_bits_rid[0]) & io_master_r_valid | instBufValid;	// @[src/main/AXI/Arbiter.scala:19:29, :29:32, :156:{29,44,55}]
  wire        _dataNeedBuf_T_3 = io_master_r_ready_0 & io_master_r_valid;	// @[src/main/AXI/Arbiter.scala:139:17, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        instNeedBuf =
    ~(io_master_r_bits_rid[0]) & ~io_InstAxiLite_r_ready & _dataNeedBuf_T_3;	// @[src/main/AXI/Arbiter.scala:29:{21,32,36,39,63}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        dataNeedBuf =
    io_master_r_bits_rid[0] & ~io_DataAxiLite_r_ready & _dataNeedBuf_T_3;	// @[src/main/AXI/Arbiter.scala:29:32, :30:{35,38,62}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[src/main/AXI/Arbiter.scala:4:7]
    if (reset) begin	// @[src/main/AXI/Arbiter.scala:4:7]
      instBufValid <= 1'h0;	// @[src/main/AXI/Arbiter.scala:19:29]
      dataBufValid <= 1'h0;	// @[src/main/AXI/Arbiter.scala:24:29]
    end
    else begin	// @[src/main/AXI/Arbiter.scala:4:7]
      instBufValid <=
        instNeedBuf | ~(io_InstAxiLite_r_ready & io_InstAxiLite_r_valid_0 & instBufValid)
        & instBufValid;	// @[src/main/AXI/Arbiter.scala:19:29, :29:{36,63}, :32:22, :35:8, :36:29, :156:55, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      dataBufValid <=
        dataNeedBuf | ~(io_DataAxiLite_r_ready & io_DataAxiLite_r_valid_0 & dataBufValid)
        & dataBufValid;	// @[src/main/AXI/Arbiter.scala:24:29, :30:{35,62}, :60:22, :63:8, :64:29, :155:54, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (instNeedBuf)	// @[src/main/AXI/Arbiter.scala:29:{36,63}]
      instBufRdata <= io_master_r_bits_rdata;	// @[src/main/AXI/Arbiter.scala:20:25]
    instBufRlast <= dataNeedBuf & io_master_r_bits_rlast;	// @[src/main/AXI/Arbiter.scala:21:25, :30:{35,62}, :76:22]
    if (dataNeedBuf)	// @[src/main/AXI/Arbiter.scala:30:{35,62}]
      dataBufRdata <= io_master_r_bits_rdata;	// @[src/main/AXI/Arbiter.scala:25:25]
    assert_0 <= io_master_ar_valid_0 & ~io_master_ar_ready;	// @[src/main/AXI/Arbiter.scala:114:21, :117:{28,31}, :129:46]
    assertId <= ~io_master_ar_valid_0 | assert_0 ? assertId : io_DataAxiLite_ar_valid;	// @[src/main/AXI/Arbiter.scala:114:21, :115:21, :118:18, :129:46]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/AXI/Arbiter.scala:4:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/AXI/Arbiter.scala:4:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/AXI/Arbiter.scala:4:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/AXI/Arbiter.scala:4:7]
    initial begin	// @[src/main/AXI/Arbiter.scala:4:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/AXI/Arbiter.scala:4:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/AXI/Arbiter.scala:4:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/AXI/Arbiter.scala:4:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/AXI/Arbiter.scala:4:7]
        end	// @[src/main/AXI/Arbiter.scala:4:7]
        instBufValid = _RANDOM[2'h0][0];	// @[src/main/AXI/Arbiter.scala:4:7, :19:29]
        instBufRdata = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// @[src/main/AXI/Arbiter.scala:4:7, :19:29, :20:25]
        instBufRlast = _RANDOM[2'h1][1];	// @[src/main/AXI/Arbiter.scala:4:7, :20:25, :21:25]
        dataBufValid = _RANDOM[2'h1][4];	// @[src/main/AXI/Arbiter.scala:4:7, :20:25, :24:29]
        dataBufRdata = {_RANDOM[2'h1][31:5], _RANDOM[2'h2][4:0]};	// @[src/main/AXI/Arbiter.scala:4:7, :20:25, :25:25]
        assert_0 = _RANDOM[2'h2][8];	// @[src/main/AXI/Arbiter.scala:4:7, :25:25, :114:21]
        assertId = _RANDOM[2'h2][9];	// @[src/main/AXI/Arbiter.scala:4:7, :25:25, :115:21]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/AXI/Arbiter.scala:4:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/AXI/Arbiter.scala:4:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_DataAxiLite_aw_ready = io_master_aw_ready;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_DataAxiLite_w_ready = io_master_w_ready;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_DataAxiLite_b_valid = io_master_b_valid;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_DataAxiLite_ar_ready = io_master_ar_ready & (assert_0 & assertId | ~assert_0);	// @[src/main/AXI/Arbiter.scala:4:7, :114:21, :115:21, :137:{39,50,62,65}]
  assign io_DataAxiLite_r_valid = io_DataAxiLite_r_valid_0;	// @[src/main/AXI/Arbiter.scala:4:7, :155:54]
  assign io_DataAxiLite_r_bits_rdata =
    dataBufValid ? dataBufRdata : io_master_r_bits_rdata;	// @[src/main/AXI/Arbiter.scala:4:7, :24:29, :25:25, :146:37]
  assign io_InstAxiLite_ar_ready =
    io_master_ar_ready & (~io_DataAxiLite_ar_valid | assert_0 & ~assertId);	// @[src/main/AXI/Arbiter.scala:4:7, :114:21, :115:21, :136:{39,43,68,78,81}]
  assign io_InstAxiLite_r_valid = io_InstAxiLite_r_valid_0;	// @[src/main/AXI/Arbiter.scala:4:7, :156:55]
  assign io_InstAxiLite_r_bits_rdata =
    instBufValid ? instBufRdata : io_master_r_bits_rdata;	// @[src/main/AXI/Arbiter.scala:4:7, :19:29, :20:25, :151:37]
  assign io_InstAxiLite_r_bits_rlast =
    instBufValid ? instBufRlast : io_master_r_bits_rlast;	// @[src/main/AXI/Arbiter.scala:4:7, :19:29, :21:25, :152:37]
  assign io_master_aw_valid = io_DataAxiLite_aw_valid;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_aw_bits_awaddr = io_DataAxiLite_aw_bits_awaddr;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_aw_bits_awsize = io_DataAxiLite_aw_bits_awsize;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_w_valid = io_DataAxiLite_w_valid;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_w_bits_wdata = io_DataAxiLite_w_bits_wdata;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_w_bits_wstrb = io_DataAxiLite_w_bits_wstrb;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_b_ready = io_DataAxiLite_b_ready;	// @[src/main/AXI/Arbiter.scala:4:7]
  assign io_master_ar_valid = io_master_ar_valid_0;	// @[src/main/AXI/Arbiter.scala:4:7, :129:46]
  assign io_master_ar_bits_araddr =
    _GEN ? io_DataAxiLite_ar_bits_araddr : io_InstAxiLite_ar_bits_araddr;	// @[src/main/AXI/Arbiter.scala:4:7, :119:21, :121:8, :122:8]
  assign io_master_ar_bits_arid = {3'h0, assert_0 ? assertId : io_DataAxiLite_ar_valid};	// @[src/main/AXI/Arbiter.scala:4:7, :114:21, :115:21, :119:21]
  assign io_master_ar_bits_arlen = _GEN ? 8'h0 : io_InstAxiLite_ar_bits_arlen;	// @[src/main/AXI/Arbiter.scala:4:7, :5:14, :119:21, :121:8, :122:8]
  assign io_master_ar_bits_arsize = _GEN ? io_DataAxiLite_ar_bits_arsize : 3'h2;	// @[src/main/AXI/Arbiter.scala:4:7, :5:14, :119:21, :121:8, :122:8]
  assign io_master_ar_bits_arburst = _GEN ? 2'h0 : io_InstAxiLite_ar_bits_arburst;	// @[src/main/AXI/Arbiter.scala:4:7, :119:21, :121:8, :122:8]
  assign io_master_r_ready = io_master_r_ready_0;	// @[src/main/AXI/Arbiter.scala:4:7, :139:17]
endmodule

module Fifo(	// @[src/main/tools/FIFO.scala:4:7]
  input  clock,	// @[src/main/tools/FIFO.scala:4:7]
         reset,	// @[src/main/tools/FIFO.scala:4:7]
  output io_enq_ready,	// @[src/main/tools/FIFO.scala:5:14]
  input  io_enq_valid,	// @[src/main/tools/FIFO.scala:5:14]
         io_enq_bits,	// @[src/main/tools/FIFO.scala:5:14]
         io_deq_ready,	// @[src/main/tools/FIFO.scala:5:14]
  output io_deq_bits	// @[src/main/tools/FIFO.scala:5:14]
);

  reg  enqPtr;	// @[src/main/tools/FIFO.scala:9:26]
  reg  deqPtr;	// @[src/main/tools/FIFO.scala:10:26]
  reg  isFull;	// @[src/main/tools/FIFO.scala:11:26]
  reg  queue_0;	// @[src/main/tools/FIFO.scala:22:18]
  reg  queue_1;	// @[src/main/tools/FIFO.scala:22:18]
  wire _enqPtrInc_T = enqPtr - 1'h1;	// @[src/main/tools/FIFO.scala:9:26, :14:26]
  wire _deqPtr_T = io_deq_ready & ~(~isFull & enqPtr == deqPtr);	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :10:26, :11:26, :12:{19,27,38}, :28:19]
  wire _enqPtr_T = ~isFull & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:11:26, :12:19]
  always @(posedge clock) begin	// @[src/main/tools/FIFO.scala:4:7]
    if (reset) begin	// @[src/main/tools/FIFO.scala:4:7]
      enqPtr <= 1'h0;	// @[src/main/tools/FIFO.scala:4:7, :9:26]
      deqPtr <= 1'h0;	// @[src/main/tools/FIFO.scala:4:7, :10:26]
      isFull <= 1'h0;	// @[src/main/tools/FIFO.scala:4:7, :11:26]
    end
    else begin	// @[src/main/tools/FIFO.scala:4:7]
      if (_enqPtr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enqPtr <= _enqPtrInc_T;	// @[src/main/tools/FIFO.scala:9:26, :14:26]
      if (_deqPtr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deqPtr <= deqPtr - 1'h1;	// @[src/main/tools/FIFO.scala:10:26, :13:26]
      isFull <=
        _enqPtr_T & ~_deqPtr_T & _enqPtrInc_T == deqPtr | ~(_deqPtr_T & isFull) & isFull;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:10:26, :11:26, :14:26, :16:{8,21,24,37,51,75,88}]
    end
    if (_enqPtr_T & ~enqPtr)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :22:18, :24:21, :25:19]
      queue_0 <= io_enq_bits;	// @[src/main/tools/FIFO.scala:22:18]
    if (_enqPtr_T & enqPtr)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :22:18, :24:21, :25:19]
      queue_1 <= io_enq_bits;	// @[src/main/tools/FIFO.scala:22:18]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/tools/FIFO.scala:4:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/tools/FIFO.scala:4:7]
    initial begin	// @[src/main/tools/FIFO.scala:4:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/tools/FIFO.scala:4:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/tools/FIFO.scala:4:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/tools/FIFO.scala:4:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/tools/FIFO.scala:4:7]
        enqPtr = _RANDOM[/*Zero width*/ 1'b0][0];	// @[src/main/tools/FIFO.scala:4:7, :9:26]
        deqPtr = _RANDOM[/*Zero width*/ 1'b0][1];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :10:26]
        isFull = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :11:26]
        queue_0 = _RANDOM[/*Zero width*/ 1'b0][3];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :22:18]
        queue_1 = _RANDOM[/*Zero width*/ 1'b0][4];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :22:18]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~isFull;	// @[src/main/tools/FIFO.scala:4:7, :11:26, :12:19]
  assign io_deq_bits = deqPtr ? queue_1 : queue_0;	// @[src/main/tools/FIFO.scala:4:7, :10:26, :22:18, :29:16]
endmodule

module CrossBar(	// @[src/main/AXI/Xbar.scala:5:7]
  input         clock,	// @[src/main/AXI/Xbar.scala:5:7]
                reset,	// @[src/main/AXI/Xbar.scala:5:7]
  output        io_master_aw_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_master_aw_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [31:0] io_master_aw_bits_awaddr,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [2:0]  io_master_aw_bits_awsize,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_master_w_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_master_w_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [31:0] io_master_w_bits_wdata,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [3:0]  io_master_w_bits_wstrb,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_master_b_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_master_b_valid,	// @[src/main/AXI/Xbar.scala:6:14]
                io_master_ar_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_master_ar_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [31:0] io_master_ar_bits_araddr,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [3:0]  io_master_ar_bits_arid,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [7:0]  io_master_ar_bits_arlen,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [2:0]  io_master_ar_bits_arsize,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [1:0]  io_master_ar_bits_arburst,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_master_r_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_master_r_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  output [31:0] io_master_r_bits_rdata,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_master_r_bits_rlast,	// @[src/main/AXI/Xbar.scala:6:14]
  output [3:0]  io_master_r_bits_rid,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_clint_ar_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_clint_ar_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  output [31:0] io_clint_ar_bits_araddr,	// @[src/main/AXI/Xbar.scala:6:14]
  output [3:0]  io_clint_ar_bits_arid,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_clint_r_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_clint_r_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [31:0] io_clint_r_bits_rdata,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [3:0]  io_clint_r_bits_rid,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_other_aw_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_other_aw_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  output [31:0] io_other_aw_bits_awaddr,	// @[src/main/AXI/Xbar.scala:6:14]
  output [2:0]  io_other_aw_bits_awsize,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_other_w_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_other_w_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  output [31:0] io_other_w_bits_wdata,	// @[src/main/AXI/Xbar.scala:6:14]
  output [3:0]  io_other_w_bits_wstrb,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_other_b_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_other_b_valid,	// @[src/main/AXI/Xbar.scala:6:14]
                io_other_ar_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_other_ar_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  output [31:0] io_other_ar_bits_araddr,	// @[src/main/AXI/Xbar.scala:6:14]
  output [3:0]  io_other_ar_bits_arid,	// @[src/main/AXI/Xbar.scala:6:14]
  output [7:0]  io_other_ar_bits_arlen,	// @[src/main/AXI/Xbar.scala:6:14]
  output [2:0]  io_other_ar_bits_arsize,	// @[src/main/AXI/Xbar.scala:6:14]
  output [1:0]  io_other_ar_bits_arburst,	// @[src/main/AXI/Xbar.scala:6:14]
  output        io_other_r_ready,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_other_r_valid,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [31:0] io_other_r_bits_rdata,	// @[src/main/AXI/Xbar.scala:6:14]
  input         io_other_r_bits_rlast,	// @[src/main/AXI/Xbar.scala:6:14]
  input  [3:0]  io_other_r_bits_rid	// @[src/main/AXI/Xbar.scala:6:14]
);

  wire _io_master_b_valid_T_2;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  wire _io_master_r_valid_T_3;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  wire _io_master_r_bits_T_6;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  wire _io_master_aw_ready_T_4;	// @[src/main/AXI/Xbar.scala:57:36, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire _io_master_ar_ready_T_5;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  wire _awFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:26:22]
  wire _awFifo_io_deq_bits;	// @[src/main/AXI/Xbar.scala:26:22]
  wire _arFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:25:22]
  wire _arFifo_io_deq_bits;	// @[src/main/AXI/Xbar.scala:25:22]
  reg  awFireReg;	// @[src/main/AXI/Xbar.scala:30:26]
  wire awFifo_io_enq_valid = _io_master_aw_ready_T_4 & io_master_aw_valid;	// @[src/main/AXI/Xbar.scala:57:36, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire arSel = io_master_ar_bits_araddr[31:16] == 16'h200;	// @[src/main/AXI/Xbar.scala:37:{26,35}]
  wire awSel = io_master_aw_bits_awaddr[31:16] == 16'h200;	// @[src/main/AXI/Xbar.scala:38:{26,35}]
  wire _wSel_T = ~awFireReg & awSel;	// @[src/main/AXI/Xbar.scala:30:26, :38:35, :39:15]
  assign _io_master_ar_ready_T_5 =
    arSel & io_clint_ar_ready & _arFifo_io_enq_ready | ~arSel & io_other_ar_ready
    & _arFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:25:22, :37:35, :49:35, :50:{7,36}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign _io_master_aw_ready_T_4 = ~awSel & io_other_aw_ready & _awFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:26:22, :38:35, :57:{7,36}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign _io_master_r_bits_T_6 =
    _arFifo_io_deq_bits | ~_arFifo_io_deq_bits & io_other_r_bits_rlast;	// @[src/main/AXI/Xbar.scala:25:22, :90:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign _io_master_r_valid_T_3 =
    _arFifo_io_deq_bits & io_clint_r_valid | ~_arFifo_io_deq_bits & io_other_r_valid;	// @[src/main/AXI/Xbar.scala:25:22, :90:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign _io_master_b_valid_T_2 = ~_awFifo_io_deq_bits & io_other_b_valid;	// @[src/main/AXI/Xbar.scala:26:22, :106:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  always @(posedge clock) begin	// @[src/main/AXI/Xbar.scala:5:7]
    if (reset)	// @[src/main/AXI/Xbar.scala:5:7]
      awFireReg <= 1'h0;	// @[src/main/AXI/Xbar.scala:5:7, :30:26]
    else	// @[src/main/AXI/Xbar.scala:5:7]
      awFireReg <=
        ~(_awFifo_io_enq_ready & awFifo_io_enq_valid) & (awFifo_io_enq_valid | awFireReg);	// @[src/main/AXI/Xbar.scala:26:22, :30:26, :34:{19,52}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/AXI/Xbar.scala:5:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/AXI/Xbar.scala:5:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/AXI/Xbar.scala:5:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];	// @[src/main/AXI/Xbar.scala:5:7]
    initial begin	// @[src/main/AXI/Xbar.scala:5:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/AXI/Xbar.scala:5:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/AXI/Xbar.scala:5:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/AXI/Xbar.scala:5:7]
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// @[src/main/AXI/Xbar.scala:5:7]
        awFireReg = _RANDOM[/*Zero width*/ 1'b0][2];	// @[src/main/AXI/Xbar.scala:5:7, :30:26]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/AXI/Xbar.scala:5:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/AXI/Xbar.scala:5:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Fifo arFifo (	// @[src/main/AXI/Xbar.scala:25:22]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_arFifo_io_enq_ready),
    .io_enq_valid (_io_master_ar_ready_T_5 & io_master_ar_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_enq_bits  (arSel),	// @[src/main/AXI/Xbar.scala:37:35]
    .io_deq_ready (io_master_r_ready & _io_master_r_valid_T_3 & _io_master_r_bits_T_6),	// @[src/main/AXI/Xbar.scala:86:33, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_deq_bits  (_arFifo_io_deq_bits)
  );	// @[src/main/AXI/Xbar.scala:25:22]
  Fifo awFifo (	// @[src/main/AXI/Xbar.scala:26:22]
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_awFifo_io_enq_ready),
    .io_enq_valid (awFifo_io_enq_valid),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .io_enq_bits  (awSel),	// @[src/main/AXI/Xbar.scala:38:35]
    .io_deq_ready (io_master_b_ready & _io_master_b_valid_T_2),	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_deq_bits  (_awFifo_io_deq_bits)
  );	// @[src/main/AXI/Xbar.scala:26:22]
  assign io_master_aw_ready = _io_master_aw_ready_T_4;	// @[src/main/AXI/Xbar.scala:5:7, :57:36, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_w_ready = ~_wSel_T & io_other_w_ready & _awFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:5:7, :26:22, :39:15, :64:{7,34}, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_b_valid = _io_master_b_valid_T_2;	// @[src/main/AXI/Xbar.scala:5:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_ar_ready = _io_master_ar_ready_T_5;	// @[src/main/AXI/Xbar.scala:5:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_r_valid = _io_master_r_valid_T_3;	// @[src/main/AXI/Xbar.scala:5:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_r_bits_rdata =
    (_arFifo_io_deq_bits ? io_clint_r_bits_rdata : 32'h0)
    | (_arFifo_io_deq_bits ? 32'h0 : io_other_r_bits_rdata);	// @[src/main/AXI/Xbar.scala:5:7, :25:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_r_bits_rlast = _io_master_r_bits_T_6;	// @[src/main/AXI/Xbar.scala:5:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_master_r_bits_rid =
    (_arFifo_io_deq_bits ? io_clint_r_bits_rid : 4'h0)
    | (_arFifo_io_deq_bits ? 4'h0 : io_other_r_bits_rid);	// @[src/main/AXI/Xbar.scala:5:7, :25:22, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_clint_ar_valid = arSel & io_master_ar_valid & _arFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:5:7, :25:22, :37:35, :68:{27,54}]
  assign io_clint_ar_bits_araddr = io_master_ar_bits_araddr;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_clint_ar_bits_arid = io_master_ar_bits_arid;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_clint_r_ready = _arFifo_io_deq_bits & io_master_r_ready;	// @[src/main/AXI/Xbar.scala:5:7, :25:22, :117:26]
  assign io_other_aw_valid = ~awSel & io_master_aw_valid & _awFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:5:7, :26:22, :38:35, :57:7, :77:{27,55}]
  assign io_other_aw_bits_awaddr = io_master_aw_bits_awaddr;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_aw_bits_awsize = io_master_aw_bits_awsize;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_w_valid = ~_wSel_T & io_master_w_valid & _awFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:5:7, :26:22, :39:15, :64:7, :79:{27,53}]
  assign io_other_w_bits_wdata = io_master_w_bits_wdata;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_w_bits_wstrb = io_master_w_bits_wstrb;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_b_ready = ~_awFifo_io_deq_bits & io_master_b_ready;	// @[src/main/AXI/Xbar.scala:5:7, :26:22, :106:7, :120:26]
  assign io_other_ar_valid = ~arSel & io_master_ar_valid & _arFifo_io_enq_ready;	// @[src/main/AXI/Xbar.scala:5:7, :25:22, :37:35, :50:7, :75:{27,55}]
  assign io_other_ar_bits_araddr = io_master_ar_bits_araddr;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_ar_bits_arid = io_master_ar_bits_arid;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_ar_bits_arlen = io_master_ar_bits_arlen;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_ar_bits_arsize = io_master_ar_bits_arsize;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_ar_bits_arburst = io_master_ar_bits_arburst;	// @[src/main/AXI/Xbar.scala:5:7]
  assign io_other_r_ready = ~_arFifo_io_deq_bits & io_master_r_ready;	// @[src/main/AXI/Xbar.scala:5:7, :25:22, :90:7, :119:26]
endmodule

module Fifo_2(	// @[src/main/tools/FIFO.scala:4:7]
  input         clock,	// @[src/main/tools/FIFO.scala:4:7]
                reset,	// @[src/main/tools/FIFO.scala:4:7]
  output        io_enq_ready,	// @[src/main/tools/FIFO.scala:5:14]
  input         io_enq_valid,	// @[src/main/tools/FIFO.scala:5:14]
  input  [2:0]  io_enq_bits_id,	// @[src/main/tools/FIFO.scala:5:14]
  input  [31:0] io_enq_bits_addr,	// @[src/main/tools/FIFO.scala:5:14]
  input         io_deq_ready,	// @[src/main/tools/FIFO.scala:5:14]
  output        io_deq_valid,	// @[src/main/tools/FIFO.scala:5:14]
  output [2:0]  io_deq_bits_id,	// @[src/main/tools/FIFO.scala:5:14]
  output [31:0] io_deq_bits_addr	// @[src/main/tools/FIFO.scala:5:14]
);

  reg         enqPtr;	// @[src/main/tools/FIFO.scala:9:26]
  reg         deqPtr;	// @[src/main/tools/FIFO.scala:10:26]
  reg         isFull;	// @[src/main/tools/FIFO.scala:11:26]
  wire        isEmpty = ~isFull & enqPtr == deqPtr;	// @[src/main/tools/FIFO.scala:9:26, :10:26, :11:26, :12:{19,27,38}]
  reg  [2:0]  queue_0_id;	// @[src/main/tools/FIFO.scala:22:18]
  reg  [31:0] queue_0_addr;	// @[src/main/tools/FIFO.scala:22:18]
  reg  [2:0]  queue_1_id;	// @[src/main/tools/FIFO.scala:22:18]
  reg  [31:0] queue_1_addr;	// @[src/main/tools/FIFO.scala:22:18]
  wire        _enqPtrInc_T = enqPtr - 1'h1;	// @[src/main/tools/FIFO.scala:9:26, :14:26]
  wire        _deqPtr_T = io_deq_ready & ~isEmpty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:12:27, :28:19]
  wire        _enqPtr_T = ~isFull & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:11:26, :12:19]
  always @(posedge clock) begin	// @[src/main/tools/FIFO.scala:4:7]
    if (reset) begin	// @[src/main/tools/FIFO.scala:4:7]
      enqPtr <= 1'h0;	// @[src/main/tools/FIFO.scala:9:26]
      deqPtr <= 1'h0;	// @[src/main/tools/FIFO.scala:10:26]
      isFull <= 1'h0;	// @[src/main/tools/FIFO.scala:11:26]
    end
    else begin	// @[src/main/tools/FIFO.scala:4:7]
      if (_enqPtr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enqPtr <= _enqPtrInc_T;	// @[src/main/tools/FIFO.scala:9:26, :14:26]
      if (_deqPtr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deqPtr <= deqPtr - 1'h1;	// @[src/main/tools/FIFO.scala:10:26, :13:26]
      isFull <=
        _enqPtr_T & ~_deqPtr_T & _enqPtrInc_T == deqPtr | ~(_deqPtr_T & isFull) & isFull;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:10:26, :11:26, :14:26, :16:{8,21,24,37,51,75,88}]
    end
    if (_enqPtr_T & ~enqPtr) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :22:18, :24:21, :25:19]
      queue_0_id <= io_enq_bits_id;	// @[src/main/tools/FIFO.scala:22:18]
      queue_0_addr <= io_enq_bits_addr;	// @[src/main/tools/FIFO.scala:22:18]
    end
    if (_enqPtr_T & enqPtr) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :22:18, :24:21, :25:19]
      queue_1_id <= io_enq_bits_id;	// @[src/main/tools/FIFO.scala:22:18]
      queue_1_addr <= io_enq_bits_addr;	// @[src/main/tools/FIFO.scala:22:18]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/tools/FIFO.scala:4:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/tools/FIFO.scala:4:7]
    initial begin	// @[src/main/tools/FIFO.scala:4:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/tools/FIFO.scala:4:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/tools/FIFO.scala:4:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/tools/FIFO.scala:4:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/tools/FIFO.scala:4:7]
        end	// @[src/main/tools/FIFO.scala:4:7]
        enqPtr = _RANDOM[2'h0][0];	// @[src/main/tools/FIFO.scala:4:7, :9:26]
        deqPtr = _RANDOM[2'h0][1];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :10:26]
        isFull = _RANDOM[2'h0][2];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :11:26]
        queue_0_id = _RANDOM[2'h0][5:3];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :22:18]
        queue_0_addr = {_RANDOM[2'h0][31:6], _RANDOM[2'h1][5:0]};	// @[src/main/tools/FIFO.scala:4:7, :9:26, :22:18]
        queue_1_id = _RANDOM[2'h1][8:6];	// @[src/main/tools/FIFO.scala:4:7, :22:18]
        queue_1_addr = {_RANDOM[2'h1][31:9], _RANDOM[2'h2][8:0]};	// @[src/main/tools/FIFO.scala:4:7, :22:18]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~isFull;	// @[src/main/tools/FIFO.scala:4:7, :11:26, :12:19]
  assign io_deq_valid = ~isEmpty;	// @[src/main/tools/FIFO.scala:4:7, :12:27, :28:19]
  assign io_deq_bits_id = deqPtr ? queue_1_id : queue_0_id;	// @[src/main/tools/FIFO.scala:4:7, :10:26, :22:18, :29:16]
  assign io_deq_bits_addr = deqPtr ? queue_1_addr : queue_0_addr;	// @[src/main/tools/FIFO.scala:4:7, :10:26, :22:18, :29:16]
endmodule

module CLINT(	// @[src/main/device/CLINT.scala:10:7]
  input         clock,	// @[src/main/device/CLINT.scala:10:7]
                reset,	// @[src/main/device/CLINT.scala:10:7]
  output        io_AxiLite_ar_ready,	// @[src/main/device/CLINT.scala:11:14]
  input         io_AxiLite_ar_valid,	// @[src/main/device/CLINT.scala:11:14]
  input  [31:0] io_AxiLite_ar_bits_araddr,	// @[src/main/device/CLINT.scala:11:14]
  input  [3:0]  io_AxiLite_ar_bits_arid,	// @[src/main/device/CLINT.scala:11:14]
  input         io_AxiLite_r_ready,	// @[src/main/device/CLINT.scala:11:14]
  output        io_AxiLite_r_valid,	// @[src/main/device/CLINT.scala:11:14]
  output [31:0] io_AxiLite_r_bits_rdata,	// @[src/main/device/CLINT.scala:11:14]
  output [3:0]  io_AxiLite_r_bits_rid	// @[src/main/device/CLINT.scala:11:14]
);

  wire        _arFifo_io_deq_valid;	// @[src/main/device/CLINT.scala:34:23]
  wire [2:0]  _arFifo_io_deq_bits_id;	// @[src/main/device/CLINT.scala:34:23]
  wire [31:0] _arFifo_io_deq_bits_addr;	// @[src/main/device/CLINT.scala:34:23]
  reg  [63:0] mtime;	// @[src/main/device/CLINT.scala:29:22]
  reg         rCount;	// @[src/main/device/CLINT.scala:44:23]
  wire        arFifo_io_deq_ready = io_AxiLite_r_ready & ~rCount;	// @[src/main/device/CLINT.scala:44:23, :51:50, :53:34]
  always @(posedge clock) begin	// @[src/main/device/CLINT.scala:10:7]
    if (reset) begin	// @[src/main/device/CLINT.scala:10:7]
      mtime <= 64'h0;	// @[src/main/device/CLINT.scala:29:22]
      rCount <= 1'h0;	// @[src/main/device/CLINT.scala:44:23]
    end
    else begin	// @[src/main/device/CLINT.scala:10:7]
      mtime <= mtime + 64'h1;	// @[src/main/device/CLINT.scala:29:22, :31:18]
      rCount <=
        ~(arFifo_io_deq_ready & _arFifo_io_deq_valid)
        & (io_AxiLite_r_ready & _arFifo_io_deq_valid ? rCount - 1'h1 : rCount);	// @[src/main/device/CLINT.scala:34:23, :44:23, :46:{22,53,62,93}, :53:34, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/device/CLINT.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/device/CLINT.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/device/CLINT.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:2];	// @[src/main/device/CLINT.scala:10:7]
    initial begin	// @[src/main/device/CLINT.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/device/CLINT.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/device/CLINT.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/device/CLINT.scala:10:7]
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/device/CLINT.scala:10:7]
        end	// @[src/main/device/CLINT.scala:10:7]
        mtime = {_RANDOM[2'h0], _RANDOM[2'h1]};	// @[src/main/device/CLINT.scala:10:7, :29:22]
        rCount = _RANDOM[2'h2][1];	// @[src/main/device/CLINT.scala:10:7, :44:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/device/CLINT.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/device/CLINT.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Fifo_2 arFifo (	// @[src/main/device/CLINT.scala:34:23]
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (io_AxiLite_ar_ready),
    .io_enq_valid     (io_AxiLite_ar_valid),
    .io_enq_bits_id   (io_AxiLite_ar_bits_arid[2:0]),	// @[src/main/device/CLINT.scala:41:27]
    .io_enq_bits_addr (io_AxiLite_ar_bits_araddr),
    .io_deq_ready     (arFifo_io_deq_ready),	// @[src/main/device/CLINT.scala:53:34]
    .io_deq_valid     (_arFifo_io_deq_valid),
    .io_deq_bits_id   (_arFifo_io_deq_bits_id),
    .io_deq_bits_addr (_arFifo_io_deq_bits_addr)
  );	// @[src/main/device/CLINT.scala:34:23]
  assign io_AxiLite_r_valid = _arFifo_io_deq_valid & ~rCount;	// @[src/main/device/CLINT.scala:10:7, :34:23, :44:23, :51:{39,50}]
  assign io_AxiLite_r_bits_rdata =
    _arFifo_io_deq_bits_addr == 32'h2000004
      ? mtime[63:32]
      : _arFifo_io_deq_bits_addr == 32'h2000000 ? mtime[31:0] : 32'h0;	// @[src/main/device/CLINT.scala:10:7, :29:22, :34:23, :58:{32,74}, :59:{32,74}, src/main/scala/chisel3/util/Mux.scala:126:16]
  assign io_AxiLite_r_bits_rid = {1'h0, _arFifo_io_deq_bits_id};	// @[src/main/device/CLINT.scala:10:7, :34:23, :50:16]
endmodule

module Fifo_3(	// @[src/main/tools/FIFO.scala:4:7]
  input         clock,	// @[src/main/tools/FIFO.scala:4:7]
                reset,	// @[src/main/tools/FIFO.scala:4:7]
                io_enq_valid,	// @[src/main/tools/FIFO.scala:5:14]
  input  [63:0] io_enq_bits,	// @[src/main/tools/FIFO.scala:5:14]
  input         io_deq_ready,	// @[src/main/tools/FIFO.scala:5:14]
  output        io_deq_valid,	// @[src/main/tools/FIFO.scala:5:14]
  output [63:0] io_deq_bits	// @[src/main/tools/FIFO.scala:5:14]
);

  reg         enqPtr;	// @[src/main/tools/FIFO.scala:9:26]
  reg         deqPtr;	// @[src/main/tools/FIFO.scala:10:26]
  reg         isFull;	// @[src/main/tools/FIFO.scala:11:26]
  wire        isEmpty = ~isFull & enqPtr == deqPtr;	// @[src/main/tools/FIFO.scala:9:26, :10:26, :11:26, :12:{19,27,38}]
  reg  [63:0] queue_0;	// @[src/main/tools/FIFO.scala:22:18]
  reg  [63:0] queue_1;	// @[src/main/tools/FIFO.scala:22:18]
  wire        _enqPtrInc_T = enqPtr - 1'h1;	// @[src/main/tools/FIFO.scala:9:26, :14:26]
  wire        _deqPtr_T = io_deq_ready & ~isEmpty;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:12:27, :28:19]
  wire        _enqPtr_T = ~isFull & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:11:26, :12:19]
  always @(posedge clock) begin	// @[src/main/tools/FIFO.scala:4:7]
    if (reset) begin	// @[src/main/tools/FIFO.scala:4:7]
      enqPtr <= 1'h0;	// @[src/main/tools/FIFO.scala:9:26]
      deqPtr <= 1'h0;	// @[src/main/tools/FIFO.scala:10:26]
      isFull <= 1'h0;	// @[src/main/tools/FIFO.scala:11:26]
    end
    else begin	// @[src/main/tools/FIFO.scala:4:7]
      if (_enqPtr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enqPtr <= _enqPtrInc_T;	// @[src/main/tools/FIFO.scala:9:26, :14:26]
      if (_deqPtr_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        deqPtr <= deqPtr - 1'h1;	// @[src/main/tools/FIFO.scala:10:26, :13:26]
      isFull <=
        _enqPtr_T & ~_deqPtr_T & _enqPtrInc_T == deqPtr | ~(_deqPtr_T & isFull) & isFull;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:10:26, :11:26, :14:26, :16:{8,21,24,37,51,75,88}]
    end
    if (_enqPtr_T & ~enqPtr)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :22:18, :24:21, :25:19]
      queue_0 <= io_enq_bits;	// @[src/main/tools/FIFO.scala:22:18]
    if (_enqPtr_T & enqPtr)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/tools/FIFO.scala:9:26, :22:18, :24:21, :25:19]
      queue_1 <= io_enq_bits;	// @[src/main/tools/FIFO.scala:22:18]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/tools/FIFO.scala:4:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:4];	// @[src/main/tools/FIFO.scala:4:7]
    initial begin	// @[src/main/tools/FIFO.scala:4:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/tools/FIFO.scala:4:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/tools/FIFO.scala:4:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/tools/FIFO.scala:4:7]
        for (logic [2:0] i = 3'h0; i < 3'h5; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/tools/FIFO.scala:4:7]
        end	// @[src/main/tools/FIFO.scala:4:7]
        enqPtr = _RANDOM[3'h0][0];	// @[src/main/tools/FIFO.scala:4:7, :9:26]
        deqPtr = _RANDOM[3'h0][1];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :10:26]
        isFull = _RANDOM[3'h0][2];	// @[src/main/tools/FIFO.scala:4:7, :9:26, :11:26]
        queue_0 = {_RANDOM[3'h0][31:3], _RANDOM[3'h1], _RANDOM[3'h2][2:0]};	// @[src/main/tools/FIFO.scala:4:7, :9:26, :22:18]
        queue_1 = {_RANDOM[3'h2][31:3], _RANDOM[3'h3], _RANDOM[3'h4][2:0]};	// @[src/main/tools/FIFO.scala:4:7, :22:18]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/tools/FIFO.scala:4:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = ~isEmpty;	// @[src/main/tools/FIFO.scala:4:7, :12:27, :28:19]
  assign io_deq_bits = deqPtr ? queue_1 : queue_0;	// @[src/main/tools/FIFO.scala:4:7, :10:26, :22:18, :29:16]
endmodule

// VCS coverage exclude_file
module cache_0_4x32(	// @[src/main/Icache.scala:76:18]
  input  [1:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [31:0] RW0_wdata,
  output [31:0] RW0_rdata
);

  reg [31:0] Memory[0:3];	// @[src/main/Icache.scala:76:18]
  reg [1:0]  _RW0_raddr_d0;	// @[src/main/Icache.scala:76:18]
  reg        _RW0_ren_d0;	// @[src/main/Icache.scala:76:18]
  reg        _RW0_rmode_d0;	// @[src/main/Icache.scala:76:18]
  always @(posedge RW0_clk) begin	// @[src/main/Icache.scala:76:18]
    _RW0_raddr_d0 <= RW0_addr;	// @[src/main/Icache.scala:76:18]
    _RW0_ren_d0 <= RW0_en;	// @[src/main/Icache.scala:76:18]
    _RW0_rmode_d0 <= RW0_wmode;	// @[src/main/Icache.scala:76:18]
    if (RW0_en & RW0_wmode & 1'h1)	// @[src/main/Icache.scala:76:18]
      Memory[RW0_addr] <= RW0_wdata;	// @[src/main/Icache.scala:76:18]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/Icache.scala:76:18]
    `ifdef RANDOMIZE_REG_INIT	// @[src/main/Icache.scala:76:18]
      reg [31:0] _RANDOM;	// @[src/main/Icache.scala:76:18]
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// @[src/main/Icache.scala:76:18]
    initial begin	// @[src/main/Icache.scala:76:18]
      `INIT_RANDOM_PROLOG_	// @[src/main/Icache.scala:76:18]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/Icache.scala:76:18]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/Icache.scala:76:18]
          Memory[i[1:0]] = _RANDOM_MEM;	// @[src/main/Icache.scala:76:18]
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/Icache.scala:76:18]
        _RANDOM = {`RANDOM};	// @[src/main/Icache.scala:76:18]
        _RW0_raddr_d0 = _RANDOM[1:0];	// @[src/main/Icache.scala:76:18]
        _RW0_ren_d0 = _RANDOM[2];	// @[src/main/Icache.scala:76:18]
        _RW0_rmode_d0 = _RANDOM[3];	// @[src/main/Icache.scala:76:18]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 32'bx;	// @[src/main/Icache.scala:76:18]
endmodule

// VCS coverage exclude_file
module tagv_0_4x27(	// @[src/main/Icache.scala:86:16]
  input  [1:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [26:0] RW0_wdata,
  output [26:0] RW0_rdata
);

  reg [26:0] Memory[0:3];	// @[src/main/Icache.scala:86:16]
  reg [1:0]  _RW0_raddr_d0;	// @[src/main/Icache.scala:86:16]
  reg        _RW0_ren_d0;	// @[src/main/Icache.scala:86:16]
  reg        _RW0_rmode_d0;	// @[src/main/Icache.scala:86:16]
  always @(posedge RW0_clk) begin	// @[src/main/Icache.scala:86:16]
    _RW0_raddr_d0 <= RW0_addr;	// @[src/main/Icache.scala:86:16]
    _RW0_ren_d0 <= RW0_en;	// @[src/main/Icache.scala:86:16]
    _RW0_rmode_d0 <= RW0_wmode;	// @[src/main/Icache.scala:86:16]
    if (RW0_en & RW0_wmode & 1'h1)	// @[src/main/Icache.scala:86:16]
      Memory[RW0_addr] <= RW0_wdata;	// @[src/main/Icache.scala:86:16]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// @[src/main/Icache.scala:86:16]
    `ifdef RANDOMIZE_REG_INIT	// @[src/main/Icache.scala:86:16]
      reg [31:0] _RANDOM;	// @[src/main/Icache.scala:86:16]
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// @[src/main/Icache.scala:86:16]
    initial begin	// @[src/main/Icache.scala:86:16]
      `INIT_RANDOM_PROLOG_	// @[src/main/Icache.scala:86:16]
      `ifdef RANDOMIZE_MEM_INIT	// @[src/main/Icache.scala:86:16]
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM_MEM = `RANDOM;	// @[src/main/Icache.scala:86:16]
          Memory[i[1:0]] = _RANDOM_MEM[26:0];	// @[src/main/Icache.scala:86:16]
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/Icache.scala:86:16]
        _RANDOM = {`RANDOM};	// @[src/main/Icache.scala:86:16]
        _RW0_raddr_d0 = _RANDOM[1:0];	// @[src/main/Icache.scala:86:16]
        _RW0_ren_d0 = _RANDOM[2];	// @[src/main/Icache.scala:86:16]
        _RW0_rmode_d0 = _RANDOM[3];	// @[src/main/Icache.scala:86:16]
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign RW0_rdata = _RW0_ren_d0 & ~_RW0_rmode_d0 ? Memory[_RW0_raddr_d0] : 27'bx;	// @[src/main/Icache.scala:86:16]
endmodule

module Icache(	// @[src/main/Icache.scala:10:7]
  input         clock,	// @[src/main/Icache.scala:10:7]
                reset,	// @[src/main/Icache.scala:10:7]
  output        io_in_ar_ready,	// @[src/main/Icache.scala:11:14]
  input         io_in_ar_valid,	// @[src/main/Icache.scala:11:14]
  input  [31:0] io_in_ar_bits_araddr,	// @[src/main/Icache.scala:11:14]
  input         io_in_r_ready,	// @[src/main/Icache.scala:11:14]
  output        io_in_r_valid,	// @[src/main/Icache.scala:11:14]
  output [31:0] io_in_r_bits_rdata,	// @[src/main/Icache.scala:11:14]
  input         io_out_ar_ready,	// @[src/main/Icache.scala:11:14]
  output        io_out_ar_valid,	// @[src/main/Icache.scala:11:14]
  output [31:0] io_out_ar_bits_araddr,	// @[src/main/Icache.scala:11:14]
  output [7:0]  io_out_ar_bits_arlen,	// @[src/main/Icache.scala:11:14]
  output [1:0]  io_out_ar_bits_arburst,	// @[src/main/Icache.scala:11:14]
  output        io_out_r_ready,	// @[src/main/Icache.scala:11:14]
  input         io_out_r_valid,	// @[src/main/Icache.scala:11:14]
  input  [31:0] io_out_r_bits_rdata,	// @[src/main/Icache.scala:11:14]
  input         io_out_r_bits_rlast	// @[src/main/Icache.scala:11:14]
);

  wire        waySel_0;	// @[src/main/Icache.scala:161:55]
  wire        _tagvRdata_0_T_10;	// @[src/main/Icache.scala:154:{23,49}]
  wire        _tagvRdata_0_T_12;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
  reg  [31:0] casez_tmp;	// @[src/main/Icache.scala:146:14]
  wire        _cacheWayRdata_0_3_T_14;	// @[src/main/Icache.scala:139:92]
  wire        _cacheWayRdata_0_2_T_14;	// @[src/main/Icache.scala:139:92]
  wire        _cacheWayRdata_0_2_T_16;	// @[src/main/Icache.scala:140:23]
  wire        _cacheWayRdata_0_1_T_14;	// @[src/main/Icache.scala:139:92]
  wire        _cacheWayRdata_0_1_T_16;	// @[src/main/Icache.scala:140:23]
  wire        _cacheWayRdata_0_0_T_14;	// @[src/main/Icache.scala:139:92]
  wire        _cacheWayRdata_0_0_T_16;	// @[src/main/Icache.scala:140:23]
  reg  [1:0]  refillCout;	// @[src/main/Icache.scala:113:23]
  wire        io_out_r_ready_0;	// @[src/main/Icache.scala:107:39]
  wire        io_out_ar_valid_0;	// @[src/main/Icache.scala:95:29]
  wire [63:0] _retFifo_io_deq_bits;	// @[src/main/Icache.scala:117:23]
  wire [26:0] _tagv_0_ext_RW0_rdata;	// @[src/main/Icache.scala:86:16]
  wire [31:0] _cache_0_3_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18]
  wire [31:0] _cache_0_2_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18]
  wire [31:0] _cache_0_1_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18]
  wire [31:0] _cache_0_0_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18]
  wire        inSdram = io_in_ar_bits_araddr[31:29] == 3'h5;	// @[src/main/Icache.scala:16:{39,48}]
  reg  [2:0]  state;	// @[src/main/Icache.scala:22:26]
  reg  [25:0] bufTag;	// @[src/main/Icache.scala:41:23]
  reg  [1:0]  bufBankIdx;	// @[src/main/Icache.scala:42:23]
  reg  [1:0]  bufIndex;	// @[src/main/Icache.scala:43:23]
  wire        _tagvRdata_0_T_1 = state == 3'h0;	// @[src/main/Icache.scala:22:26, :45:25]
  wire        _tagvRdata_0_T_2 = state == 3'h1;	// @[src/main/Icache.scala:22:26, :45:43, :114:95]
  wire        ready = (_tagvRdata_0_T_1 | _tagvRdata_0_T_2 & waySel_0) & io_in_ar_valid;	// @[src/main/Icache.scala:45:{25,34,43,52,60}, :161:55]
  wire        _retFifo_io_enq_valid_T_7 = state == 3'h4;	// @[src/main/Icache.scala:22:26, :46:45]
  wire        bypassReady = ready & ~inSdram | _retFifo_io_enq_valid_T_7;	// @[src/main/Icache.scala:16:48, :45:60, :46:{24,27,36,45}]
  wire        _tagvRdata_0_T_11 = state == 3'h2;	// @[src/main/Icache.scala:22:26, :52:26]
  wire        _cacheWayRdata_0_3_T_15 = state == 3'h3;	// @[src/main/Icache.scala:22:26, :52:47]
  wire [1:0]  indexAddr =
    _tagvRdata_0_T_11 | _cacheWayRdata_0_3_T_15 ? bufIndex : io_in_ar_bits_araddr[5:4];	// @[src/main/Icache.scala:32:34, :43:23, :52:{19,26,38,47}]
  reg  [2:0]  casez_tmp_0;	// @[src/main/Icache.scala:55:17, :57:13]
  always_comb begin	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:13]
    casez (state)	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:13]
      3'b000:
        casez_tmp_0 = io_in_ar_valid ? (inSdram ? 3'h1 : 3'h4) : 3'h0;	// @[src/main/Icache.scala:16:48, :22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:{13,19,39}, :60:13, :63:13, :66:13, :69:13, :114:95]
      3'b001:
        casez_tmp_0 = waySel_0 ? (io_in_ar_valid ? (inSdram ? 3'h1 : 3'h4) : 3'h0) : 3'h2;	// @[src/main/Icache.scala:16:48, :22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:{13,19,28,48}, :63:13, :66:13, :69:13, :114:95, :161:55]
      3'b010:
        casez_tmp_0 = {2'h1, io_out_ar_ready & io_out_ar_valid_0};	// @[src/main/Icache.scala:10:7, :22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:{13,19}, :66:13, :69:13, :95:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b011:
        casez_tmp_0 =
          io_out_r_ready_0 & io_out_r_valid & io_out_r_bits_rlast ? 3'h0 : 3'h3;	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:{13,19,34}, :69:13, :107:39, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b100:
        casez_tmp_0 = {~(io_out_r_ready_0 & io_out_r_valid & io_out_r_bits_rlast), 2'h0};	// @[src/main/Icache.scala:10:7, :22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:{13,19,34}, :107:39, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      3'b101:
        casez_tmp_0 = state;	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:13]
      3'b110:
        casez_tmp_0 = state;	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:13]
      default:
        casez_tmp_0 = state;	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:13]
    endcase	// @[src/main/Icache.scala:22:26, :45:{25,43}, :46:45, :52:{26,47}, :55:17, :57:13, :60:13, :63:13, :66:13, :69:13]
  end // always_comb
  assign io_out_ar_valid_0 = bypassReady ? io_in_ar_valid : _tagvRdata_0_T_11;	// @[src/main/Icache.scala:46:36, :52:26, :95:29]
  assign io_out_r_ready_0 = _cacheWayRdata_0_3_T_15 | _retFifo_io_enq_valid_T_7;	// @[src/main/Icache.scala:46:45, :52:47, :107:39]
  assign _cacheWayRdata_0_0_T_16 = refillCout == 2'h0;	// @[src/main/Icache.scala:10:7, :113:23, :140:23]
  assign _cacheWayRdata_0_0_T_14 =
    io_in_ar_bits_araddr[3:2] == 2'h0 & (_tagvRdata_0_T_1 | _tagvRdata_0_T_2 & waySel_0)
    & io_in_ar_valid | _cacheWayRdata_0_0_T_16 & _cacheWayRdata_0_3_T_15 & io_out_r_valid;	// @[src/main/Icache.scala:10:7, :35:38, :45:{25,43}, :52:47, :139:{20,28,47,65,73,92}, :140:{23,31,51}, :161:55]
  assign _cacheWayRdata_0_1_T_16 = refillCout == 2'h1;	// @[src/main/Icache.scala:10:7, :113:23, :140:23]
  assign _cacheWayRdata_0_1_T_14 =
    io_in_ar_bits_araddr[3:2] == 2'h1 & (_tagvRdata_0_T_1 | _tagvRdata_0_T_2 & waySel_0)
    & io_in_ar_valid | _cacheWayRdata_0_1_T_16 & _cacheWayRdata_0_3_T_15 & io_out_r_valid;	// @[src/main/Icache.scala:10:7, :35:38, :45:{25,43}, :52:47, :139:{20,28,47,65,73,92}, :140:{23,31,51}, :161:55]
  assign _cacheWayRdata_0_2_T_16 = refillCout == 2'h2;	// @[src/main/Icache.scala:10:7, :113:23, :140:23]
  assign _cacheWayRdata_0_2_T_14 =
    io_in_ar_bits_araddr[3:2] == 2'h2 & (_tagvRdata_0_T_1 | _tagvRdata_0_T_2 & waySel_0)
    & io_in_ar_valid | _cacheWayRdata_0_2_T_16 & _cacheWayRdata_0_3_T_15 & io_out_r_valid;	// @[src/main/Icache.scala:10:7, :35:38, :45:{25,43}, :52:47, :139:{20,28,47,65,73,92}, :140:{23,31,51}, :161:55]
  assign _cacheWayRdata_0_3_T_14 =
    (&(io_in_ar_bits_araddr[3:2])) & (_tagvRdata_0_T_1 | _tagvRdata_0_T_2 & waySel_0)
    & io_in_ar_valid | (&refillCout) & _cacheWayRdata_0_3_T_15 & io_out_r_valid;	// @[src/main/Icache.scala:35:38, :45:{25,43}, :52:47, :113:23, :139:{20,28,47,65,73,92}, :140:{23,31,51}, :161:55]
  always_comb begin	// @[src/main/Icache.scala:146:14]
    casez (bufBankIdx)	// @[src/main/Icache.scala:42:23, :146:14]
      2'b00:
        casez_tmp = _cache_0_0_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18, :146:14]
      2'b01:
        casez_tmp = _cache_0_1_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18, :146:14]
      2'b10:
        casez_tmp = _cache_0_2_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18, :146:14]
      default:
        casez_tmp = _cache_0_3_ext_RW0_rdata;	// @[src/main/Icache.scala:76:18, :146:14]
    endcase	// @[src/main/Icache.scala:42:23, :146:14]
  end // always_comb
  assign _tagvRdata_0_T_12 = io_out_ar_ready & io_out_ar_valid_0;	// @[src/main/Icache.scala:95:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign _tagvRdata_0_T_10 =
    _tagvRdata_0_T_1 | _tagvRdata_0_T_2 & waySel_0 | _tagvRdata_0_T_11
    & _tagvRdata_0_T_12;	// @[src/main/Icache.scala:45:{25,43}, :52:26, :154:{23,41,49}, :155:27, :161:55, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign waySel_0 = _tagv_0_ext_RW0_rdata[26:1] == bufTag & _tagv_0_ext_RW0_rdata[0];	// @[src/main/Icache.scala:41:23, :86:16, :161:{30,44,55,70}]
  always @(posedge clock) begin	// @[src/main/Icache.scala:10:7]
    if (reset)	// @[src/main/Icache.scala:10:7]
      state <= 3'h0;	// @[src/main/Icache.scala:22:26]
    else	// @[src/main/Icache.scala:10:7]
      state <= casez_tmp_0;	// @[src/main/Icache.scala:22:26, :55:17, :57:13]
    if (ready) begin	// @[src/main/Icache.scala:45:60]
      bufTag <= io_in_ar_bits_araddr[31:6];	// @[src/main/Icache.scala:31:34, :41:23]
      bufBankIdx <= io_in_ar_bits_araddr[3:2];	// @[src/main/Icache.scala:35:38, :42:23]
      bufIndex <= io_in_ar_bits_araddr[5:4];	// @[src/main/Icache.scala:32:34, :43:23]
    end
    if (_tagvRdata_0_T_11)	// @[src/main/Icache.scala:52:26]
      refillCout <= 2'h0;	// @[src/main/Icache.scala:10:7, :113:23]
    else if (_cacheWayRdata_0_3_T_15 & io_out_r_ready_0 & io_out_r_valid)	// @[src/main/Icache.scala:52:47, :107:39, :114:66, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      refillCout <= refillCout + 2'h1;	// @[src/main/Icache.scala:10:7, :113:23, :114:95]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/Icache.scala:10:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/Icache.scala:10:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/Icache.scala:10:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:1];	// @[src/main/Icache.scala:10:7]
    initial begin	// @[src/main/Icache.scala:10:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/Icache.scala:10:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/Icache.scala:10:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/Icache.scala:10:7]
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// @[src/main/Icache.scala:10:7]
        end	// @[src/main/Icache.scala:10:7]
        state = _RANDOM[1'h0][2:0];	// @[src/main/Icache.scala:10:7, :22:26]
        bufTag = _RANDOM[1'h0][28:3];	// @[src/main/Icache.scala:10:7, :22:26, :41:23]
        bufBankIdx = _RANDOM[1'h0][30:29];	// @[src/main/Icache.scala:10:7, :22:26, :42:23]
        bufIndex = {_RANDOM[1'h0][31], _RANDOM[1'h1][0]};	// @[src/main/Icache.scala:10:7, :22:26, :43:23]
        refillCout = _RANDOM[1'h1][3:2];	// @[src/main/Icache.scala:10:7, :43:23, :113:23]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/Icache.scala:10:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/Icache.scala:10:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  cache_0_4x32 cache_0_0_ext (	// @[src/main/Icache.scala:76:18]
    .RW0_addr  (indexAddr),	// @[src/main/Icache.scala:52:19]
    .RW0_en    (_cacheWayRdata_0_0_T_14),	// @[src/main/Icache.scala:139:92]
    .RW0_clk   (clock),
    .RW0_wmode
      (_cacheWayRdata_0_0_T_14 & _cacheWayRdata_0_3_T_15 & _cacheWayRdata_0_0_T_16
       & io_out_r_valid),	// @[src/main/Icache.scala:52:47, :76:18, :136:51, :139:92, :140:23, :141:{26,48}]
    .RW0_wdata (io_out_r_bits_rdata),
    .RW0_rdata (_cache_0_0_ext_RW0_rdata)
  );	// @[src/main/Icache.scala:76:18]
  cache_0_4x32 cache_0_1_ext (	// @[src/main/Icache.scala:76:18]
    .RW0_addr  (indexAddr),	// @[src/main/Icache.scala:52:19]
    .RW0_en    (_cacheWayRdata_0_1_T_14),	// @[src/main/Icache.scala:139:92]
    .RW0_clk   (clock),
    .RW0_wmode
      (_cacheWayRdata_0_1_T_14 & _cacheWayRdata_0_3_T_15 & _cacheWayRdata_0_1_T_16
       & io_out_r_valid),	// @[src/main/Icache.scala:52:47, :76:18, :136:51, :139:92, :140:23, :141:{26,48}]
    .RW0_wdata (io_out_r_bits_rdata),
    .RW0_rdata (_cache_0_1_ext_RW0_rdata)
  );	// @[src/main/Icache.scala:76:18]
  cache_0_4x32 cache_0_2_ext (	// @[src/main/Icache.scala:76:18]
    .RW0_addr  (indexAddr),	// @[src/main/Icache.scala:52:19]
    .RW0_en    (_cacheWayRdata_0_2_T_14),	// @[src/main/Icache.scala:139:92]
    .RW0_clk   (clock),
    .RW0_wmode
      (_cacheWayRdata_0_2_T_14 & _cacheWayRdata_0_3_T_15 & _cacheWayRdata_0_2_T_16
       & io_out_r_valid),	// @[src/main/Icache.scala:52:47, :76:18, :136:51, :139:92, :140:23, :141:{26,48}]
    .RW0_wdata (io_out_r_bits_rdata),
    .RW0_rdata (_cache_0_2_ext_RW0_rdata)
  );	// @[src/main/Icache.scala:76:18]
  cache_0_4x32 cache_0_3_ext (	// @[src/main/Icache.scala:76:18]
    .RW0_addr  (indexAddr),	// @[src/main/Icache.scala:52:19]
    .RW0_en    (_cacheWayRdata_0_3_T_14),	// @[src/main/Icache.scala:139:92]
    .RW0_clk   (clock),
    .RW0_wmode
      (_cacheWayRdata_0_3_T_14 & _cacheWayRdata_0_3_T_15 & (&refillCout)
       & io_out_r_valid),	// @[src/main/Icache.scala:52:47, :76:18, :113:23, :136:51, :139:92, :140:23, :141:{26,48}]
    .RW0_wdata (io_out_r_bits_rdata),
    .RW0_rdata (_cache_0_3_ext_RW0_rdata)
  );	// @[src/main/Icache.scala:76:18]
  tagv_0_4x27 tagv_0_ext (	// @[src/main/Icache.scala:86:16]
    .RW0_addr  (indexAddr),	// @[src/main/Icache.scala:52:19]
    .RW0_en    (_tagvRdata_0_T_10),	// @[src/main/Icache.scala:154:{23,49}]
    .RW0_clk   (clock),
    .RW0_wmode (_tagvRdata_0_T_10 & _tagvRdata_0_T_11 & _tagvRdata_0_T_12),	// @[src/main/Icache.scala:52:26, :86:16, :151:38, :154:{23,49}, :156:25, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    .RW0_wdata ({bufTag, 1'h1}),	// @[src/main/Icache.scala:10:7, :41:23, :153:14]
    .RW0_rdata (_tagv_0_ext_RW0_rdata)
  );	// @[src/main/Icache.scala:86:16]
  Fifo_3 retFifo (	// @[src/main/Icache.scala:117:23]
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid
      (_tagvRdata_0_T_2 & waySel_0 | _cacheWayRdata_0_3_T_15 & refillCout == bufBankIdx
       & io_out_r_valid | _retFifo_io_enq_valid_T_7 & io_out_r_valid),	// @[src/main/Icache.scala:42:23, :45:43, :46:45, :52:47, :113:23, :119:{43,51,72,86,101,120,141}, :161:55]
    .io_enq_bits  (_tagvRdata_0_T_2 ? {2{casez_tmp}} : {32'h0, io_out_r_bits_rdata}),	// @[src/main/Icache.scala:45:43, :120:29, :122:9, :146:14]
    .io_deq_ready (io_in_r_ready),
    .io_deq_valid (io_in_r_valid),
    .io_deq_bits  (_retFifo_io_deq_bits)
  );	// @[src/main/Icache.scala:117:23]
  assign io_in_ar_ready = bypassReady ? io_out_ar_ready : ready;	// @[src/main/Icache.scala:10:7, :45:60, :46:36, :92:24]
  assign io_in_r_bits_rdata = _retFifo_io_deq_bits[31:0];	// @[src/main/Icache.scala:10:7, :117:23, :128:22]
  assign io_out_ar_valid = io_out_ar_valid_0;	// @[src/main/Icache.scala:10:7, :95:29]
  assign io_out_ar_bits_araddr =
    _tagvRdata_0_T_11 ? {bufTag, bufIndex, 4'h0} : io_in_ar_bits_araddr;	// @[src/main/Icache.scala:10:7, :41:23, :43:23, :52:26, :97:31, :99:24]
  assign io_out_ar_bits_arlen = {6'h0, {2{_tagvRdata_0_T_11}}};	// @[src/main/Icache.scala:10:7, :52:26, :103:{26,32}]
  assign io_out_ar_bits_arburst = {1'h0, _tagvRdata_0_T_11};	// @[src/main/Icache.scala:10:7, :52:26, :102:26]
  assign io_out_r_ready = io_out_r_ready_0;	// @[src/main/Icache.scala:10:7, :107:39]
endmodule

// external module ExitSim

module ysyx_23060226(	// @[src/main/NPC.scala:32:7]
  input         clock,	// @[src/main/NPC.scala:32:7]
                reset,	// @[src/main/NPC.scala:32:7]
                io_interrupt,	// @[src/main/NPC.scala:33:14]
                io_master_awready,	// @[src/main/NPC.scala:33:14]
  output        io_master_awvalid,	// @[src/main/NPC.scala:33:14]
  output [31:0] io_master_awaddr,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_awid,	// @[src/main/NPC.scala:33:14]
  output [7:0]  io_master_awlen,	// @[src/main/NPC.scala:33:14]
  output [2:0]  io_master_awsize,	// @[src/main/NPC.scala:33:14]
  output [1:0]  io_master_awburst,	// @[src/main/NPC.scala:33:14]
  output        io_master_awlock,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_awcache,	// @[src/main/NPC.scala:33:14]
  output [2:0]  io_master_awprot,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_awqos,	// @[src/main/NPC.scala:33:14]
  input         io_master_wready,	// @[src/main/NPC.scala:33:14]
  output        io_master_wvalid,	// @[src/main/NPC.scala:33:14]
  output [31:0] io_master_wdata,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_wstrb,	// @[src/main/NPC.scala:33:14]
  output        io_master_wlast,	// @[src/main/NPC.scala:33:14]
                io_master_bready,	// @[src/main/NPC.scala:33:14]
  input         io_master_bvalid,	// @[src/main/NPC.scala:33:14]
  input  [1:0]  io_master_bresp,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_master_bid,	// @[src/main/NPC.scala:33:14]
  input         io_master_arready,	// @[src/main/NPC.scala:33:14]
  output        io_master_arvalid,	// @[src/main/NPC.scala:33:14]
  output [31:0] io_master_araddr,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_arid,	// @[src/main/NPC.scala:33:14]
  output [7:0]  io_master_arlen,	// @[src/main/NPC.scala:33:14]
  output [2:0]  io_master_arsize,	// @[src/main/NPC.scala:33:14]
  output [1:0]  io_master_arburst,	// @[src/main/NPC.scala:33:14]
  output        io_master_arlock,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_arcache,	// @[src/main/NPC.scala:33:14]
  output [2:0]  io_master_arprot,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_master_arqos,	// @[src/main/NPC.scala:33:14]
  output        io_master_rready,	// @[src/main/NPC.scala:33:14]
  input         io_master_rvalid,	// @[src/main/NPC.scala:33:14]
  input  [1:0]  io_master_rresp,	// @[src/main/NPC.scala:33:14]
  input  [31:0] io_master_rdata,	// @[src/main/NPC.scala:33:14]
  input         io_master_rlast,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_master_rid,	// @[src/main/NPC.scala:33:14]
  output        io_slave_awready,	// @[src/main/NPC.scala:33:14]
  input         io_slave_awvalid,	// @[src/main/NPC.scala:33:14]
  input  [31:0] io_slave_awaddr,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_awid,	// @[src/main/NPC.scala:33:14]
  input  [7:0]  io_slave_awlen,	// @[src/main/NPC.scala:33:14]
  input  [2:0]  io_slave_awsize,	// @[src/main/NPC.scala:33:14]
  input  [1:0]  io_slave_awburst,	// @[src/main/NPC.scala:33:14]
  input         io_slave_awlock,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_awcache,	// @[src/main/NPC.scala:33:14]
  input  [2:0]  io_slave_awprot,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_awqos,	// @[src/main/NPC.scala:33:14]
  output        io_slave_wready,	// @[src/main/NPC.scala:33:14]
  input         io_slave_wvalid,	// @[src/main/NPC.scala:33:14]
  input  [31:0] io_slave_wdata,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_wstrb,	// @[src/main/NPC.scala:33:14]
  input         io_slave_wlast,	// @[src/main/NPC.scala:33:14]
                io_slave_bready,	// @[src/main/NPC.scala:33:14]
  output        io_slave_bvalid,	// @[src/main/NPC.scala:33:14]
  output [1:0]  io_slave_bresp,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_slave_bid,	// @[src/main/NPC.scala:33:14]
  output        io_slave_arready,	// @[src/main/NPC.scala:33:14]
  input         io_slave_arvalid,	// @[src/main/NPC.scala:33:14]
  input  [31:0] io_slave_araddr,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_arid,	// @[src/main/NPC.scala:33:14]
  input  [7:0]  io_slave_arlen,	// @[src/main/NPC.scala:33:14]
  input  [2:0]  io_slave_arsize,	// @[src/main/NPC.scala:33:14]
  input  [1:0]  io_slave_arburst,	// @[src/main/NPC.scala:33:14]
  input         io_slave_arlock,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_arcache,	// @[src/main/NPC.scala:33:14]
  input  [2:0]  io_slave_arprot,	// @[src/main/NPC.scala:33:14]
  input  [3:0]  io_slave_arqos,	// @[src/main/NPC.scala:33:14]
  input         io_slave_rready,	// @[src/main/NPC.scala:33:14]
  output        io_slave_rvalid,	// @[src/main/NPC.scala:33:14]
  output [1:0]  io_slave_rresp,	// @[src/main/NPC.scala:33:14]
  output [31:0] io_slave_rdata,	// @[src/main/NPC.scala:33:14]
  output        io_slave_rlast,	// @[src/main/NPC.scala:33:14]
  output [3:0]  io_slave_rid	// @[src/main/NPC.scala:33:14]
);

  wire        flush;	// @[src/main/NPC.scala:319:36]
  reg         WB_io_MEM2WB_bits_r_regWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [4:0]  WB_io_MEM2WB_bits_r_rd;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_memRead;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_regWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [4:0]  MEM_io_EX2MEM_bits_r_rd;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_memRead;	// @[src/main/pipeline.scala:8:28]
  wire        instAxiLite_ar_valid;	// @[src/main/NPC.scala:132:33]
  wire        _instCache_io_in_ar_ready;	// @[src/main/NPC.scala:341:27]
  wire        _instCache_io_in_r_valid;	// @[src/main/NPC.scala:341:27]
  wire [31:0] _instCache_io_in_r_bits_rdata;	// @[src/main/NPC.scala:341:27]
  wire        _instCache_io_out_ar_valid;	// @[src/main/NPC.scala:341:27]
  wire [31:0] _instCache_io_out_ar_bits_araddr;	// @[src/main/NPC.scala:341:27]
  wire [7:0]  _instCache_io_out_ar_bits_arlen;	// @[src/main/NPC.scala:341:27]
  wire [1:0]  _instCache_io_out_ar_bits_arburst;	// @[src/main/NPC.scala:341:27]
  wire        _instCache_io_out_r_ready;	// @[src/main/NPC.scala:341:27]
  wire        _clint_io_AxiLite_ar_ready;	// @[src/main/NPC.scala:338:23]
  wire        _clint_io_AxiLite_r_valid;	// @[src/main/NPC.scala:338:23]
  wire [31:0] _clint_io_AxiLite_r_bits_rdata;	// @[src/main/NPC.scala:338:23]
  wire [3:0]  _clint_io_AxiLite_r_bits_rid;	// @[src/main/NPC.scala:338:23]
  wire        _xbar_io_master_aw_ready;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_master_w_ready;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_master_b_valid;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_master_ar_ready;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_master_r_valid;	// @[src/main/NPC.scala:337:23]
  wire [31:0] _xbar_io_master_r_bits_rdata;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_master_r_bits_rlast;	// @[src/main/NPC.scala:337:23]
  wire [3:0]  _xbar_io_master_r_bits_rid;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_clint_ar_valid;	// @[src/main/NPC.scala:337:23]
  wire [31:0] _xbar_io_clint_ar_bits_araddr;	// @[src/main/NPC.scala:337:23]
  wire [3:0]  _xbar_io_clint_ar_bits_arid;	// @[src/main/NPC.scala:337:23]
  wire        _xbar_io_clint_r_ready;	// @[src/main/NPC.scala:337:23]
  wire        _arbiter_io_DataAxiLite_aw_ready;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_DataAxiLite_w_ready;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_DataAxiLite_b_valid;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_DataAxiLite_ar_ready;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_DataAxiLite_r_valid;	// @[src/main/NPC.scala:336:23]
  wire [31:0] _arbiter_io_DataAxiLite_r_bits_rdata;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_InstAxiLite_ar_ready;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_InstAxiLite_r_valid;	// @[src/main/NPC.scala:336:23]
  wire [31:0] _arbiter_io_InstAxiLite_r_bits_rdata;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_InstAxiLite_r_bits_rlast;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_master_aw_valid;	// @[src/main/NPC.scala:336:23]
  wire [31:0] _arbiter_io_master_aw_bits_awaddr;	// @[src/main/NPC.scala:336:23]
  wire [2:0]  _arbiter_io_master_aw_bits_awsize;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_master_w_valid;	// @[src/main/NPC.scala:336:23]
  wire [31:0] _arbiter_io_master_w_bits_wdata;	// @[src/main/NPC.scala:336:23]
  wire [3:0]  _arbiter_io_master_w_bits_wstrb;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_master_b_ready;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_master_ar_valid;	// @[src/main/NPC.scala:336:23]
  wire [31:0] _arbiter_io_master_ar_bits_araddr;	// @[src/main/NPC.scala:336:23]
  wire [3:0]  _arbiter_io_master_ar_bits_arid;	// @[src/main/NPC.scala:336:23]
  wire [7:0]  _arbiter_io_master_ar_bits_arlen;	// @[src/main/NPC.scala:336:23]
  wire [2:0]  _arbiter_io_master_ar_bits_arsize;	// @[src/main/NPC.scala:336:23]
  wire [1:0]  _arbiter_io_master_ar_bits_arburst;	// @[src/main/NPC.scala:336:23]
  wire        _arbiter_io_master_r_ready;	// @[src/main/NPC.scala:336:23]
  wire        _WB_io_MEM2WB_ready;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_valid;	// @[src/main/NPC.scala:49:19]
  wire [31:0] _WB_io_WBout_bits_pc;	// @[src/main/NPC.scala:49:19]
  wire [31:0] _WB_io_WBout_bits_address;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_bits_memRead;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_bits_memWrite;	// @[src/main/NPC.scala:49:19]
  wire [4:0]  _WB_io_WBout_bits_rd;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_bits_regWrite;	// @[src/main/NPC.scala:49:19]
  wire [31:0] _WB_io_WBout_bits_regWdata;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_bits_syscall;	// @[src/main/NPC.scala:49:19]
  wire [31:0] _WB_io_WBout_bits_pcTrap;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_bits_mret;	// @[src/main/NPC.scala:49:19]
  wire [31:0] _WB_io_WBout_bits_pcMret;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_WBout_bits_halt;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_r_ready;	// @[src/main/NPC.scala:49:19]
  wire        _WB_io_b_ready;	// @[src/main/NPC.scala:49:19]
  wire        _MEM_io_EX2MEM_ready;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_valid;	// @[src/main/NPC.scala:48:19]
  wire [31:0] _MEM_io_MEM2WB_bits_pc;	// @[src/main/NPC.scala:48:19]
  wire [2:0]  _MEM_io_MEM2WB_bits_func3;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_memRead;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_memWrite;	// @[src/main/NPC.scala:48:19]
  wire [4:0]  _MEM_io_MEM2WB_bits_rd;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_regWrite;	// @[src/main/NPC.scala:48:19]
  wire [31:0] _MEM_io_MEM2WB_bits_aluOut;	// @[src/main/NPC.scala:48:19]
  wire [11:0] _MEM_io_MEM2WB_bits_csrAddr;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_csrWrite;	// @[src/main/NPC.scala:48:19]
  wire [31:0] _MEM_io_MEM2WB_bits_csrWdata;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_csrRead;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_syscall;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_mret;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_MEM2WB_bits_halt;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_ar_valid;	// @[src/main/NPC.scala:48:19]
  wire [31:0] _MEM_io_ar_bits_araddr;	// @[src/main/NPC.scala:48:19]
  wire [2:0]  _MEM_io_ar_bits_arsize;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_aw_valid;	// @[src/main/NPC.scala:48:19]
  wire [31:0] _MEM_io_aw_bits_awaddr;	// @[src/main/NPC.scala:48:19]
  wire [2:0]  _MEM_io_aw_bits_awsize;	// @[src/main/NPC.scala:48:19]
  wire        _MEM_io_w_valid;	// @[src/main/NPC.scala:48:19]
  wire [31:0] _MEM_io_w_bits_wdata;	// @[src/main/NPC.scala:48:19]
  wire [3:0]  _MEM_io_w_bits_wstrb;	// @[src/main/NPC.scala:48:19]
  wire        _EX_io_ID2EX_ready;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_valid;	// @[src/main/NPC.scala:47:19]
  wire [31:0] _EX_io_EX2MEM_bits_pc;	// @[src/main/NPC.scala:47:19]
  wire [2:0]  _EX_io_EX2MEM_bits_func3;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_memWrite;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_memRead;	// @[src/main/NPC.scala:47:19]
  wire [4:0]  _EX_io_EX2MEM_bits_rd;	// @[src/main/NPC.scala:47:19]
  wire [31:0] _EX_io_EX2MEM_bits_rdata2;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_regWrite;	// @[src/main/NPC.scala:47:19]
  wire [31:0] _EX_io_EX2MEM_bits_aluOut;	// @[src/main/NPC.scala:47:19]
  wire [11:0] _EX_io_EX2MEM_bits_csrAddr;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_csrWrite;	// @[src/main/NPC.scala:47:19]
  wire [31:0] _EX_io_EX2MEM_bits_csrWdata;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_csrRead;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_syscall;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_mret;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_EX2MEM_bits_halt;	// @[src/main/NPC.scala:47:19]
  wire [31:0] _EX_io_pcBr;	// @[src/main/NPC.scala:47:19]
  wire        _EX_io_brTaken;	// @[src/main/NPC.scala:47:19]
  wire        _ID_io_IF2ID_ready;	// @[src/main/NPC.scala:46:19]
  wire [31:0] _ID_io_ID2EX_bits_pc;	// @[src/main/NPC.scala:46:19]
  wire [2:0]  _ID_io_ID2EX_bits_func3;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_memWrite;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_memRead;	// @[src/main/NPC.scala:46:19]
  wire [4:0]  _ID_io_ID2EX_bits_rs1;	// @[src/main/NPC.scala:46:19]
  wire [4:0]  _ID_io_ID2EX_bits_rs2;	// @[src/main/NPC.scala:46:19]
  wire [4:0]  _ID_io_ID2EX_bits_rd;	// @[src/main/NPC.scala:46:19]
  wire [31:0] _ID_io_ID2EX_bits_rdata1;	// @[src/main/NPC.scala:46:19]
  wire [31:0] _ID_io_ID2EX_bits_rdata2;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_regWrite;	// @[src/main/NPC.scala:46:19]
  wire [31:0] _ID_io_ID2EX_bits_imm;	// @[src/main/NPC.scala:46:19]
  wire [3:0]  _ID_io_ID2EX_bits_aluOp;	// @[src/main/NPC.scala:46:19]
  wire [1:0]  _ID_io_ID2EX_bits_aluSrc1;	// @[src/main/NPC.scala:46:19]
  wire [1:0]  _ID_io_ID2EX_bits_aluSrc2;	// @[src/main/NPC.scala:46:19]
  wire [1:0]  _ID_io_ID2EX_bits_pcSrc;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_jump;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_csrWrite;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_csrRead;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_syscall;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_mret;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ID2EX_bits_halt;	// @[src/main/NPC.scala:46:19]
  wire        _ID_io_ret;	// @[src/main/NPC.scala:46:19]
  wire        _IF_io_Pre2IF_ready;	// @[src/main/NPC.scala:45:19]
  wire        _IF_io_IF2ID_valid;	// @[src/main/NPC.scala:45:19]
  wire [31:0] _IF_io_IF2ID_bits_pc;	// @[src/main/NPC.scala:45:19]
  wire [31:0] _IF_io_IF2ID_bits_inst;	// @[src/main/NPC.scala:45:19]
  wire        _IF_io_r_ready;	// @[src/main/NPC.scala:45:19]
  wire [31:0] _IF_io_pcNext;	// @[src/main/NPC.scala:45:19]
  wire        _IF_io_brFail;	// @[src/main/NPC.scala:45:19]
  reg         Pre2IFValid;	// @[src/main/NPC.scala:88:28]
  reg         IF2IDValid;	// @[src/main/NPC.scala:89:28]
  reg         ID2EXValid;	// @[src/main/NPC.scala:90:28]
  reg         EX2MEMValid;	// @[src/main/NPC.scala:91:28]
  reg         MEM2WBValid;	// @[src/main/NPC.scala:92:28]
  reg         arInstValid;	// @[src/main/NPC.scala:94:29]
  reg         arwDataValid;	// @[src/main/NPC.scala:95:29]
  reg         arAssert;	// @[src/main/NPC.scala:124:26]
  reg         arFireReg;	// @[src/main/NPC.scala:125:26]
  wire        _Pre2IF_valid_T = _instCache_io_in_ar_ready & instAxiLite_ar_valid;	// @[src/main/NPC.scala:132:33, :341:27, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        Pre2IF_valid = (_Pre2IF_valid_T | arFireReg) & ~flush;	// @[src/main/NPC.scala:125:26, :130:{28,42,45}, :319:36, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  assign instAxiLite_ar_valid = ~arFireReg & ~reset;	// @[src/main/NPC.scala:125:26, :132:{22,33,36}]
  reg  [31:0] ID_io_IF2ID_bits_r_pc;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] ID_io_IF2ID_bits_r_inst;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] EX_io_ID2EX_bits_r_pc;	// @[src/main/pipeline.scala:8:28]
  reg  [2:0]  EX_io_ID2EX_bits_r_func3;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_memWrite;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_memRead;	// @[src/main/pipeline.scala:8:28]
  reg  [4:0]  EX_io_ID2EX_bits_r_rs1;	// @[src/main/pipeline.scala:8:28]
  reg  [4:0]  EX_io_ID2EX_bits_r_rs2;	// @[src/main/pipeline.scala:8:28]
  reg  [4:0]  EX_io_ID2EX_bits_r_rd;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] EX_io_ID2EX_bits_r_rdata1;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] EX_io_ID2EX_bits_r_rdata2;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_regWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] EX_io_ID2EX_bits_r_imm;	// @[src/main/pipeline.scala:8:28]
  reg  [3:0]  EX_io_ID2EX_bits_r_aluOp;	// @[src/main/pipeline.scala:8:28]
  reg  [1:0]  EX_io_ID2EX_bits_r_aluSrc1;	// @[src/main/pipeline.scala:8:28]
  reg  [1:0]  EX_io_ID2EX_bits_r_aluSrc2;	// @[src/main/pipeline.scala:8:28]
  reg  [1:0]  EX_io_ID2EX_bits_r_pcSrc;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_jump;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_csrWrite;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_csrRead;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_syscall;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_mret;	// @[src/main/pipeline.scala:8:28]
  reg         EX_io_ID2EX_bits_r_halt;	// @[src/main/pipeline.scala:8:28]
  wire        MEMRegWrite =
    MEM_io_EX2MEM_bits_r_regWrite & EX2MEMValid & (|MEM_io_EX2MEM_bits_r_rd);	// @[src/main/NPC.scala:91:28, :235:{41,56,73}, src/main/pipeline.scala:8:28]
  wire        WBRegWrite =
    WB_io_MEM2WB_bits_r_regWrite & MEM2WBValid & (|WB_io_MEM2WB_bits_r_rd);	// @[src/main/NPC.scala:92:28, :236:{40,55,71}, src/main/pipeline.scala:8:28]
  wire        hazard1_0 = MEM_io_EX2MEM_bits_r_rd == EX_io_ID2EX_bits_r_rs1 & MEMRegWrite;	// @[src/main/NPC.scala:235:{41,56}, :239:{32,51}, src/main/pipeline.scala:8:28]
  wire        hazard2_0 = MEM_io_EX2MEM_bits_r_rd == EX_io_ID2EX_bits_r_rs2 & MEMRegWrite;	// @[src/main/NPC.scala:235:{41,56}, :240:{32,51}, src/main/pipeline.scala:8:28]
  wire        hazard1_1 = WB_io_MEM2WB_bits_r_rd == EX_io_ID2EX_bits_r_rs1 & WBRegWrite;	// @[src/main/NPC.scala:236:{40,55}, :241:{31,50}, src/main/pipeline.scala:8:28]
  wire        hazard2_1 = WB_io_MEM2WB_bits_r_rd == EX_io_ID2EX_bits_r_rs2 & WBRegWrite;	// @[src/main/NPC.scala:236:{40,55}, :242:{31,50}, src/main/pipeline.scala:8:28]
  reg  [31:0] MEM_io_EX2MEM_bits_r_pc;	// @[src/main/pipeline.scala:8:28]
  reg  [2:0]  MEM_io_EX2MEM_bits_r_func3;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_memWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] MEM_io_EX2MEM_bits_r_rdata2;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] MEM_io_EX2MEM_bits_r_aluOut;	// @[src/main/pipeline.scala:8:28]
  reg  [11:0] MEM_io_EX2MEM_bits_r_csrAddr;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_csrWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] MEM_io_EX2MEM_bits_r_csrWdata;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_csrRead;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_syscall;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_mret;	// @[src/main/pipeline.scala:8:28]
  reg         MEM_io_EX2MEM_bits_r_halt;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] WB_io_MEM2WB_bits_r_pc;	// @[src/main/pipeline.scala:8:28]
  reg  [2:0]  WB_io_MEM2WB_bits_r_func3;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_memWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] WB_io_MEM2WB_bits_r_aluOut;	// @[src/main/pipeline.scala:8:28]
  reg  [11:0] WB_io_MEM2WB_bits_r_csrAddr;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_csrWrite;	// @[src/main/pipeline.scala:8:28]
  reg  [31:0] WB_io_MEM2WB_bits_r_csrWdata;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_csrRead;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_syscall;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_mret;	// @[src/main/pipeline.scala:8:28]
  reg         WB_io_MEM2WB_bits_r_halt;	// @[src/main/pipeline.scala:8:28]
  assign flush = _WB_io_WBout_bits_syscall | _WB_io_WBout_bits_mret;	// @[src/main/NPC.scala:49:19, :319:36]
  `ifndef SYNTHESIS	// @[src/main/NPC.scala:351:13]
    always @(posedge clock) begin	// @[src/main/NPC.scala:351:13]
      if ((`PRINTF_COND_) & _WB_io_WBout_bits_halt & ~reset) begin	// @[src/main/NPC.scala:49:19, :351:13, :355:13]
        $fwrite(32'h80000002, "\n");	// @[src/main/NPC.scala:351:13]
        $fwrite(32'h80000002, "************ cache ***************************\n");	// @[src/main/NPC.scala:352:13]
        $fwrite(32'h80000002, "cache access number           : %d\n", 64'h0);	// @[src/main/NPC.scala:353:13]
        $fwrite(32'h80000002, "cahce miss number             : %d\n", 64'h0);	// @[src/main/NPC.scala:354:13]
        $fwrite(32'h80000002, "\n");	// @[src/main/NPC.scala:355:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire        _arInstValid_T = _IF_io_Pre2IF_ready & Pre2IF_valid;	// @[src/main/NPC.scala:45:19, :130:42, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _arwDataValid_T = _WB_io_MEM2WB_ready & _MEM_io_MEM2WB_valid;	// @[src/main/NPC.scala:48:19, :49:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _ID_io_IF2ID_bits_T = _ID_io_IF2ID_ready & _IF_io_IF2ID_valid;	// @[src/main/NPC.scala:45:19, :46:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        IFoutValid = _IF_io_IF2ID_valid & Pre2IFValid & ~_EX_io_brTaken;	// @[src/main/NPC.scala:45:19, :47:19, :88:28, :179:{29,44,47}]
  wire        IDoutValid = IF2IDValid & ~_EX_io_brTaken;	// @[src/main/NPC.scala:47:19, :89:28, :179:47, :207:43]
  wire        EXoutValid = _EX_io_EX2MEM_valid & ID2EXValid;	// @[src/main/NPC.scala:47:19, :90:28, :252:29]
  wire        _WB_io_MEM2WB_bits_T = _WB_io_MEM2WB_ready & _MEM_io_MEM2WB_valid;	// @[src/main/NPC.scala:48:19, :49:19, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        MEMoutValid = _MEM_io_MEM2WB_valid & EX2MEMValid;	// @[src/main/NPC.scala:48:19, :91:28, :279:31]
  always @(posedge clock) begin	// @[src/main/NPC.scala:32:7]
    if (reset) begin	// @[src/main/NPC.scala:32:7]
      Pre2IFValid <= 1'h0;	// @[src/main/NPC.scala:88:28]
      IF2IDValid <= 1'h0;	// @[src/main/NPC.scala:89:28]
      ID2EXValid <= 1'h0;	// @[src/main/NPC.scala:90:28]
      EX2MEMValid <= 1'h0;	// @[src/main/NPC.scala:91:28]
      MEM2WBValid <= 1'h0;	// @[src/main/NPC.scala:92:28]
      arInstValid <= 1'h0;	// @[src/main/NPC.scala:94:29]
      arwDataValid <= 1'h0;	// @[src/main/NPC.scala:95:29]
      arAssert <= 1'h0;	// @[src/main/NPC.scala:124:26]
      arFireReg <= 1'h0;	// @[src/main/NPC.scala:125:26]
    end
    else begin	// @[src/main/NPC.scala:32:7]
      Pre2IFValid <=
        ~flush
        & (_arInstValid_T
             ? ~_IF_io_brFail
             : ~(~Pre2IF_valid & _ID_io_IF2ID_bits_T | ~_ID_io_IF2ID_bits_T
                 & _EX_io_brTaken) & Pre2IFValid);	// @[src/main/NPC.scala:45:19, :47:19, :88:28, :130:42, :144:21, :150:24, :151:{10,22}, :152:{10,22}, :319:36, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      IF2IDValid <=
        ~flush
        & (_ID_io_IF2ID_ready & _IF_io_IF2ID_valid
             ? IFoutValid
             : ~(~_IF_io_IF2ID_valid & _EX_io_ID2EX_ready | ~_EX_io_ID2EX_ready
                 & _EX_io_brTaken) & IF2IDValid);	// @[src/main/NPC.scala:45:19, :46:19, :47:19, :89:28, :144:21, :179:{29,44}, :186:20, :193:{10,22}, :194:{10,22}, :319:36, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      ID2EXValid <= ~flush & (_EX_io_ID2EX_ready ? IDoutValid : ID2EXValid);	// @[src/main/NPC.scala:47:19, :90:28, :144:21, :207:43, :215:20, :319:36, src/main/scala/chisel3/util/Mux.scala:126:16]
      EX2MEMValid <=
        ~flush
        & (_MEM_io_EX2MEM_ready & _EX_io_EX2MEM_valid
             ? EXoutValid
             : ~(~_EX_io_EX2MEM_valid & _WB_io_MEM2WB_bits_T) & EX2MEMValid);	// @[src/main/NPC.scala:47:19, :48:19, :91:28, :144:21, :252:29, :260:21, :267:{10,23}, :319:36, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      MEM2WBValid <=
        ~flush
        & (_arwDataValid_T
             ? MEMoutValid
             : ~(~_MEM_io_MEM2WB_valid & _WB_io_WBout_valid) & MEM2WBValid);	// @[src/main/NPC.scala:48:19, :49:19, :92:28, :144:21, :279:31, :286:21, :293:{10,22}, :319:36, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_arInstValid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        arInstValid <= Pre2IF_valid;	// @[src/main/NPC.scala:94:29, :130:42]
      else	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        arInstValid <= ~(~Pre2IF_valid & _ID_io_IF2ID_bits_T) & arInstValid;	// @[src/main/NPC.scala:94:29, :130:42, :151:10, :161:20, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16]
      if (_arwDataValid_T)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        arwDataValid <=
          (_MEM_io_MEM2WB_bits_memRead | _MEM_io_MEM2WB_bits_memWrite)
          & _MEM_io_MEM2WB_valid;	// @[src/main/NPC.scala:48:19, :95:29, :301:{44,69}]
      else	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        arwDataValid <= ~(~_MEM_io_MEM2WB_valid & _WB_io_WBout_valid) & arwDataValid;	// @[src/main/NPC.scala:48:19, :49:19, :95:29, :293:10, :302:20, src/main/scala/chisel3/util/Mux.scala:126:16]
      arAssert <= ~_arInstValid_T & (instAxiLite_ar_valid | arAssert);	// @[src/main/NPC.scala:124:26, :128:22, :129:{22,46}, :132:33, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      arFireReg <= ~_arInstValid_T & (_Pre2IF_valid_T | arFireReg);	// @[src/main/NPC.scala:125:26, :128:{22,46}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
    end
    if (_ID_io_IF2ID_bits_T & IFoutValid) begin	// @[src/main/NPC.scala:179:{29,44}, src/main/pipeline.scala:8:50, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ID_io_IF2ID_bits_r_pc <= _IF_io_IF2ID_bits_pc;	// @[src/main/NPC.scala:45:19, src/main/pipeline.scala:8:28]
      ID_io_IF2ID_bits_r_inst <= _IF_io_IF2ID_bits_inst;	// @[src/main/NPC.scala:45:19, src/main/pipeline.scala:8:28]
    end
    if (_EX_io_ID2EX_ready & IDoutValid) begin	// @[src/main/NPC.scala:47:19, :207:43, src/main/pipeline.scala:8:50]
      EX_io_ID2EX_bits_r_pc <= _ID_io_ID2EX_bits_pc;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_func3 <= _ID_io_ID2EX_bits_func3;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_memWrite <= _ID_io_ID2EX_bits_memWrite;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_memRead <= _ID_io_ID2EX_bits_memRead;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_rs1 <= _ID_io_ID2EX_bits_rs1;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_rs2 <= _ID_io_ID2EX_bits_rs2;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_rd <= _ID_io_ID2EX_bits_rd;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_rdata1 <= _ID_io_ID2EX_bits_rdata1;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_rdata2 <= _ID_io_ID2EX_bits_rdata2;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_regWrite <= _ID_io_ID2EX_bits_regWrite;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_imm <= _ID_io_ID2EX_bits_imm;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_aluOp <= _ID_io_ID2EX_bits_aluOp;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_aluSrc1 <= _ID_io_ID2EX_bits_aluSrc1;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_aluSrc2 <= _ID_io_ID2EX_bits_aluSrc2;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_pcSrc <= _ID_io_ID2EX_bits_pcSrc;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_jump <= _ID_io_ID2EX_bits_jump;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_csrWrite <= _ID_io_ID2EX_bits_csrWrite;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_csrRead <= _ID_io_ID2EX_bits_csrRead;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_syscall <= _ID_io_ID2EX_bits_syscall;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_mret <= _ID_io_ID2EX_bits_mret;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
      EX_io_ID2EX_bits_r_halt <= _ID_io_ID2EX_bits_halt;	// @[src/main/NPC.scala:46:19, src/main/pipeline.scala:8:28]
    end
    if (_MEM_io_EX2MEM_ready & _EX_io_EX2MEM_valid & EXoutValid) begin	// @[src/main/NPC.scala:47:19, :48:19, :252:29, src/main/pipeline.scala:8:50, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      MEM_io_EX2MEM_bits_r_pc <= _EX_io_EX2MEM_bits_pc;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_func3 <= _EX_io_EX2MEM_bits_func3;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_memWrite <= _EX_io_EX2MEM_bits_memWrite;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_memRead <= _EX_io_EX2MEM_bits_memRead;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_rd <= _EX_io_EX2MEM_bits_rd;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_rdata2 <= _EX_io_EX2MEM_bits_rdata2;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_regWrite <= _EX_io_EX2MEM_bits_regWrite;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_aluOut <= _EX_io_EX2MEM_bits_aluOut;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_csrAddr <= _EX_io_EX2MEM_bits_csrAddr;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_csrWrite <= _EX_io_EX2MEM_bits_csrWrite;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_csrWdata <= _EX_io_EX2MEM_bits_csrWdata;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_csrRead <= _EX_io_EX2MEM_bits_csrRead;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_syscall <= _EX_io_EX2MEM_bits_syscall;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_mret <= _EX_io_EX2MEM_bits_mret;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
      MEM_io_EX2MEM_bits_r_halt <= _EX_io_EX2MEM_bits_halt;	// @[src/main/NPC.scala:47:19, src/main/pipeline.scala:8:28]
    end
    if (_WB_io_MEM2WB_bits_T & MEMoutValid) begin	// @[src/main/NPC.scala:279:31, src/main/pipeline.scala:8:50, src/main/scala/chisel3/util/Decoupled.scala:51:35]
      WB_io_MEM2WB_bits_r_pc <= _MEM_io_MEM2WB_bits_pc;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_func3 <= _MEM_io_MEM2WB_bits_func3;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_memRead <= _MEM_io_MEM2WB_bits_memRead;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_memWrite <= _MEM_io_MEM2WB_bits_memWrite;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_rd <= _MEM_io_MEM2WB_bits_rd;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_regWrite <= _MEM_io_MEM2WB_bits_regWrite;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_aluOut <= _MEM_io_MEM2WB_bits_aluOut;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_csrAddr <= _MEM_io_MEM2WB_bits_csrAddr;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_csrWrite <= _MEM_io_MEM2WB_bits_csrWrite;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_csrWdata <= _MEM_io_MEM2WB_bits_csrWdata;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_csrRead <= _MEM_io_MEM2WB_bits_csrRead;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_syscall <= _MEM_io_MEM2WB_bits_syscall;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_mret <= _MEM_io_MEM2WB_bits_mret;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
      WB_io_MEM2WB_bits_r_halt <= _MEM_io_MEM2WB_bits_halt;	// @[src/main/NPC.scala:48:19, src/main/pipeline.scala:8:28]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/NPC.scala:32:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/NPC.scala:32:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/NPC.scala:32:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:19];	// @[src/main/NPC.scala:32:7]
    initial begin	// @[src/main/NPC.scala:32:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/NPC.scala:32:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/NPC.scala:32:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/NPC.scala:32:7]
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/NPC.scala:32:7]
        end	// @[src/main/NPC.scala:32:7]
        Pre2IFValid = _RANDOM[5'h0][0];	// @[src/main/NPC.scala:32:7, :88:28]
        IF2IDValid = _RANDOM[5'h0][1];	// @[src/main/NPC.scala:32:7, :88:28, :89:28]
        ID2EXValid = _RANDOM[5'h0][2];	// @[src/main/NPC.scala:32:7, :88:28, :90:28]
        EX2MEMValid = _RANDOM[5'h0][3];	// @[src/main/NPC.scala:32:7, :88:28, :91:28]
        MEM2WBValid = _RANDOM[5'h0][4];	// @[src/main/NPC.scala:32:7, :88:28, :92:28]
        arInstValid = _RANDOM[5'h0][5];	// @[src/main/NPC.scala:32:7, :88:28, :94:29]
        arwDataValid = _RANDOM[5'h0][6];	// @[src/main/NPC.scala:32:7, :88:28, :95:29]
        arAssert = _RANDOM[5'h0][7];	// @[src/main/NPC.scala:32:7, :88:28, :124:26]
        arFireReg = _RANDOM[5'h0][8];	// @[src/main/NPC.scala:32:7, :88:28, :125:26]
        ID_io_IF2ID_bits_r_pc = {_RANDOM[5'h0][31:9], _RANDOM[5'h1][8:0]};	// @[src/main/NPC.scala:32:7, :88:28, src/main/pipeline.scala:8:28]
        ID_io_IF2ID_bits_r_inst = {_RANDOM[5'h1][31:9], _RANDOM[5'h2][8:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_pc = {_RANDOM[5'h2][31:9], _RANDOM[5'h3][8:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_func3 = _RANDOM[5'h4][11:9];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_memWrite = _RANDOM[5'h4][12];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_memRead = _RANDOM[5'h4][13];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_rs1 = _RANDOM[5'h4][18:14];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_rs2 = _RANDOM[5'h4][23:19];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_rd = _RANDOM[5'h4][28:24];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_rdata1 = {_RANDOM[5'h4][31:29], _RANDOM[5'h5][28:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_rdata2 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][28:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_regWrite = _RANDOM[5'h6][29];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_imm = {_RANDOM[5'h6][31:30], _RANDOM[5'h7][29:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_aluOp = {_RANDOM[5'h7][31:30], _RANDOM[5'h8][1:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_aluSrc1 = _RANDOM[5'h8][3:2];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_aluSrc2 = _RANDOM[5'h8][5:4];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_pcSrc = _RANDOM[5'h8][7:6];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_jump = _RANDOM[5'h8][8];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_csrWrite = _RANDOM[5'h8][9];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_csrRead = _RANDOM[5'h8][10];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_syscall = _RANDOM[5'h8][11];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_mret = _RANDOM[5'h8][12];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        EX_io_ID2EX_bits_r_halt = _RANDOM[5'h8][13];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_pc = {_RANDOM[5'h8][31:14], _RANDOM[5'h9][13:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_func3 = _RANDOM[5'hA][16:14];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_memWrite = _RANDOM[5'hA][17];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_memRead = _RANDOM[5'hA][18];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_rd = _RANDOM[5'hA][23:19];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_rdata2 = {_RANDOM[5'hA][31:24], _RANDOM[5'hB][23:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_regWrite = _RANDOM[5'hB][24];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_aluOut = {_RANDOM[5'hB][31:25], _RANDOM[5'hC][24:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_csrAddr = {_RANDOM[5'hC][31:25], _RANDOM[5'hD][4:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_csrWrite = _RANDOM[5'hD][5];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_csrWdata = {_RANDOM[5'hD][31:6], _RANDOM[5'hE][5:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_csrRead = _RANDOM[5'hE][6];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_syscall = _RANDOM[5'hE][7];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_mret = _RANDOM[5'hE][8];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        MEM_io_EX2MEM_bits_r_halt = _RANDOM[5'hE][9];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_pc = {_RANDOM[5'hE][31:10], _RANDOM[5'hF][9:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_func3 = _RANDOM[5'h10][12:10];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_memRead = _RANDOM[5'h10][13];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_memWrite = _RANDOM[5'h10][14];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_rd = _RANDOM[5'h10][19:15];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_regWrite = _RANDOM[5'h10][20];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_aluOut = {_RANDOM[5'h10][31:21], _RANDOM[5'h11][20:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_csrAddr = {_RANDOM[5'h11][31:21], _RANDOM[5'h12][0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_csrWrite = _RANDOM[5'h12][1];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_csrWdata = {_RANDOM[5'h12][31:2], _RANDOM[5'h13][1:0]};	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_csrRead = _RANDOM[5'h13][2];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_syscall = _RANDOM[5'h13][3];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_mret = _RANDOM[5'h13][4];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
        WB_io_MEM2WB_bits_r_halt = _RANDOM[5'h13][5];	// @[src/main/NPC.scala:32:7, src/main/pipeline.scala:8:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/NPC.scala:32:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/NPC.scala:32:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IFU IF (	// @[src/main/NPC.scala:45:19]
    .clock              (clock),
    .reset              (reset),
    .io_inValid         (Pre2IFValid),	// @[src/main/NPC.scala:88:28]
    .io_arValid         (arInstValid),	// @[src/main/NPC.scala:94:29]
    .io_Pre2IF_ready    (_IF_io_Pre2IF_ready),
    .io_Pre2IF_valid    (Pre2IF_valid),	// @[src/main/NPC.scala:130:42]
    .io_IF2ID_ready     (_ID_io_IF2ID_ready),	// @[src/main/NPC.scala:46:19]
    .io_IF2ID_valid     (_IF_io_IF2ID_valid),
    .io_IF2ID_bits_pc   (_IF_io_IF2ID_bits_pc),
    .io_IF2ID_bits_inst (_IF_io_IF2ID_bits_inst),
    .io_r_ready         (_IF_io_r_ready),
    .io_r_valid         (_instCache_io_in_r_valid),	// @[src/main/NPC.scala:341:27]
    .io_r_bits_rdata    (_instCache_io_in_r_bits_rdata),	// @[src/main/NPC.scala:341:27]
    .io_arAssert        (arAssert),	// @[src/main/NPC.scala:124:26]
    .io_brTaken
      (_EX_io_brTaken | _WB_io_WBout_bits_syscall | _WB_io_WBout_bits_mret),	// @[src/main/NPC.scala:47:19, :49:19, :174:{29,51}]
    .io_pcBr
      (_WB_io_WBout_bits_syscall
         ? _WB_io_WBout_bits_pcTrap
         : _WB_io_WBout_bits_mret ? _WB_io_WBout_bits_pcMret : _EX_io_pcBr),	// @[src/main/NPC.scala:47:19, :49:19, :169:20, :172:8]
    .io_pcNext          (_IF_io_pcNext),
    .io_brFail          (_IF_io_brFail)
  );	// @[src/main/NPC.scala:45:19]
  IDU ID (	// @[src/main/NPC.scala:46:19]
    .clock                  (clock),
    .io_inValid             (IF2IDValid),	// @[src/main/NPC.scala:89:28]
    .io_IF2ID_ready         (_ID_io_IF2ID_ready),
    .io_IF2ID_bits_pc       (ID_io_IF2ID_bits_r_pc),	// @[src/main/pipeline.scala:8:28]
    .io_IF2ID_bits_inst     (ID_io_IF2ID_bits_r_inst),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_ready         (_EX_io_ID2EX_ready),	// @[src/main/NPC.scala:47:19]
    .io_ID2EX_bits_pc       (_ID_io_ID2EX_bits_pc),
    .io_ID2EX_bits_func3    (_ID_io_ID2EX_bits_func3),
    .io_ID2EX_bits_memWrite (_ID_io_ID2EX_bits_memWrite),
    .io_ID2EX_bits_memRead  (_ID_io_ID2EX_bits_memRead),
    .io_ID2EX_bits_rs1      (_ID_io_ID2EX_bits_rs1),
    .io_ID2EX_bits_rs2      (_ID_io_ID2EX_bits_rs2),
    .io_ID2EX_bits_rd       (_ID_io_ID2EX_bits_rd),
    .io_ID2EX_bits_rdata1   (_ID_io_ID2EX_bits_rdata1),
    .io_ID2EX_bits_rdata2   (_ID_io_ID2EX_bits_rdata2),
    .io_ID2EX_bits_regWrite (_ID_io_ID2EX_bits_regWrite),
    .io_ID2EX_bits_imm      (_ID_io_ID2EX_bits_imm),
    .io_ID2EX_bits_aluOp    (_ID_io_ID2EX_bits_aluOp),
    .io_ID2EX_bits_aluSrc1  (_ID_io_ID2EX_bits_aluSrc1),
    .io_ID2EX_bits_aluSrc2  (_ID_io_ID2EX_bits_aluSrc2),
    .io_ID2EX_bits_pcSrc    (_ID_io_ID2EX_bits_pcSrc),
    .io_ID2EX_bits_jump     (_ID_io_ID2EX_bits_jump),
    .io_ID2EX_bits_csrWrite (_ID_io_ID2EX_bits_csrWrite),
    .io_ID2EX_bits_csrRead  (_ID_io_ID2EX_bits_csrRead),
    .io_ID2EX_bits_syscall  (_ID_io_ID2EX_bits_syscall),
    .io_ID2EX_bits_mret     (_ID_io_ID2EX_bits_mret),
    .io_ID2EX_bits_halt     (_ID_io_ID2EX_bits_halt),
    .io_regWrite            (_WB_io_WBout_bits_regWrite),	// @[src/main/NPC.scala:49:19]
    .io_regWdata            (_WB_io_WBout_bits_regWdata),	// @[src/main/NPC.scala:49:19]
    .io_regWaddr            (_WB_io_WBout_bits_rd),	// @[src/main/NPC.scala:49:19]
    .io_ret                 (_ID_io_ret)
  );	// @[src/main/NPC.scala:46:19]
  EXU EX (	// @[src/main/NPC.scala:47:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_inValid              (ID2EXValid),	// @[src/main/NPC.scala:90:28]
    .io_WBoutValid           (_WB_io_WBout_valid),	// @[src/main/NPC.scala:49:19]
    .io_ID2EX_ready          (_EX_io_ID2EX_ready),
    .io_ID2EX_bits_pc        (EX_io_ID2EX_bits_r_pc),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_func3     (EX_io_ID2EX_bits_r_func3),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_memWrite  (EX_io_ID2EX_bits_r_memWrite),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_memRead   (EX_io_ID2EX_bits_r_memRead),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_rs1       (EX_io_ID2EX_bits_r_rs1),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_rs2       (EX_io_ID2EX_bits_r_rs2),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_rd        (EX_io_ID2EX_bits_r_rd),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_rdata1    (EX_io_ID2EX_bits_r_rdata1),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_rdata2    (EX_io_ID2EX_bits_r_rdata2),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_regWrite  (EX_io_ID2EX_bits_r_regWrite),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_imm       (EX_io_ID2EX_bits_r_imm),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_aluOp     (EX_io_ID2EX_bits_r_aluOp),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_aluSrc1   (EX_io_ID2EX_bits_r_aluSrc1),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_aluSrc2   (EX_io_ID2EX_bits_r_aluSrc2),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_pcSrc     (EX_io_ID2EX_bits_r_pcSrc),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_jump      (EX_io_ID2EX_bits_r_jump),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_csrWrite  (EX_io_ID2EX_bits_r_csrWrite),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_csrRead   (EX_io_ID2EX_bits_r_csrRead),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_syscall   (EX_io_ID2EX_bits_r_syscall),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_mret      (EX_io_ID2EX_bits_r_mret),	// @[src/main/pipeline.scala:8:28]
    .io_ID2EX_bits_halt      (EX_io_ID2EX_bits_r_halt),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_ready         (_MEM_io_EX2MEM_ready),	// @[src/main/NPC.scala:48:19]
    .io_EX2MEM_valid         (_EX_io_EX2MEM_valid),
    .io_EX2MEM_bits_pc       (_EX_io_EX2MEM_bits_pc),
    .io_EX2MEM_bits_func3    (_EX_io_EX2MEM_bits_func3),
    .io_EX2MEM_bits_memWrite (_EX_io_EX2MEM_bits_memWrite),
    .io_EX2MEM_bits_memRead  (_EX_io_EX2MEM_bits_memRead),
    .io_EX2MEM_bits_rd       (_EX_io_EX2MEM_bits_rd),
    .io_EX2MEM_bits_rdata2   (_EX_io_EX2MEM_bits_rdata2),
    .io_EX2MEM_bits_regWrite (_EX_io_EX2MEM_bits_regWrite),
    .io_EX2MEM_bits_aluOut   (_EX_io_EX2MEM_bits_aluOut),
    .io_EX2MEM_bits_csrAddr  (_EX_io_EX2MEM_bits_csrAddr),
    .io_EX2MEM_bits_csrWrite (_EX_io_EX2MEM_bits_csrWrite),
    .io_EX2MEM_bits_csrWdata (_EX_io_EX2MEM_bits_csrWdata),
    .io_EX2MEM_bits_csrRead  (_EX_io_EX2MEM_bits_csrRead),
    .io_EX2MEM_bits_syscall  (_EX_io_EX2MEM_bits_syscall),
    .io_EX2MEM_bits_mret     (_EX_io_EX2MEM_bits_mret),
    .io_EX2MEM_bits_halt     (_EX_io_EX2MEM_bits_halt),
    .io_pcBr                 (_EX_io_pcBr),
    .io_brTaken              (_EX_io_brTaken),
    .io_bypassMEM            (MEM_io_EX2MEM_bits_r_aluOut),	// @[src/main/pipeline.scala:8:28]
    .io_bypassWB             (WB_io_MEM2WB_bits_r_aluOut),	// @[src/main/pipeline.scala:8:28]
    .io_bypassLD             (_WB_io_WBout_bits_regWdata),	// @[src/main/NPC.scala:49:19]
    .io_hazard1              ({hazard1_1, hazard1_0}),	// @[src/main/NPC.scala:239:51, :241:50, :246:30]
    .io_hazard2              ({hazard2_1, hazard2_0}),	// @[src/main/NPC.scala:240:51, :242:50, :247:30]
    .io_stall
      ((hazard1_0 | hazard2_0) & MEM_io_EX2MEM_bits_r_memRead & EX2MEMValid
       | (hazard1_1 | hazard2_1) & WB_io_MEM2WB_bits_r_memRead & MEM2WBValid)	// @[src/main/NPC.scala:91:28, :92:28, :239:51, :240:51, :241:50, :242:50, :243:{24,39,61,76}, :244:{17,32,53}, src/main/pipeline.scala:8:28]
  );	// @[src/main/NPC.scala:47:19]
  MEMU MEM (	// @[src/main/NPC.scala:48:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_inValid              (EX2MEMValid),	// @[src/main/NPC.scala:91:28]
    .io_flush                (flush),	// @[src/main/NPC.scala:319:36]
    .io_memRaw
      (WB_io_MEM2WB_bits_r_aluOut[31:3] == MEM_io_EX2MEM_bits_r_aluOut[31:3]
       & WB_io_MEM2WB_bits_r_memWrite & MEM_io_EX2MEM_bits_r_memRead & EX2MEMValid
       & MEM2WBValid),	// @[src/main/NPC.scala:91:28, :92:28, :306:{30,38,59,68}, :307:{25,48}, :308:18, src/main/pipeline.scala:8:28]
    .io_EX2MEM_ready         (_MEM_io_EX2MEM_ready),
    .io_EX2MEM_valid         (_EX_io_EX2MEM_valid),	// @[src/main/NPC.scala:47:19]
    .io_EX2MEM_bits_pc       (MEM_io_EX2MEM_bits_r_pc),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_func3    (MEM_io_EX2MEM_bits_r_func3),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_memWrite (MEM_io_EX2MEM_bits_r_memWrite),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_memRead  (MEM_io_EX2MEM_bits_r_memRead),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_rd       (MEM_io_EX2MEM_bits_r_rd),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_rdata2   (MEM_io_EX2MEM_bits_r_rdata2),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_regWrite (MEM_io_EX2MEM_bits_r_regWrite),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_aluOut   (MEM_io_EX2MEM_bits_r_aluOut),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_csrAddr  (MEM_io_EX2MEM_bits_r_csrAddr),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_csrWrite (MEM_io_EX2MEM_bits_r_csrWrite),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_csrWdata (MEM_io_EX2MEM_bits_r_csrWdata),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_csrRead  (MEM_io_EX2MEM_bits_r_csrRead),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_syscall  (MEM_io_EX2MEM_bits_r_syscall),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_mret     (MEM_io_EX2MEM_bits_r_mret),	// @[src/main/pipeline.scala:8:28]
    .io_EX2MEM_bits_halt     (MEM_io_EX2MEM_bits_r_halt),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_ready         (_WB_io_MEM2WB_ready),	// @[src/main/NPC.scala:49:19]
    .io_MEM2WB_valid         (_MEM_io_MEM2WB_valid),
    .io_MEM2WB_bits_pc       (_MEM_io_MEM2WB_bits_pc),
    .io_MEM2WB_bits_func3    (_MEM_io_MEM2WB_bits_func3),
    .io_MEM2WB_bits_memRead  (_MEM_io_MEM2WB_bits_memRead),
    .io_MEM2WB_bits_memWrite (_MEM_io_MEM2WB_bits_memWrite),
    .io_MEM2WB_bits_rd       (_MEM_io_MEM2WB_bits_rd),
    .io_MEM2WB_bits_regWrite (_MEM_io_MEM2WB_bits_regWrite),
    .io_MEM2WB_bits_aluOut   (_MEM_io_MEM2WB_bits_aluOut),
    .io_MEM2WB_bits_csrAddr  (_MEM_io_MEM2WB_bits_csrAddr),
    .io_MEM2WB_bits_csrWrite (_MEM_io_MEM2WB_bits_csrWrite),
    .io_MEM2WB_bits_csrWdata (_MEM_io_MEM2WB_bits_csrWdata),
    .io_MEM2WB_bits_csrRead  (_MEM_io_MEM2WB_bits_csrRead),
    .io_MEM2WB_bits_syscall  (_MEM_io_MEM2WB_bits_syscall),
    .io_MEM2WB_bits_mret     (_MEM_io_MEM2WB_bits_mret),
    .io_MEM2WB_bits_halt     (_MEM_io_MEM2WB_bits_halt),
    .io_ar_ready             (_arbiter_io_DataAxiLite_ar_ready),	// @[src/main/NPC.scala:336:23]
    .io_ar_valid             (_MEM_io_ar_valid),
    .io_ar_bits_araddr       (_MEM_io_ar_bits_araddr),
    .io_ar_bits_arsize       (_MEM_io_ar_bits_arsize),
    .io_aw_ready             (_arbiter_io_DataAxiLite_aw_ready),	// @[src/main/NPC.scala:336:23]
    .io_aw_valid             (_MEM_io_aw_valid),
    .io_aw_bits_awaddr       (_MEM_io_aw_bits_awaddr),
    .io_aw_bits_awsize       (_MEM_io_aw_bits_awsize),
    .io_w_ready              (_arbiter_io_DataAxiLite_w_ready),	// @[src/main/NPC.scala:336:23]
    .io_w_valid              (_MEM_io_w_valid),
    .io_w_bits_wdata         (_MEM_io_w_bits_wdata),
    .io_w_bits_wstrb         (_MEM_io_w_bits_wstrb)
  );	// @[src/main/NPC.scala:48:19]
  WBU WB (	// @[src/main/NPC.scala:49:19]
    .clock                   (clock),
    .reset                   (reset),
    .io_inValid              (MEM2WBValid),	// @[src/main/NPC.scala:92:28]
    .io_arwValid             (arwDataValid),	// @[src/main/NPC.scala:95:29]
    .io_MEM2WB_ready         (_WB_io_MEM2WB_ready),
    .io_MEM2WB_bits_pc       (WB_io_MEM2WB_bits_r_pc),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_func3    (WB_io_MEM2WB_bits_r_func3),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_memRead  (WB_io_MEM2WB_bits_r_memRead),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_memWrite (WB_io_MEM2WB_bits_r_memWrite),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_rd       (WB_io_MEM2WB_bits_r_rd),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_regWrite (WB_io_MEM2WB_bits_r_regWrite),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_aluOut   (WB_io_MEM2WB_bits_r_aluOut),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_csrAddr  (WB_io_MEM2WB_bits_r_csrAddr),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_csrWrite (WB_io_MEM2WB_bits_r_csrWrite),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_csrWdata (WB_io_MEM2WB_bits_r_csrWdata),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_csrRead  (WB_io_MEM2WB_bits_r_csrRead),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_syscall  (WB_io_MEM2WB_bits_r_syscall),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_mret     (WB_io_MEM2WB_bits_r_mret),	// @[src/main/pipeline.scala:8:28]
    .io_MEM2WB_bits_halt     (WB_io_MEM2WB_bits_r_halt),	// @[src/main/pipeline.scala:8:28]
    .io_WBout_valid          (_WB_io_WBout_valid),
    .io_WBout_bits_pc        (_WB_io_WBout_bits_pc),
    .io_WBout_bits_address   (_WB_io_WBout_bits_address),
    .io_WBout_bits_memRead   (_WB_io_WBout_bits_memRead),
    .io_WBout_bits_memWrite  (_WB_io_WBout_bits_memWrite),
    .io_WBout_bits_rd        (_WB_io_WBout_bits_rd),
    .io_WBout_bits_regWrite  (_WB_io_WBout_bits_regWrite),
    .io_WBout_bits_regWdata  (_WB_io_WBout_bits_regWdata),
    .io_WBout_bits_syscall   (_WB_io_WBout_bits_syscall),
    .io_WBout_bits_pcTrap    (_WB_io_WBout_bits_pcTrap),
    .io_WBout_bits_mret      (_WB_io_WBout_bits_mret),
    .io_WBout_bits_pcMret    (_WB_io_WBout_bits_pcMret),
    .io_WBout_bits_halt      (_WB_io_WBout_bits_halt),
    .io_r_ready              (_WB_io_r_ready),
    .io_r_valid              (_arbiter_io_DataAxiLite_r_valid),	// @[src/main/NPC.scala:336:23]
    .io_r_bits_rdata         (_arbiter_io_DataAxiLite_r_bits_rdata),	// @[src/main/NPC.scala:336:23]
    .io_b_ready              (_WB_io_b_ready),
    .io_b_valid              (_arbiter_io_DataAxiLite_b_valid)	// @[src/main/NPC.scala:336:23]
  );	// @[src/main/NPC.scala:49:19]
  AxiLiteArbiter arbiter (	// @[src/main/NPC.scala:336:23]
    .clock                          (clock),
    .reset                          (reset),
    .io_DataAxiLite_aw_ready        (_arbiter_io_DataAxiLite_aw_ready),
    .io_DataAxiLite_aw_valid        (_MEM_io_aw_valid),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_aw_bits_awaddr  (_MEM_io_aw_bits_awaddr),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_aw_bits_awsize  (_MEM_io_aw_bits_awsize),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_w_ready         (_arbiter_io_DataAxiLite_w_ready),
    .io_DataAxiLite_w_valid         (_MEM_io_w_valid),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_w_bits_wdata    (_MEM_io_w_bits_wdata),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_w_bits_wstrb    (_MEM_io_w_bits_wstrb),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_b_ready         (_WB_io_b_ready),	// @[src/main/NPC.scala:49:19]
    .io_DataAxiLite_b_valid         (_arbiter_io_DataAxiLite_b_valid),
    .io_DataAxiLite_ar_ready        (_arbiter_io_DataAxiLite_ar_ready),
    .io_DataAxiLite_ar_valid        (_MEM_io_ar_valid),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_ar_bits_araddr  (_MEM_io_ar_bits_araddr),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_ar_bits_arsize  (_MEM_io_ar_bits_arsize),	// @[src/main/NPC.scala:48:19]
    .io_DataAxiLite_r_ready         (_WB_io_r_ready),	// @[src/main/NPC.scala:49:19]
    .io_DataAxiLite_r_valid         (_arbiter_io_DataAxiLite_r_valid),
    .io_DataAxiLite_r_bits_rdata    (_arbiter_io_DataAxiLite_r_bits_rdata),
    .io_InstAxiLite_ar_ready        (_arbiter_io_InstAxiLite_ar_ready),
    .io_InstAxiLite_ar_valid        (_instCache_io_out_ar_valid),	// @[src/main/NPC.scala:341:27]
    .io_InstAxiLite_ar_bits_araddr  (_instCache_io_out_ar_bits_araddr),	// @[src/main/NPC.scala:341:27]
    .io_InstAxiLite_ar_bits_arlen   (_instCache_io_out_ar_bits_arlen),	// @[src/main/NPC.scala:341:27]
    .io_InstAxiLite_ar_bits_arburst (_instCache_io_out_ar_bits_arburst),	// @[src/main/NPC.scala:341:27]
    .io_InstAxiLite_r_ready         (_instCache_io_out_r_ready),	// @[src/main/NPC.scala:341:27]
    .io_InstAxiLite_r_valid         (_arbiter_io_InstAxiLite_r_valid),
    .io_InstAxiLite_r_bits_rdata    (_arbiter_io_InstAxiLite_r_bits_rdata),
    .io_InstAxiLite_r_bits_rlast    (_arbiter_io_InstAxiLite_r_bits_rlast),
    .io_master_aw_ready             (_xbar_io_master_aw_ready),	// @[src/main/NPC.scala:337:23]
    .io_master_aw_valid             (_arbiter_io_master_aw_valid),
    .io_master_aw_bits_awaddr       (_arbiter_io_master_aw_bits_awaddr),
    .io_master_aw_bits_awsize       (_arbiter_io_master_aw_bits_awsize),
    .io_master_w_ready              (_xbar_io_master_w_ready),	// @[src/main/NPC.scala:337:23]
    .io_master_w_valid              (_arbiter_io_master_w_valid),
    .io_master_w_bits_wdata         (_arbiter_io_master_w_bits_wdata),
    .io_master_w_bits_wstrb         (_arbiter_io_master_w_bits_wstrb),
    .io_master_b_ready              (_arbiter_io_master_b_ready),
    .io_master_b_valid              (_xbar_io_master_b_valid),	// @[src/main/NPC.scala:337:23]
    .io_master_ar_ready             (_xbar_io_master_ar_ready),	// @[src/main/NPC.scala:337:23]
    .io_master_ar_valid             (_arbiter_io_master_ar_valid),
    .io_master_ar_bits_araddr       (_arbiter_io_master_ar_bits_araddr),
    .io_master_ar_bits_arid         (_arbiter_io_master_ar_bits_arid),
    .io_master_ar_bits_arlen        (_arbiter_io_master_ar_bits_arlen),
    .io_master_ar_bits_arsize       (_arbiter_io_master_ar_bits_arsize),
    .io_master_ar_bits_arburst      (_arbiter_io_master_ar_bits_arburst),
    .io_master_r_ready              (_arbiter_io_master_r_ready),
    .io_master_r_valid              (_xbar_io_master_r_valid),	// @[src/main/NPC.scala:337:23]
    .io_master_r_bits_rdata         (_xbar_io_master_r_bits_rdata),	// @[src/main/NPC.scala:337:23]
    .io_master_r_bits_rlast         (_xbar_io_master_r_bits_rlast),	// @[src/main/NPC.scala:337:23]
    .io_master_r_bits_rid           (_xbar_io_master_r_bits_rid)	// @[src/main/NPC.scala:337:23]
  );	// @[src/main/NPC.scala:336:23]
  CrossBar xbar (	// @[src/main/NPC.scala:337:23]
    .clock                     (clock),
    .reset                     (reset),
    .io_master_aw_ready        (_xbar_io_master_aw_ready),
    .io_master_aw_valid        (_arbiter_io_master_aw_valid),	// @[src/main/NPC.scala:336:23]
    .io_master_aw_bits_awaddr  (_arbiter_io_master_aw_bits_awaddr),	// @[src/main/NPC.scala:336:23]
    .io_master_aw_bits_awsize  (_arbiter_io_master_aw_bits_awsize),	// @[src/main/NPC.scala:336:23]
    .io_master_w_ready         (_xbar_io_master_w_ready),
    .io_master_w_valid         (_arbiter_io_master_w_valid),	// @[src/main/NPC.scala:336:23]
    .io_master_w_bits_wdata    (_arbiter_io_master_w_bits_wdata),	// @[src/main/NPC.scala:336:23]
    .io_master_w_bits_wstrb    (_arbiter_io_master_w_bits_wstrb),	// @[src/main/NPC.scala:336:23]
    .io_master_b_ready         (_arbiter_io_master_b_ready),	// @[src/main/NPC.scala:336:23]
    .io_master_b_valid         (_xbar_io_master_b_valid),
    .io_master_ar_ready        (_xbar_io_master_ar_ready),
    .io_master_ar_valid        (_arbiter_io_master_ar_valid),	// @[src/main/NPC.scala:336:23]
    .io_master_ar_bits_araddr  (_arbiter_io_master_ar_bits_araddr),	// @[src/main/NPC.scala:336:23]
    .io_master_ar_bits_arid    (_arbiter_io_master_ar_bits_arid),	// @[src/main/NPC.scala:336:23]
    .io_master_ar_bits_arlen   (_arbiter_io_master_ar_bits_arlen),	// @[src/main/NPC.scala:336:23]
    .io_master_ar_bits_arsize  (_arbiter_io_master_ar_bits_arsize),	// @[src/main/NPC.scala:336:23]
    .io_master_ar_bits_arburst (_arbiter_io_master_ar_bits_arburst),	// @[src/main/NPC.scala:336:23]
    .io_master_r_ready         (_arbiter_io_master_r_ready),	// @[src/main/NPC.scala:336:23]
    .io_master_r_valid         (_xbar_io_master_r_valid),
    .io_master_r_bits_rdata    (_xbar_io_master_r_bits_rdata),
    .io_master_r_bits_rlast    (_xbar_io_master_r_bits_rlast),
    .io_master_r_bits_rid      (_xbar_io_master_r_bits_rid),
    .io_clint_ar_ready         (_clint_io_AxiLite_ar_ready),	// @[src/main/NPC.scala:338:23]
    .io_clint_ar_valid         (_xbar_io_clint_ar_valid),
    .io_clint_ar_bits_araddr   (_xbar_io_clint_ar_bits_araddr),
    .io_clint_ar_bits_arid     (_xbar_io_clint_ar_bits_arid),
    .io_clint_r_ready          (_xbar_io_clint_r_ready),
    .io_clint_r_valid          (_clint_io_AxiLite_r_valid),	// @[src/main/NPC.scala:338:23]
    .io_clint_r_bits_rdata     (_clint_io_AxiLite_r_bits_rdata),	// @[src/main/NPC.scala:338:23]
    .io_clint_r_bits_rid       (_clint_io_AxiLite_r_bits_rid),	// @[src/main/NPC.scala:338:23]
    .io_other_aw_ready         (io_master_awready),
    .io_other_aw_valid         (io_master_awvalid),
    .io_other_aw_bits_awaddr   (io_master_awaddr),
    .io_other_aw_bits_awsize   (io_master_awsize),
    .io_other_w_ready          (io_master_wready),
    .io_other_w_valid          (io_master_wvalid),
    .io_other_w_bits_wdata     (io_master_wdata),
    .io_other_w_bits_wstrb     (io_master_wstrb),
    .io_other_b_ready          (io_master_bready),
    .io_other_b_valid          (io_master_bvalid),
    .io_other_ar_ready         (io_master_arready),
    .io_other_ar_valid         (io_master_arvalid),
    .io_other_ar_bits_araddr   (io_master_araddr),
    .io_other_ar_bits_arid     (io_master_arid),
    .io_other_ar_bits_arlen    (io_master_arlen),
    .io_other_ar_bits_arsize   (io_master_arsize),
    .io_other_ar_bits_arburst  (io_master_arburst),
    .io_other_r_ready          (io_master_rready),
    .io_other_r_valid          (io_master_rvalid),
    .io_other_r_bits_rdata     (io_master_rdata),
    .io_other_r_bits_rlast     (io_master_rlast),
    .io_other_r_bits_rid       (io_master_rid)
  );	// @[src/main/NPC.scala:337:23]
  CLINT clint (	// @[src/main/NPC.scala:338:23]
    .clock                     (clock),
    .reset                     (reset),
    .io_AxiLite_ar_ready       (_clint_io_AxiLite_ar_ready),
    .io_AxiLite_ar_valid       (_xbar_io_clint_ar_valid),	// @[src/main/NPC.scala:337:23]
    .io_AxiLite_ar_bits_araddr (_xbar_io_clint_ar_bits_araddr),	// @[src/main/NPC.scala:337:23]
    .io_AxiLite_ar_bits_arid   (_xbar_io_clint_ar_bits_arid),	// @[src/main/NPC.scala:337:23]
    .io_AxiLite_r_ready        (_xbar_io_clint_r_ready),	// @[src/main/NPC.scala:337:23]
    .io_AxiLite_r_valid        (_clint_io_AxiLite_r_valid),
    .io_AxiLite_r_bits_rdata   (_clint_io_AxiLite_r_bits_rdata),
    .io_AxiLite_r_bits_rid     (_clint_io_AxiLite_r_bits_rid)
  );	// @[src/main/NPC.scala:338:23]
  Icache instCache (	// @[src/main/NPC.scala:341:27]
    .clock                  (clock),
    .reset                  (reset),
    .io_in_ar_ready         (_instCache_io_in_ar_ready),
    .io_in_ar_valid         (instAxiLite_ar_valid),	// @[src/main/NPC.scala:132:33]
    .io_in_ar_bits_araddr   (_IF_io_pcNext),	// @[src/main/NPC.scala:45:19]
    .io_in_r_ready          (_IF_io_r_ready),	// @[src/main/NPC.scala:45:19]
    .io_in_r_valid          (_instCache_io_in_r_valid),
    .io_in_r_bits_rdata     (_instCache_io_in_r_bits_rdata),
    .io_out_ar_ready        (_arbiter_io_InstAxiLite_ar_ready),	// @[src/main/NPC.scala:336:23]
    .io_out_ar_valid        (_instCache_io_out_ar_valid),
    .io_out_ar_bits_araddr  (_instCache_io_out_ar_bits_araddr),
    .io_out_ar_bits_arlen   (_instCache_io_out_ar_bits_arlen),
    .io_out_ar_bits_arburst (_instCache_io_out_ar_bits_arburst),
    .io_out_r_ready         (_instCache_io_out_r_ready),
    .io_out_r_valid         (_arbiter_io_InstAxiLite_r_valid),	// @[src/main/NPC.scala:336:23]
    .io_out_r_bits_rdata    (_arbiter_io_InstAxiLite_r_bits_rdata),	// @[src/main/NPC.scala:336:23]
    .io_out_r_bits_rlast    (_arbiter_io_InstAxiLite_r_bits_rlast)	// @[src/main/NPC.scala:336:23]
  );	// @[src/main/NPC.scala:341:27]
  ExitSim exit (	// @[src/main/NPC.scala:370:22]
    .clock         (clock),
    .commit_pc     (_WB_io_WBout_bits_pc),	// @[src/main/NPC.scala:49:19]
    .commit_addr   (_WB_io_WBout_bits_address),	// @[src/main/NPC.scala:49:19]
    .commit_mem    (_WB_io_WBout_bits_memWrite | _WB_io_WBout_bits_memRead),	// @[src/main/NPC.scala:49:19, :328:40]
    .commit_commit (_WB_io_WBout_valid & MEM2WBValid),	// @[src/main/NPC.scala:49:19, :92:28, :318:29]
    .commit_ret    (_ID_io_ret),	// @[src/main/NPC.scala:46:19]
    .commit_halt   (_WB_io_WBout_bits_halt)	// @[src/main/NPC.scala:49:19]
  );	// @[src/main/NPC.scala:370:22]
  assign io_master_awid = 4'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_awlen = 8'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_awburst = 2'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_awlock = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_awcache = 4'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_awprot = 3'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_awqos = 4'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_wlast = 1'h1;	// @[src/main/NPC.scala:32:7]
  assign io_master_arlock = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_arcache = 4'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_arprot = 3'h0;	// @[src/main/NPC.scala:32:7]
  assign io_master_arqos = 4'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_awready = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_wready = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_bvalid = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_bresp = 2'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_bid = 4'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_arready = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_rvalid = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_rresp = 2'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_rdata = 32'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_rlast = 1'h0;	// @[src/main/NPC.scala:32:7]
  assign io_slave_rid = 4'h0;	// @[src/main/NPC.scala:32:7]
endmodule

