# Verilog_Tranining
Record some excercises of Verilog Design
