# Generated by Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os)
autoidx 291134
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1155.1-1189.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1171.27-1171.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1172.28-1172.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1173.11-1173.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1175.27-1175.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1176.27-1176.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1177.30-1177.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1179.27-1179.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1180.28-1180.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1181.11-1181.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1168.11-1168.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1169.11-1169.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1183.27-1183.33"
  wire width 11 input 12 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1184.27-1184.33"
  wire width 18 input 13 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1185.30-1185.34"
  wire width 4 input 14 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1100.1-1150.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 4
  parameter \CFG_ENABLE_D 4
  parameter \CFG_ENABLE_F 4
  parameter \CFG_ENABLE_H 4
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1118.27-1118.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1119.28-1119.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1120.11-1120.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.27-1122.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.27-1123.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.30-1124.34"
  wire width 4 input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1126.27-1126.33"
  wire width 11 input 7 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.28-1127.34"
  wire width 18 output 8 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1128.11-1128.15"
  wire input 9 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1113.11-1113.15"
  wire input 10 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1114.11-1114.15"
  wire input 11 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1115.11-1115.15"
  wire input 12 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1116.11-1116.15"
  wire input 13 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1130.27-1130.33"
  wire width 11 input 14 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1131.27-1131.33"
  wire width 18 input 15 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1132.30-1132.34"
  wire width 4 input 16 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1134.27-1134.33"
  wire width 11 input 17 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1135.28-1135.34"
  wire width 18 output 18 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1136.11-1136.15"
  wire input 19 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1138.27-1138.33"
  wire width 11 input 20 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1139.27-1139.33"
  wire width 18 input 21 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1140.30-1140.34"
  wire width 4 input 22 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1142.27-1142.33"
  wire width 11 input 23 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1143.28-1143.34"
  wire width 18 output 24 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1144.11-1144.15"
  wire input 25 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1146.27-1146.33"
  wire width 11 input 26 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1147.27-1147.33"
  wire width 18 input 27 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1148.30-1148.34"
  wire width 4 input 28 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.15-307.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.16-309.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:326.15-326.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:327.20-327.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.15-323.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:348.15-348.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.15-344.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:345.15-345.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.22-346.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:349.16-349.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-380.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:368.15-368.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:371.15-371.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.16-372.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:366.15-366.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:374.16-374.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:376.16-376.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.16-375.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:369.15-369.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:378.15-378.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:377.15-377.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:373.28-373.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:367.15-367.21"
  wire input 2 \RX_RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1018.1-1023.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.9-1019.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.9-1020.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1021.10-1021.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1036.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1032.9-1032.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1033.9-1033.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1034.10-1034.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1074.1-1080.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1075.9-1075.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1076.9-1076.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.10-1077.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1089.1-1095.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1090.9-1090.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.9-1091.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1092.10-1092.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1093.9-1093.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1045.1-1051.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.9-1046.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1047.9-1047.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1048.10-1048.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1049.9-1049.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1059.1-1065.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1060.9-1060.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.9-1061.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1062.10-1062.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.9-1063.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.1-396.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:393.15-393.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:394.16-394.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:406.1-412.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:409.21-409.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:410.16-410.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:422.1-428.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:425.21-425.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:426.16-426.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:438.1-444.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:441.21-441.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:442.16-442.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:454.1-460.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:457.21-457.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:458.16-458.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:470.1-476.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:473.21-473.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:474.16-474.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.1-570.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:566.15-566.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:568.16-568.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-547.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:542.15-542.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:545.16-545.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:543.15-543.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.1-524.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:517.15-517.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:522.16-522.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:520.16-520.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:518.15-518.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:486.1-500.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:494.15-494.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:498.16-498.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:496.16-496.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.1-588.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:585.15-585.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:581.21-581.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:583.15-583.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:586.14-586.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:582.15-582.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:598.1-610.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:607.15-607.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:603.15-603.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:604.15-604.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:602.15-602.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:605.22-605.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:601.15-601.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:608.16-608.17"
  wire output 7 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-656.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:651.15-651.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.16-652.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:647.15-647.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:643.27-643.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:645.15-645.24"
  wire input 3 \LOAD_WORD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.15-648.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:649.16-649.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:654.15-654.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:653.15-653.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:650.16-650.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:644.15-644.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:624.15-624.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:625.14-625.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:627.15-627.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:626.15-626.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:666.1-682.10"
module \PLL
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_POST_DIV 2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:674.15-674.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:675.14-675.21"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:676.14-676.26"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.14-677.26"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.14-678.26"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.14-680.18"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:672.15-672.21"
  wire input 1 \PLL_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.14-679.29"
  wire output 7 \SERDES_FAST_CLK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:692.1-706.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.22-694.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:695.21-695.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.15-704.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:696.21-696.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:701.23-701.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.16-702.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:693.15-693.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:703.16-703.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:697.21-697.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:698.21-698.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:699.22-699.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:700.15-700.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:716.1-733.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:718.23-718.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:719.22-719.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.15-731.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:720.16-720.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:722.22-722.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:723.22-723.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:721.15-721.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:717.16-717.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.15-724.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:725.16-725.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:726.22-726.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:727.22-727.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.22-728.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.23-729.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.16-730.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:743.1-782.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.15-779.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:744.22-744.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:745.21-745.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.21-746.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.16-780.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.21-747.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.21-748.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.15-749.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.21-750.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.16-751.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.21-752.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.15-753.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.22-754.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.21-755.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.21-756.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.21-757.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.21-758.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.15-759.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.21-760.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.16-761.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762.21-762.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:763.15-763.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.22-764.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:765.15-765.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:766.22-766.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:767.16-767.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:768.23-768.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:769.22-769.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:770.16-770.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:771.15-771.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:772.22-772.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.16-773.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.22-774.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.15-775.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.16-776.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.21-777.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.15-778.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.1-831.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.15-828.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.22-793.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.21-794.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.21-795.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.16-829.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.21-796.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.21-797.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.15-798.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.21-799.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.16-800.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.21-801.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.15-802.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.22-803.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.21-804.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.21-805.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.21-806.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.21-807.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.15-808.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.21-809.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.16-810.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811.21-811.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:812.15-812.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.22-813.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:814.15-814.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:815.22-815.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:816.16-816.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:817.23-817.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:818.22-818.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:819.16-819.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:820.15-820.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:821.22-821.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.16-822.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823.22-823.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.15-824.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825.16-825.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.21-826.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.15-827.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.1-847.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.15-844.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.21-842.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.15-845.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.1-863.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860.15-860.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:861.15-861.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.23-859.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.22-858.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.1-881.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:879.15-879.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:874.15-874.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.14-875.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876.15-876.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:877.14-877.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:878.14-878.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.1-899.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:897.14-897.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:895.20-895.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:896.14-896.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.1-962.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:933.22-933.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:951.22-951.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:934.22-934.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:952.22-952.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:931.21-931.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:949.21-949.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:932.21-932.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:950.21-950.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928.15-928.21"
  wire input 5 \CLK_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:947.15-947.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:930.15-930.21"
  wire input 6 \CLK_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:948.15-948.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.21-939.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:957.21-957.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:941.21-941.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:959.21-959.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.15-925.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:945.15-945.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.15-926.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:946.15-946.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:940.20-940.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.20-958.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:942.20-942.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.20-960.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:935.22-935.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.22-953.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:937.22-937.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.22-955.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:923.15-923.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:943.15-943.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:924.15-924.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.15-944.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:936.21-936.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.21-954.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:938.21-938.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.21-956.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.1-1001.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.22-990.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:991.22-991.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:988.21-988.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:989.21-989.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:985.15-985.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:987.15-987.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:996.21-996.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:998.21-998.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.15-982.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.15-983.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:997.20-997.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:999.20-999.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:992.22-992.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:994.22-994.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.15-980.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.15-981.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993.21-993.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:995.21-995.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1194.1-1240.12"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_INIT_VALUE 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1232.27-1232.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1229.11-1229.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1227.11-1227.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1233.28-1233.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1234.11-1234.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1230.11-1230.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1236.27-1236.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1228.11-1228.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1237.27-1237.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1238.30-1238.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:6.1-81.10"
module \filt_ppi
  parameter \gp_idata_width 8
  parameter \gp_interpolation_factor 30
  parameter \gp_coeff_length 53
  parameter \gp_coeff_width 16
  parameter \gp_tf_df 1
  parameter \gp_comm_ccw 1
  parameter \gp_mul_ccw 1
  parameter \gp_comm_phase 0
  parameter \gp_odata_width 26
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$49619$auto$alumacc.cc:485:replace_alu$650.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53316$auto$alumacc.cc:485:replace_alu$677.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53424$auto$alumacc.cc:485:replace_alu$683.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53530$auto$alumacc.cc:485:replace_alu$689.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53636$auto$alumacc.cc:485:replace_alu$692.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53742$auto$alumacc.cc:485:replace_alu$695.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53848$auto$alumacc.cc:485:replace_alu$698.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$53954$auto$alumacc.cc:485:replace_alu$701.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54060$auto$alumacc.cc:485:replace_alu$704.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54166$auto$alumacc.cc:485:replace_alu$707.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54272$auto$alumacc.cc:485:replace_alu$653.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54378$auto$alumacc.cc:485:replace_alu$710.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54484$auto$alumacc.cc:485:replace_alu$644.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54590$auto$alumacc.cc:485:replace_alu$647.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54696$auto$alumacc.cc:485:replace_alu$686.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54802$auto$alumacc.cc:485:replace_alu$674.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$54908$auto$alumacc.cc:485:replace_alu$656.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$55014$auto$alumacc.cc:485:replace_alu$659.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$55120$auto$alumacc.cc:485:replace_alu$662.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$55226$auto$alumacc.cc:485:replace_alu$665.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$55332$auto$alumacc.cc:485:replace_alu$668.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$55438$auto$alumacc.cc:485:replace_alu$671.co
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9"
  wire $abc$147964$abc$55544$auto$alumacc.cc:485:replace_alu$680.co
  wire $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
  wire $abc$147964$abc$60274$li24_li24
  wire $abc$147964$abc$60274$li25_li25
  wire $abc$147964$abc$63895$li10_li10
  wire $abc$147964$abc$63895$li11_li11
  wire $abc$147964$abc$63895$li12_li12
  wire $abc$147964$abc$63895$li13_li13
  wire $abc$147964$abc$63895$li14_li14
  wire $abc$147964$abc$63895$li15_li15
  wire $abc$147964$abc$63895$li16_li16
  wire $abc$147964$abc$63895$li17_li17
  wire $abc$147964$abc$63895$li18_li18
  wire $abc$147964$abc$63895$li19_li19
  wire $abc$147964$abc$63895$li20_li20
  wire $abc$147964$abc$63895$li21_li21
  wire $abc$147964$abc$63895$li22_li22
  wire $abc$147964$abc$63895$li23_li23
  wire $abc$147964$abc$64064$li24_li24
  wire $abc$147964$abc$64064$li25_li25
  wire $abc$147964$abc$64172$li24_li24
  wire $abc$147964$abc$64172$li25_li25
  wire $abc$147964$abc$64280$li24_li24
  wire $abc$147964$abc$64280$li25_li25
  wire $abc$147964$abc$64388$li24_li24
  wire $abc$147964$abc$64388$li25_li25
  wire $abc$147964$abc$64494$li24_li24
  wire $abc$147964$abc$64494$li25_li25
  wire $abc$147964$abc$64600$li24_li24
  wire $abc$147964$abc$64600$li25_li25
  wire $abc$147964$abc$64706$li24_li24
  wire $abc$147964$abc$64706$li25_li25
  wire $abc$147964$abc$64812$li24_li24
  wire $abc$147964$abc$64812$li25_li25
  wire $abc$147964$abc$64918$li24_li24
  wire $abc$147964$abc$64918$li25_li25
  wire $abc$147964$abc$65024$li24_li24
  wire $abc$147964$abc$65024$li25_li25
  wire $abc$147964$abc$65130$li24_li24
  wire $abc$147964$abc$65130$li25_li25
  wire $abc$147964$abc$65236$li24_li24
  wire $abc$147964$abc$65236$li25_li25
  wire $abc$147964$abc$65342$li24_li24
  wire $abc$147964$abc$65342$li25_li25
  wire $abc$147964$abc$65448$li24_li24
  wire $abc$147964$abc$65448$li25_li25
  wire $abc$147964$abc$65554$li24_li24
  wire $abc$147964$abc$65554$li25_li25
  wire $abc$147964$abc$65660$li24_li24
  wire $abc$147964$abc$65660$li25_li25
  wire $abc$147964$abc$65766$li24_li24
  wire $abc$147964$abc$65766$li25_li25
  wire $abc$147964$abc$65872$li24_li24
  wire $abc$147964$abc$65872$li25_li25
  wire $abc$147964$abc$65978$li24_li24
  wire $abc$147964$abc$65978$li25_li25
  wire $abc$147964$abc$66084$li24_li24
  wire $abc$147964$abc$66084$li25_li25
  wire $abc$147964$abc$66188$li24_li24
  wire $abc$147964$abc$66188$li25_li25
  wire $abc$147964$abc$66292$li24_li24
  wire $abc$147964$abc$66292$li25_li25
  wire $abc$147964$abc$66715$li2_li2
  wire $abc$147964$abc$66715$li3_li3
  wire $abc$147964$abc$66715$li4_li4
  wire $abc$147964$abc$66715$li5_li5
  wire $abc$147964$abc$66715$li7_li7
  wire $abc$285720$new_new_n3232__
  wire $abc$285720$new_new_n3233__
  wire $abc$285720$new_new_n3234__
  wire $abc$285720$new_new_n3237__
  wire $abc$285720$new_new_n3240__
  wire $abc$285720$new_new_n3241__
  wire $abc$285720$new_new_n3248__
  wire $abc$285720$new_new_n3249__
  wire $abc$285720$new_new_n3254__
  wire $abc$285720$new_new_n3255__
  wire $abc$285720$new_new_n3256__
  wire $abc$285720$new_new_n3257__
  wire $abc$285720$new_new_n3258__
  wire $abc$285720$new_new_n3259__
  wire $abc$285720$new_new_n3260__
  wire $abc$285720$new_new_n3261__
  wire $abc$285720$new_new_n3262__
  wire $abc$285720$new_new_n3263__
  wire $abc$285720$new_new_n3264__
  wire $abc$285720$new_new_n3265__
  wire $abc$285720$new_new_n3266__
  wire $abc$285720$new_new_n3267__
  wire $abc$285720$new_new_n3268__
  wire $abc$285720$new_new_n3269__
  wire $abc$285720$new_new_n3270__
  wire $abc$285720$new_new_n3271__
  wire $abc$285720$new_new_n3272__
  wire $abc$285720$new_new_n3273__
  wire $abc$285720$new_new_n3274__
  wire $abc$285720$new_new_n3275__
  wire $abc$285720$new_new_n3276__
  wire $abc$285720$new_new_n3277__
  wire $abc$285720$new_new_n3278__
  wire $abc$285720$new_new_n3279__
  wire $abc$285720$new_new_n3280__
  wire $abc$285720$new_new_n3281__
  wire $abc$285720$new_new_n3282__
  wire $abc$285720$new_new_n3283__
  wire $abc$285720$new_new_n3284__
  wire $abc$285720$new_new_n3285__
  wire $abc$285720$new_new_n3286__
  wire $abc$285720$new_new_n3287__
  wire $abc$285720$new_new_n3288__
  wire $abc$285720$new_new_n3289__
  wire $abc$285720$new_new_n3290__
  wire $abc$285720$new_new_n3291__
  wire $abc$285720$new_new_n3292__
  wire $abc$285720$new_new_n3293__
  wire $abc$285720$new_new_n3294__
  wire $abc$285720$new_new_n3295__
  wire $abc$285720$new_new_n3296__
  wire $abc$285720$new_new_n3297__
  wire $abc$285720$new_new_n3298__
  wire $abc$285720$new_new_n3299__
  wire $abc$285720$new_new_n3300__
  wire $abc$285720$new_new_n3301__
  wire $abc$285720$new_new_n3302__
  wire $abc$285720$new_new_n3303__
  wire $abc$285720$new_new_n3304__
  wire $abc$285720$new_new_n3305__
  wire $abc$285720$new_new_n3306__
  wire $abc$285720$new_new_n3307__
  wire $abc$285720$new_new_n3308__
  wire $abc$285720$new_new_n3309__
  wire $abc$285720$new_new_n3310__
  wire $abc$285720$new_new_n3311__
  wire $abc$285720$new_new_n3312__
  wire $abc$285720$new_new_n3313__
  wire $abc$285720$new_new_n3314__
  wire $abc$285720$new_new_n3315__
  wire $abc$285720$new_new_n3316__
  wire $abc$285720$new_new_n3317__
  wire $abc$285720$new_new_n3318__
  wire $abc$285720$new_new_n3319__
  wire $abc$285720$new_new_n3320__
  wire $abc$285720$new_new_n3321__
  wire $abc$285720$new_new_n3322__
  wire $abc$285720$new_new_n3323__
  wire $abc$285720$new_new_n3324__
  wire $abc$285720$new_new_n3325__
  wire $abc$285720$new_new_n3326__
  wire $abc$285720$new_new_n3327__
  wire $abc$285720$new_new_n3328__
  wire $abc$285720$new_new_n3329__
  wire $abc$285720$new_new_n3330__
  wire $abc$285720$new_new_n3331__
  wire $abc$285720$new_new_n3332__
  wire $abc$285720$new_new_n3333__
  wire $abc$285720$new_new_n3334__
  wire $abc$285720$new_new_n3335__
  wire $abc$285720$new_new_n3336__
  wire $abc$285720$new_new_n3337__
  wire $abc$285720$new_new_n3338__
  wire $abc$285720$new_new_n3339__
  wire $abc$285720$new_new_n3340__
  wire $abc$285720$new_new_n3341__
  wire $abc$285720$new_new_n3342__
  wire $abc$285720$new_new_n3343__
  wire $abc$285720$new_new_n3344__
  wire $abc$285720$new_new_n3345__
  wire $abc$285720$new_new_n3346__
  wire $abc$285720$new_new_n3347__
  wire $abc$285720$new_new_n3348__
  wire $abc$285720$new_new_n3349__
  wire $abc$285720$new_new_n3350__
  wire $abc$285720$new_new_n3351__
  wire $abc$285720$new_new_n3352__
  wire $abc$285720$new_new_n3353__
  wire $abc$285720$new_new_n3354__
  wire $abc$285720$new_new_n3355__
  wire $abc$285720$new_new_n3356__
  wire $abc$285720$new_new_n3357__
  wire $abc$285720$new_new_n3358__
  wire $abc$285720$new_new_n3359__
  wire $abc$285720$new_new_n3360__
  wire $abc$285720$new_new_n3361__
  wire $abc$285720$new_new_n3362__
  wire $abc$285720$new_new_n3363__
  wire $abc$285720$new_new_n3364__
  wire $abc$285720$new_new_n3365__
  wire $abc$285720$new_new_n3366__
  wire $abc$285720$new_new_n3367__
  wire $abc$285720$new_new_n3368__
  wire $abc$285720$new_new_n3369__
  wire $abc$285720$new_new_n3370__
  wire $abc$285720$new_new_n3371__
  wire $abc$285720$new_new_n3372__
  wire $abc$285720$new_new_n3373__
  wire $abc$285720$new_new_n3374__
  wire $abc$285720$new_new_n3375__
  wire $abc$285720$new_new_n3376__
  wire $abc$285720$new_new_n3377__
  wire $abc$285720$new_new_n3378__
  wire $abc$285720$new_new_n3379__
  wire $abc$285720$new_new_n3380__
  wire $abc$285720$new_new_n3381__
  wire $abc$285720$new_new_n3382__
  wire $abc$285720$new_new_n3383__
  wire $abc$285720$new_new_n3384__
  wire $abc$285720$new_new_n3385__
  wire $abc$285720$new_new_n3386__
  wire $abc$285720$new_new_n3387__
  wire $abc$285720$new_new_n3388__
  wire $abc$285720$new_new_n3389__
  wire $abc$285720$new_new_n3390__
  wire $abc$285720$new_new_n3391__
  wire $abc$285720$new_new_n3392__
  wire $abc$285720$new_new_n3393__
  wire $abc$285720$new_new_n3394__
  wire $abc$285720$new_new_n3395__
  wire $abc$285720$new_new_n3397__
  wire $abc$285720$new_new_n3398__
  wire $abc$285720$new_new_n3399__
  wire $abc$285720$new_new_n3400__
  wire $abc$285720$new_new_n3401__
  wire $abc$285720$new_new_n3402__
  wire $abc$285720$new_new_n3403__
  wire $abc$285720$new_new_n3404__
  wire $abc$285720$new_new_n3405__
  wire $abc$285720$new_new_n3406__
  wire $abc$285720$new_new_n3407__
  wire $abc$285720$new_new_n3408__
  wire $abc$285720$new_new_n3409__
  wire $abc$285720$new_new_n3410__
  wire $abc$285720$new_new_n3411__
  wire $abc$285720$new_new_n3412__
  wire $abc$285720$new_new_n3413__
  wire $abc$285720$new_new_n3414__
  wire $abc$285720$new_new_n3415__
  wire $abc$285720$new_new_n3416__
  wire $abc$285720$new_new_n3417__
  wire $abc$285720$new_new_n3418__
  wire $abc$285720$new_new_n3419__
  wire $abc$285720$new_new_n3420__
  wire $abc$285720$new_new_n3421__
  wire $abc$285720$new_new_n3422__
  wire $abc$285720$new_new_n3423__
  wire $abc$285720$new_new_n3424__
  wire $abc$285720$new_new_n3425__
  wire $abc$285720$new_new_n3426__
  wire $abc$285720$new_new_n3427__
  wire $abc$285720$new_new_n3428__
  wire $abc$285720$new_new_n3429__
  wire $abc$285720$new_new_n3430__
  wire $abc$285720$new_new_n3431__
  wire $abc$285720$new_new_n3432__
  wire $abc$285720$new_new_n3433__
  wire $abc$285720$new_new_n3434__
  wire $abc$285720$new_new_n3435__
  wire $abc$285720$new_new_n3436__
  wire $abc$285720$new_new_n3437__
  wire $abc$285720$new_new_n3438__
  wire $abc$285720$new_new_n3439__
  wire $abc$285720$new_new_n3440__
  wire $abc$285720$new_new_n3441__
  wire $abc$285720$new_new_n3442__
  wire $abc$285720$new_new_n3443__
  wire $abc$285720$new_new_n3444__
  wire $abc$285720$new_new_n3445__
  wire $abc$285720$new_new_n3446__
  wire $abc$285720$new_new_n3447__
  wire $abc$285720$new_new_n3448__
  wire $abc$285720$new_new_n3449__
  wire $abc$285720$new_new_n3450__
  wire $abc$285720$new_new_n3451__
  wire $abc$285720$new_new_n3452__
  wire $abc$285720$new_new_n3453__
  wire $abc$285720$new_new_n3454__
  wire $abc$285720$new_new_n3455__
  wire $abc$285720$new_new_n3456__
  wire $abc$285720$new_new_n3457__
  wire $abc$285720$new_new_n3458__
  wire $abc$285720$new_new_n3459__
  wire $abc$285720$new_new_n3460__
  wire $abc$285720$new_new_n3461__
  wire $abc$285720$new_new_n3462__
  wire $abc$285720$new_new_n3463__
  wire $abc$285720$new_new_n3464__
  wire $abc$285720$new_new_n3465__
  wire $abc$285720$new_new_n3466__
  wire $abc$285720$new_new_n3467__
  wire $abc$285720$new_new_n3468__
  wire $abc$285720$new_new_n3469__
  wire $abc$285720$new_new_n3470__
  wire $abc$285720$new_new_n3471__
  wire $abc$285720$new_new_n3472__
  wire $abc$285720$new_new_n3473__
  wire $abc$285720$new_new_n3474__
  wire $abc$285720$new_new_n3475__
  wire $abc$285720$new_new_n3476__
  wire $abc$285720$new_new_n3477__
  wire $abc$285720$new_new_n3478__
  wire $abc$285720$new_new_n3479__
  wire $abc$285720$new_new_n3480__
  wire $abc$285720$new_new_n3481__
  wire $abc$285720$new_new_n3482__
  wire $abc$285720$new_new_n3483__
  wire $abc$285720$new_new_n3484__
  wire $abc$285720$new_new_n3485__
  wire $abc$285720$new_new_n3486__
  wire $abc$285720$new_new_n3487__
  wire $abc$285720$new_new_n3488__
  wire $abc$285720$new_new_n3489__
  wire $abc$285720$new_new_n3490__
  wire $abc$285720$new_new_n3491__
  wire $abc$285720$new_new_n3492__
  wire $abc$285720$new_new_n3493__
  wire $abc$285720$new_new_n3494__
  wire $abc$285720$new_new_n3495__
  wire $abc$285720$new_new_n3496__
  wire $abc$285720$new_new_n3497__
  wire $abc$285720$new_new_n3498__
  wire $abc$285720$new_new_n3499__
  wire $abc$285720$new_new_n3500__
  wire $abc$285720$new_new_n3501__
  wire $abc$285720$new_new_n3502__
  wire $abc$285720$new_new_n3503__
  wire $abc$285720$new_new_n3504__
  wire $abc$285720$new_new_n3505__
  wire $abc$285720$new_new_n3506__
  wire $abc$285720$new_new_n3507__
  wire $abc$285720$new_new_n3508__
  wire $abc$285720$new_new_n3509__
  wire $abc$285720$new_new_n3510__
  wire $abc$285720$new_new_n3511__
  wire $abc$285720$new_new_n3512__
  wire $abc$285720$new_new_n3513__
  wire $abc$285720$new_new_n3514__
  wire $abc$285720$new_new_n3515__
  wire $abc$285720$new_new_n3516__
  wire $abc$285720$new_new_n3517__
  wire $abc$285720$new_new_n3518__
  wire $abc$285720$new_new_n3519__
  wire $abc$285720$new_new_n3520__
  wire $abc$285720$new_new_n3521__
  wire $abc$285720$new_new_n3522__
  wire $abc$285720$new_new_n3523__
  wire $abc$285720$new_new_n3524__
  wire $abc$285720$new_new_n3525__
  wire $abc$285720$new_new_n3526__
  wire $abc$285720$new_new_n3527__
  wire $abc$285720$new_new_n3528__
  wire $abc$285720$new_new_n3529__
  wire $abc$285720$new_new_n3530__
  wire $abc$285720$new_new_n3532__
  wire $abc$285720$new_new_n3533__
  wire $abc$285720$new_new_n3534__
  wire $abc$285720$new_new_n3535__
  wire $abc$285720$new_new_n3536__
  wire $abc$285720$new_new_n3537__
  wire $abc$285720$new_new_n3538__
  wire $abc$285720$new_new_n3539__
  wire $abc$285720$new_new_n3540__
  wire $abc$285720$new_new_n3541__
  wire $abc$285720$new_new_n3542__
  wire $abc$285720$new_new_n3543__
  wire $abc$285720$new_new_n3544__
  wire $abc$285720$new_new_n3545__
  wire $abc$285720$new_new_n3546__
  wire $abc$285720$new_new_n3547__
  wire $abc$285720$new_new_n3548__
  wire $abc$285720$new_new_n3549__
  wire $abc$285720$new_new_n3550__
  wire $abc$285720$new_new_n3551__
  wire $abc$285720$new_new_n3552__
  wire $abc$285720$new_new_n3553__
  wire $abc$285720$new_new_n3554__
  wire $abc$285720$new_new_n3555__
  wire $abc$285720$new_new_n3556__
  wire $abc$285720$new_new_n3557__
  wire $abc$285720$new_new_n3558__
  wire $abc$285720$new_new_n3559__
  wire $abc$285720$new_new_n3560__
  wire $abc$285720$new_new_n3561__
  wire $abc$285720$new_new_n3562__
  wire $abc$285720$new_new_n3563__
  wire $abc$285720$new_new_n3564__
  wire $abc$285720$new_new_n3565__
  wire $abc$285720$new_new_n3566__
  wire $abc$285720$new_new_n3567__
  wire $abc$285720$new_new_n3568__
  wire $abc$285720$new_new_n3569__
  wire $abc$285720$new_new_n3570__
  wire $abc$285720$new_new_n3571__
  wire $abc$285720$new_new_n3572__
  wire $abc$285720$new_new_n3573__
  wire $abc$285720$new_new_n3574__
  wire $abc$285720$new_new_n3575__
  wire $abc$285720$new_new_n3576__
  wire $abc$285720$new_new_n3577__
  wire $abc$285720$new_new_n3578__
  wire $abc$285720$new_new_n3579__
  wire $abc$285720$new_new_n3580__
  wire $abc$285720$new_new_n3581__
  wire $abc$285720$new_new_n3582__
  wire $abc$285720$new_new_n3583__
  wire $abc$285720$new_new_n3584__
  wire $abc$285720$new_new_n3585__
  wire $abc$285720$new_new_n3586__
  wire $abc$285720$new_new_n3587__
  wire $abc$285720$new_new_n3588__
  wire $abc$285720$new_new_n3589__
  wire $abc$285720$new_new_n3590__
  wire $abc$285720$new_new_n3591__
  wire $abc$285720$new_new_n3592__
  wire $abc$285720$new_new_n3593__
  wire $abc$285720$new_new_n3594__
  wire $abc$285720$new_new_n3595__
  wire $abc$285720$new_new_n3596__
  wire $abc$285720$new_new_n3597__
  wire $abc$285720$new_new_n3598__
  wire $abc$285720$new_new_n3599__
  wire $abc$285720$new_new_n3600__
  wire $abc$285720$new_new_n3601__
  wire $abc$285720$new_new_n3602__
  wire $abc$285720$new_new_n3603__
  wire $abc$285720$new_new_n3604__
  wire $abc$285720$new_new_n3605__
  wire $abc$285720$new_new_n3606__
  wire $abc$285720$new_new_n3607__
  wire $abc$285720$new_new_n3608__
  wire $abc$285720$new_new_n3609__
  wire $abc$285720$new_new_n3610__
  wire $abc$285720$new_new_n3611__
  wire $abc$285720$new_new_n3612__
  wire $abc$285720$new_new_n3613__
  wire $abc$285720$new_new_n3614__
  wire $abc$285720$new_new_n3615__
  wire $abc$285720$new_new_n3616__
  wire $abc$285720$new_new_n3617__
  wire $abc$285720$new_new_n3618__
  wire $abc$285720$new_new_n3619__
  wire $abc$285720$new_new_n3620__
  wire $abc$285720$new_new_n3621__
  wire $abc$285720$new_new_n3622__
  wire $abc$285720$new_new_n3623__
  wire $abc$285720$new_new_n3624__
  wire $abc$285720$new_new_n3625__
  wire $abc$285720$new_new_n3626__
  wire $abc$285720$new_new_n3627__
  wire $abc$285720$new_new_n3628__
  wire $abc$285720$new_new_n3629__
  wire $abc$285720$new_new_n3630__
  wire $abc$285720$new_new_n3631__
  wire $abc$285720$new_new_n3632__
  wire $abc$285720$new_new_n3633__
  wire $abc$285720$new_new_n3634__
  wire $abc$285720$new_new_n3635__
  wire $abc$285720$new_new_n3636__
  wire $abc$285720$new_new_n3637__
  wire $abc$285720$new_new_n3638__
  wire $abc$285720$new_new_n3639__
  wire $abc$285720$new_new_n3640__
  wire $abc$285720$new_new_n3641__
  wire $abc$285720$new_new_n3642__
  wire $abc$285720$new_new_n3643__
  wire $abc$285720$new_new_n3644__
  wire $abc$285720$new_new_n3645__
  wire $abc$285720$new_new_n3646__
  wire $abc$285720$new_new_n3647__
  wire $abc$285720$new_new_n3648__
  wire $abc$285720$new_new_n3649__
  wire $abc$285720$new_new_n3650__
  wire $abc$285720$new_new_n3651__
  wire $abc$285720$new_new_n3652__
  wire $abc$285720$new_new_n3653__
  wire $abc$285720$new_new_n3654__
  wire $abc$285720$new_new_n3655__
  wire $abc$285720$new_new_n3656__
  wire $abc$285720$new_new_n3657__
  wire $abc$285720$new_new_n3658__
  wire $abc$285720$new_new_n3659__
  wire $abc$285720$new_new_n3660__
  wire $abc$285720$new_new_n3661__
  wire $abc$285720$new_new_n3662__
  wire $abc$285720$new_new_n3663__
  wire $abc$285720$new_new_n3664__
  wire $abc$285720$new_new_n3666__
  wire $abc$285720$new_new_n3667__
  wire $abc$285720$new_new_n3668__
  wire $abc$285720$new_new_n3669__
  wire $abc$285720$new_new_n3670__
  wire $abc$285720$new_new_n3671__
  wire $abc$285720$new_new_n3672__
  wire $abc$285720$new_new_n3673__
  wire $abc$285720$new_new_n3674__
  wire $abc$285720$new_new_n3675__
  wire $abc$285720$new_new_n3676__
  wire $abc$285720$new_new_n3677__
  wire $abc$285720$new_new_n3678__
  wire $abc$285720$new_new_n3679__
  wire $abc$285720$new_new_n3680__
  wire $abc$285720$new_new_n3681__
  wire $abc$285720$new_new_n3682__
  wire $abc$285720$new_new_n3683__
  wire $abc$285720$new_new_n3684__
  wire $abc$285720$new_new_n3685__
  wire $abc$285720$new_new_n3686__
  wire $abc$285720$new_new_n3687__
  wire $abc$285720$new_new_n3688__
  wire $abc$285720$new_new_n3689__
  wire $abc$285720$new_new_n3690__
  wire $abc$285720$new_new_n3691__
  wire $abc$285720$new_new_n3692__
  wire $abc$285720$new_new_n3693__
  wire $abc$285720$new_new_n3694__
  wire $abc$285720$new_new_n3695__
  wire $abc$285720$new_new_n3696__
  wire $abc$285720$new_new_n3697__
  wire $abc$285720$new_new_n3698__
  wire $abc$285720$new_new_n3699__
  wire $abc$285720$new_new_n3700__
  wire $abc$285720$new_new_n3701__
  wire $abc$285720$new_new_n3702__
  wire $abc$285720$new_new_n3703__
  wire $abc$285720$new_new_n3704__
  wire $abc$285720$new_new_n3705__
  wire $abc$285720$new_new_n3706__
  wire $abc$285720$new_new_n3707__
  wire $abc$285720$new_new_n3708__
  wire $abc$285720$new_new_n3709__
  wire $abc$285720$new_new_n3710__
  wire $abc$285720$new_new_n3711__
  wire $abc$285720$new_new_n3712__
  wire $abc$285720$new_new_n3713__
  wire $abc$285720$new_new_n3714__
  wire $abc$285720$new_new_n3715__
  wire $abc$285720$new_new_n3716__
  wire $abc$285720$new_new_n3717__
  wire $abc$285720$new_new_n3718__
  wire $abc$285720$new_new_n3719__
  wire $abc$285720$new_new_n3720__
  wire $abc$285720$new_new_n3721__
  wire $abc$285720$new_new_n3722__
  wire $abc$285720$new_new_n3723__
  wire $abc$285720$new_new_n3724__
  wire $abc$285720$new_new_n3725__
  wire $abc$285720$new_new_n3726__
  wire $abc$285720$new_new_n3727__
  wire $abc$285720$new_new_n3728__
  wire $abc$285720$new_new_n3729__
  wire $abc$285720$new_new_n3730__
  wire $abc$285720$new_new_n3731__
  wire $abc$285720$new_new_n3732__
  wire $abc$285720$new_new_n3733__
  wire $abc$285720$new_new_n3734__
  wire $abc$285720$new_new_n3735__
  wire $abc$285720$new_new_n3736__
  wire $abc$285720$new_new_n3737__
  wire $abc$285720$new_new_n3738__
  wire $abc$285720$new_new_n3739__
  wire $abc$285720$new_new_n3740__
  wire $abc$285720$new_new_n3741__
  wire $abc$285720$new_new_n3742__
  wire $abc$285720$new_new_n3743__
  wire $abc$285720$new_new_n3744__
  wire $abc$285720$new_new_n3745__
  wire $abc$285720$new_new_n3746__
  wire $abc$285720$new_new_n3747__
  wire $abc$285720$new_new_n3748__
  wire $abc$285720$new_new_n3749__
  wire $abc$285720$new_new_n3750__
  wire $abc$285720$new_new_n3751__
  wire $abc$285720$new_new_n3752__
  wire $abc$285720$new_new_n3753__
  wire $abc$285720$new_new_n3754__
  wire $abc$285720$new_new_n3755__
  wire $abc$285720$new_new_n3756__
  wire $abc$285720$new_new_n3757__
  wire $abc$285720$new_new_n3758__
  wire $abc$285720$new_new_n3759__
  wire $abc$285720$new_new_n3760__
  wire $abc$285720$new_new_n3761__
  wire $abc$285720$new_new_n3762__
  wire $abc$285720$new_new_n3763__
  wire $abc$285720$new_new_n3764__
  wire $abc$285720$new_new_n3765__
  wire $abc$285720$new_new_n3766__
  wire $abc$285720$new_new_n3767__
  wire $abc$285720$new_new_n3768__
  wire $abc$285720$new_new_n3769__
  wire $abc$285720$new_new_n3770__
  wire $abc$285720$new_new_n3771__
  wire $abc$285720$new_new_n3772__
  wire $abc$285720$new_new_n3773__
  wire $abc$285720$new_new_n3774__
  wire $abc$285720$new_new_n3775__
  wire $abc$285720$new_new_n3776__
  wire $abc$285720$new_new_n3777__
  wire $abc$285720$new_new_n3778__
  wire $abc$285720$new_new_n3779__
  wire $abc$285720$new_new_n3780__
  wire $abc$285720$new_new_n3781__
  wire $abc$285720$new_new_n3782__
  wire $abc$285720$new_new_n3783__
  wire $abc$285720$new_new_n3784__
  wire $abc$285720$new_new_n3785__
  wire $abc$285720$new_new_n3786__
  wire $abc$285720$new_new_n3787__
  wire $abc$285720$new_new_n3788__
  wire $abc$285720$new_new_n3789__
  wire $abc$285720$new_new_n3790__
  wire $abc$285720$new_new_n3791__
  wire $abc$285720$new_new_n3792__
  wire $abc$285720$new_new_n3793__
  wire $abc$285720$new_new_n3794__
  wire $abc$285720$new_new_n3795__
  wire $abc$285720$new_new_n3796__
  wire $abc$285720$new_new_n3797__
  wire $abc$285720$new_new_n3798__
  wire $abc$285720$new_new_n3800__
  wire $abc$285720$new_new_n3801__
  wire $abc$285720$new_new_n3802__
  wire $abc$285720$new_new_n3803__
  wire $abc$285720$new_new_n3804__
  wire $abc$285720$new_new_n3805__
  wire $abc$285720$new_new_n3806__
  wire $abc$285720$new_new_n3807__
  wire $abc$285720$new_new_n3808__
  wire $abc$285720$new_new_n3809__
  wire $abc$285720$new_new_n3810__
  wire $abc$285720$new_new_n3811__
  wire $abc$285720$new_new_n3812__
  wire $abc$285720$new_new_n3813__
  wire $abc$285720$new_new_n3814__
  wire $abc$285720$new_new_n3815__
  wire $abc$285720$new_new_n3816__
  wire $abc$285720$new_new_n3817__
  wire $abc$285720$new_new_n3818__
  wire $abc$285720$new_new_n3819__
  wire $abc$285720$new_new_n3820__
  wire $abc$285720$new_new_n3821__
  wire $abc$285720$new_new_n3822__
  wire $abc$285720$new_new_n3823__
  wire $abc$285720$new_new_n3824__
  wire $abc$285720$new_new_n3825__
  wire $abc$285720$new_new_n3826__
  wire $abc$285720$new_new_n3827__
  wire $abc$285720$new_new_n3828__
  wire $abc$285720$new_new_n3829__
  wire $abc$285720$new_new_n3830__
  wire $abc$285720$new_new_n3831__
  wire $abc$285720$new_new_n3832__
  wire $abc$285720$new_new_n3833__
  wire $abc$285720$new_new_n3834__
  wire $abc$285720$new_new_n3835__
  wire $abc$285720$new_new_n3836__
  wire $abc$285720$new_new_n3837__
  wire $abc$285720$new_new_n3838__
  wire $abc$285720$new_new_n3839__
  wire $abc$285720$new_new_n3840__
  wire $abc$285720$new_new_n3841__
  wire $abc$285720$new_new_n3842__
  wire $abc$285720$new_new_n3843__
  wire $abc$285720$new_new_n3844__
  wire $abc$285720$new_new_n3845__
  wire $abc$285720$new_new_n3846__
  wire $abc$285720$new_new_n3847__
  wire $abc$285720$new_new_n3848__
  wire $abc$285720$new_new_n3849__
  wire $abc$285720$new_new_n3850__
  wire $abc$285720$new_new_n3851__
  wire $abc$285720$new_new_n3852__
  wire $abc$285720$new_new_n3853__
  wire $abc$285720$new_new_n3854__
  wire $abc$285720$new_new_n3855__
  wire $abc$285720$new_new_n3856__
  wire $abc$285720$new_new_n3857__
  wire $abc$285720$new_new_n3858__
  wire $abc$285720$new_new_n3859__
  wire $abc$285720$new_new_n3860__
  wire $abc$285720$new_new_n3861__
  wire $abc$285720$new_new_n3862__
  wire $abc$285720$new_new_n3863__
  wire $abc$285720$new_new_n3864__
  wire $abc$285720$new_new_n3865__
  wire $abc$285720$new_new_n3866__
  wire $abc$285720$new_new_n3867__
  wire $abc$285720$new_new_n3868__
  wire $abc$285720$new_new_n3869__
  wire $abc$285720$new_new_n3870__
  wire $abc$285720$new_new_n3871__
  wire $abc$285720$new_new_n3872__
  wire $abc$285720$new_new_n3873__
  wire $abc$285720$new_new_n3874__
  wire $abc$285720$new_new_n3875__
  wire $abc$285720$new_new_n3876__
  wire $abc$285720$new_new_n3877__
  wire $abc$285720$new_new_n3878__
  wire $abc$285720$new_new_n3879__
  wire $abc$285720$new_new_n3880__
  wire $abc$285720$new_new_n3881__
  wire $abc$285720$new_new_n3882__
  wire $abc$285720$new_new_n3883__
  wire $abc$285720$new_new_n3884__
  wire $abc$285720$new_new_n3885__
  wire $abc$285720$new_new_n3886__
  wire $abc$285720$new_new_n3887__
  wire $abc$285720$new_new_n3888__
  wire $abc$285720$new_new_n3889__
  wire $abc$285720$new_new_n3890__
  wire $abc$285720$new_new_n3891__
  wire $abc$285720$new_new_n3892__
  wire $abc$285720$new_new_n3893__
  wire $abc$285720$new_new_n3894__
  wire $abc$285720$new_new_n3895__
  wire $abc$285720$new_new_n3896__
  wire $abc$285720$new_new_n3897__
  wire $abc$285720$new_new_n3898__
  wire $abc$285720$new_new_n3899__
  wire $abc$285720$new_new_n3900__
  wire $abc$285720$new_new_n3901__
  wire $abc$285720$new_new_n3902__
  wire $abc$285720$new_new_n3903__
  wire $abc$285720$new_new_n3904__
  wire $abc$285720$new_new_n3905__
  wire $abc$285720$new_new_n3906__
  wire $abc$285720$new_new_n3907__
  wire $abc$285720$new_new_n3908__
  wire $abc$285720$new_new_n3909__
  wire $abc$285720$new_new_n3910__
  wire $abc$285720$new_new_n3911__
  wire $abc$285720$new_new_n3912__
  wire $abc$285720$new_new_n3913__
  wire $abc$285720$new_new_n3914__
  wire $abc$285720$new_new_n3915__
  wire $abc$285720$new_new_n3916__
  wire $abc$285720$new_new_n3917__
  wire $abc$285720$new_new_n3918__
  wire $abc$285720$new_new_n3919__
  wire $abc$285720$new_new_n3920__
  wire $abc$285720$new_new_n3921__
  wire $abc$285720$new_new_n3922__
  wire $abc$285720$new_new_n3923__
  wire $abc$285720$new_new_n3924__
  wire $abc$285720$new_new_n3925__
  wire $abc$285720$new_new_n3926__
  wire $abc$285720$new_new_n3927__
  wire $abc$285720$new_new_n3928__
  wire $abc$285720$new_new_n3929__
  wire $abc$285720$new_new_n3930__
  wire $abc$285720$new_new_n3932__
  wire $abc$285720$new_new_n3933__
  wire $abc$285720$new_new_n3934__
  wire $abc$285720$new_new_n3943__
  wire $abc$285720$new_new_n3946__
  wire $abc$285720$new_new_n3979__
  wire $abc$285720$new_new_n3980__
  wire $abc$285720$new_new_n3981__
  wire $abc$285720$new_new_n3984__
  wire $abc$285720$new_new_n3991__
  wire $abc$285720$new_new_n3994__
  wire $abc$285720$new_new_n4019__
  wire $abc$285720$new_new_n4024__
  wire $abc$285720$new_new_n4029__
  wire $abc$285720$new_new_n4034__
  wire $abc$285720$new_new_n4041__
  wire $abc$285720$new_new_n4042__
  wire $abc$285720$new_new_n4049__
  wire $abc$285720$new_new_n4052__
  wire $abc$285720$new_new_n4053__
  wire $abc$285720$new_new_n4054__
  wire $abc$285720$new_new_n4055__
  wire $abc$285720$new_new_n4056__
  wire $abc$285720$new_new_n4057__
  wire $abc$285720$new_new_n4078__
  wire $abc$285720$new_new_n4099__
  wire $abc$285720$new_new_n4100__
  wire $abc$285720$new_new_n4101__
  wire $abc$285720$new_new_n4102__
  wire $abc$285720$new_new_n4146__
  wire $abc$285720$new_new_n4147__
  wire $abc$285720$new_new_n4148__
  wire $abc$285720$new_new_n4153__
  wire $abc$285720$new_new_n4156__
  wire $abc$285720$new_new_n4194__
  wire $abc$285720$new_new_n4195__
  wire $abc$285720$new_new_n4196__
  wire $abc$285720$new_new_n4205__
  wire $abc$285720$new_new_n4208__
  wire $abc$285720$new_new_n4241__
  wire $abc$285720$new_new_n4244__
  wire $abc$285720$new_new_n4249__
  wire $abc$285720$new_new_n4252__
  wire $abc$285720$new_new_n4253__
  wire $abc$285720$new_new_n4264__
  wire $abc$285720$new_new_n4285__
  wire $abc$285720$new_new_n4290__
  wire $abc$285720$new_new_n4295__
  wire $abc$285720$new_new_n4304__
  wire $abc$285720$new_new_n4309__
  wire $abc$285720$new_new_n4310__
  wire $abc$285720$new_new_n4313__
  wire $abc$285720$new_new_n4314__
  wire $abc$285720$new_new_n4315__
  wire $abc$285720$new_new_n4316__
  wire $abc$285720$new_new_n4359__
  wire $abc$285720$new_new_n4360__
  wire $abc$285720$new_new_n4361__
  wire $abc$285720$new_new_n4368__
  wire $abc$285720$new_new_n4407__
  wire $abc$285720$new_new_n4408__
  wire $abc$285720$new_new_n4409__
  wire $abc$285720$new_new_n4415__
  wire $abc$285720$new_new_n4459__
  wire $abc$285720$new_new_n4460__
  wire $abc$285720$new_new_n4461__
  wire $abc$285720$new_new_n4463__
  wire $abc$285720$new_new_n4470__
  wire $abc$285720$new_new_n4474__
  wire $abc$285720$new_new_n4475__
  wire $abc$285720$new_new_n4507__
  wire $abc$285720$new_new_n4508__
  wire $abc$285720$new_new_n4509__
  wire $abc$285720$new_new_n4512__
  wire $abc$285720$new_new_n4515__
  wire $abc$285720$new_new_n4516__
  wire $abc$285720$new_new_n4525__
  wire $abc$285720$new_new_n4532__
  wire $abc$285720$new_new_n4533__
  wire $abc$285720$new_new_n4534__
  wire $abc$285720$new_new_n4535__
  wire $abc$285720$new_new_n4536__
  wire $abc$285720$new_new_n4537__
  wire $abc$285720$new_new_n4538__
  wire $abc$285720$new_new_n4539__
  wire $abc$285720$new_new_n4540__
  wire $abc$285720$new_new_n4541__
  wire $abc$285720$new_new_n4542__
  wire $abc$285720$new_new_n4543__
  wire $abc$285720$new_new_n4544__
  wire $abc$285720$new_new_n4545__
  wire $abc$285720$new_new_n4546__
  wire $abc$285720$new_new_n4547__
  wire $abc$285720$new_new_n4548__
  wire $abc$285720$new_new_n4549__
  wire $abc$285720$new_new_n4550__
  wire $abc$285720$new_new_n4551__
  wire $abc$285720$new_new_n4552__
  wire $abc$285720$new_new_n4553__
  wire $abc$285720$new_new_n4554__
  wire $abc$285720$new_new_n4555__
  wire $abc$285720$new_new_n4556__
  wire $abc$285720$new_new_n4557__
  wire $abc$285720$new_new_n4558__
  wire $abc$285720$new_new_n4559__
  wire $abc$285720$new_new_n4560__
  wire $abc$285720$new_new_n4561__
  wire $abc$285720$new_new_n4562__
  wire $abc$285720$new_new_n4563__
  wire $abc$285720$new_new_n4564__
  wire $abc$285720$new_new_n4565__
  wire $abc$285720$new_new_n4566__
  wire $abc$285720$new_new_n4567__
  wire $abc$285720$new_new_n4568__
  wire $abc$285720$new_new_n4569__
  wire $abc$285720$new_new_n4570__
  wire $abc$285720$new_new_n4571__
  wire $abc$285720$new_new_n4572__
  wire $abc$285720$new_new_n4573__
  wire $abc$285720$new_new_n4574__
  wire $abc$285720$new_new_n4575__
  wire $abc$285720$new_new_n4576__
  wire $abc$285720$new_new_n4577__
  wire $abc$285720$new_new_n4578__
  wire $abc$285720$new_new_n4579__
  wire $abc$285720$new_new_n4580__
  wire $abc$285720$new_new_n4581__
  wire $abc$285720$new_new_n4582__
  wire $abc$285720$new_new_n4583__
  wire $abc$285720$new_new_n4584__
  wire $abc$285720$new_new_n4585__
  wire $abc$285720$new_new_n4586__
  wire $abc$285720$new_new_n4587__
  wire $abc$285720$new_new_n4588__
  wire $abc$285720$new_new_n4589__
  wire $abc$285720$new_new_n4590__
  wire $abc$285720$new_new_n4591__
  wire $abc$285720$new_new_n4592__
  wire $abc$285720$new_new_n4593__
  wire $abc$285720$new_new_n4594__
  wire $abc$285720$new_new_n4595__
  wire $abc$285720$new_new_n4596__
  wire $abc$285720$new_new_n4597__
  wire $abc$285720$new_new_n4598__
  wire $abc$285720$new_new_n4599__
  wire $abc$285720$new_new_n4600__
  wire $abc$285720$new_new_n4601__
  wire $abc$285720$new_new_n4602__
  wire $abc$285720$new_new_n4603__
  wire $abc$285720$new_new_n4604__
  wire $abc$285720$new_new_n4605__
  wire $abc$285720$new_new_n4606__
  wire $abc$285720$new_new_n4607__
  wire $abc$285720$new_new_n4608__
  wire $abc$285720$new_new_n4609__
  wire $abc$285720$new_new_n4610__
  wire $abc$285720$new_new_n4611__
  wire $abc$285720$new_new_n4612__
  wire $abc$285720$new_new_n4613__
  wire $abc$285720$new_new_n4614__
  wire $abc$285720$new_new_n4615__
  wire $abc$285720$new_new_n4616__
  wire $abc$285720$new_new_n4617__
  wire $abc$285720$new_new_n4618__
  wire $abc$285720$new_new_n4619__
  wire $abc$285720$new_new_n4620__
  wire $abc$285720$new_new_n4621__
  wire $abc$285720$new_new_n4622__
  wire $abc$285720$new_new_n4623__
  wire $abc$285720$new_new_n4624__
  wire $abc$285720$new_new_n4625__
  wire $abc$285720$new_new_n4626__
  wire $abc$285720$new_new_n4627__
  wire $abc$285720$new_new_n4628__
  wire $abc$285720$new_new_n4629__
  wire $abc$285720$new_new_n4630__
  wire $abc$285720$new_new_n4631__
  wire $abc$285720$new_new_n4632__
  wire $abc$285720$new_new_n4633__
  wire $abc$285720$new_new_n4634__
  wire $abc$285720$new_new_n4635__
  wire $abc$285720$new_new_n4636__
  wire $abc$285720$new_new_n4637__
  wire $abc$285720$new_new_n4638__
  wire $abc$285720$new_new_n4639__
  wire $abc$285720$new_new_n4640__
  wire $abc$285720$new_new_n4641__
  wire $abc$285720$new_new_n4642__
  wire $abc$285720$new_new_n4643__
  wire $abc$285720$new_new_n4644__
  wire $abc$285720$new_new_n4645__
  wire $abc$285720$new_new_n4646__
  wire $abc$285720$new_new_n4647__
  wire $abc$285720$new_new_n4648__
  wire $abc$285720$new_new_n4649__
  wire $abc$285720$new_new_n4650__
  wire $abc$285720$new_new_n4651__
  wire $abc$285720$new_new_n4652__
  wire $abc$285720$new_new_n4653__
  wire $abc$285720$new_new_n4654__
  wire $abc$285720$new_new_n4655__
  wire $abc$285720$new_new_n4656__
  wire $abc$285720$new_new_n4657__
  wire $abc$285720$new_new_n4658__
  wire $abc$285720$new_new_n4659__
  wire $abc$285720$new_new_n4660__
  wire $abc$285720$new_new_n4661__
  wire $abc$285720$new_new_n4662__
  wire $abc$285720$new_new_n4733__
  wire $abc$285720$new_new_n4734__
  wire $abc$285720$new_new_n4735__
  wire $abc$285720$new_new_n4736__
  wire $abc$285720$new_new_n4737__
  wire $abc$285720$new_new_n4764__
  wire $abc$285720$new_new_n4769__
  wire $abc$285720$new_new_n4770__
  wire $abc$285720$new_new_n4771__
  wire $abc$285720$new_new_n4772__
  wire $abc$285720$new_new_n4773__
  wire $abc$285720$new_new_n4774__
  wire $abc$285720$new_new_n4779__
  wire $abc$285720$new_new_n4780__
  wire $abc$285720$new_new_n4781__
  wire $abc$285720$new_new_n4782__
  wire $abc$285720$new_new_n4783__
  wire $abc$285720$new_new_n4784__
  wire $abc$285720$new_new_n4804__
  wire $abc$285720$new_new_n4809__
  wire $abc$285720$new_new_n4810__
  wire $abc$285720$new_new_n4811__
  wire $abc$285720$new_new_n4814__
  wire $abc$285720$new_new_n4817__
  wire $abc$285720$new_new_n4818__
  wire $abc$285720$new_new_n4819__
  wire $abc$285720$new_new_n4825__
  wire $abc$285720$new_new_n4826__
  wire $abc$285720$new_new_n4827__
  wire $abc$285720$new_new_n4828__
  wire $abc$285720$new_new_n4835__
  wire $abc$285720$new_new_n4836__
  wire $abc$285720$new_new_n4837__
  wire $abc$285720$new_new_n4838__
  wire $abc$285720$new_new_n4847__
  wire $abc$285720$new_new_n4848__
  wire $abc$285720$new_new_n4849__
  wire $abc$285720$new_new_n4850__
  wire $abc$285720$new_new_n4851__
  wire $abc$285720$new_new_n4852__
  wire $abc$285720$new_new_n4853__
  wire $abc$285720$new_new_n4863__
  wire $abc$285720$new_new_n4864__
  wire $abc$285720$new_new_n4865__
  wire $abc$285720$new_new_n4866__
  wire $abc$285720$new_new_n4881__
  wire $abc$285720$new_new_n4882__
  wire $abc$285720$new_new_n4883__
  wire $abc$285720$new_new_n4884__
  wire $abc$285720$new_new_n4900__
  wire $abc$285720$new_new_n4901__
  wire $abc$285720$new_new_n4902__
  wire $abc$285720$new_new_n4903__
  wire $abc$285720$new_new_n4918__
  wire $abc$285720$new_new_n4919__
  wire $abc$285720$new_new_n4920__
  wire $abc$285720$new_new_n4921__
  wire $abc$285720$new_new_n4939__
  wire $abc$285720$new_new_n4940__
  wire $abc$285720$new_new_n4941__
  wire $abc$285720$new_new_n4942__
  wire $abc$285720$new_new_n4943__
  wire $abc$285720$new_new_n4944__
  wire $abc$285720$new_new_n4945__
  wire $abc$285720$new_new_n4946__
  wire $abc$285720$new_new_n4947__
  wire $abc$285720$new_new_n4948__
  wire $abc$285720$new_new_n4949__
  wire $abc$285720$new_new_n4950__
  wire $abc$285720$new_new_n4951__
  wire $abc$285720$new_new_n4952__
  wire $abc$285720$new_new_n4953__
  wire $abc$285720$new_new_n4954__
  wire $abc$285720$new_new_n4955__
  wire $abc$285720$new_new_n4956__
  wire $abc$285720$new_new_n4957__
  wire $abc$285720$new_new_n4958__
  wire $abc$285720$new_new_n4959__
  wire $abc$285720$new_new_n4960__
  wire $abc$285720$new_new_n4961__
  wire $abc$285720$new_new_n4962__
  wire $abc$285720$new_new_n4963__
  wire $abc$285720$new_new_n4964__
  wire $abc$285720$new_new_n4965__
  wire $abc$285720$new_new_n4966__
  wire $abc$285720$new_new_n4967__
  wire $abc$285720$new_new_n4968__
  wire $abc$285720$new_new_n4969__
  wire $abc$285720$new_new_n4970__
  wire $abc$285720$new_new_n4971__
  wire $abc$285720$new_new_n4973__
  wire $abc$285720$new_new_n4974__
  wire $abc$285720$new_new_n4975__
  wire $abc$285720$new_new_n4976__
  wire $abc$285720$new_new_n4977__
  wire $abc$285720$new_new_n4978__
  wire $abc$285720$new_new_n4979__
  wire $abc$285720$new_new_n4980__
  wire $abc$285720$new_new_n4981__
  wire $abc$285720$new_new_n4982__
  wire $abc$285720$new_new_n4983__
  wire $abc$285720$new_new_n4984__
  wire $abc$285720$new_new_n4985__
  wire $abc$285720$new_new_n4986__
  wire $abc$285720$new_new_n4987__
  wire $abc$285720$new_new_n4988__
  wire $abc$285720$new_new_n4989__
  wire $abc$285720$new_new_n4990__
  wire $abc$285720$new_new_n4991__
  wire $abc$285720$new_new_n4992__
  wire $abc$285720$new_new_n4993__
  wire $abc$285720$new_new_n4994__
  wire $abc$285720$new_new_n4995__
  wire $abc$285720$new_new_n4996__
  wire $abc$285720$new_new_n4997__
  wire $abc$285720$new_new_n4998__
  wire $abc$285720$new_new_n4999__
  wire $abc$285720$new_new_n5000__
  wire $abc$285720$new_new_n5001__
  wire $abc$285720$new_new_n5002__
  wire $abc$285720$new_new_n5003__
  wire $abc$285720$new_new_n5004__
  wire $abc$285720$new_new_n5005__
  wire $abc$285720$new_new_n5007__
  wire $abc$285720$new_new_n5008__
  wire $abc$285720$new_new_n5009__
  wire $abc$285720$new_new_n5010__
  wire $abc$285720$new_new_n5011__
  wire $abc$285720$new_new_n5012__
  wire $abc$285720$new_new_n5013__
  wire $abc$285720$new_new_n5014__
  wire $abc$285720$new_new_n5015__
  wire $abc$285720$new_new_n5016__
  wire $abc$285720$new_new_n5017__
  wire $abc$285720$new_new_n5018__
  wire $abc$285720$new_new_n5019__
  wire $abc$285720$new_new_n5020__
  wire $abc$285720$new_new_n5021__
  wire $abc$285720$new_new_n5022__
  wire $abc$285720$new_new_n5023__
  wire $abc$285720$new_new_n5024__
  wire $abc$285720$new_new_n5025__
  wire $abc$285720$new_new_n5026__
  wire $abc$285720$new_new_n5027__
  wire $abc$285720$new_new_n5028__
  wire $abc$285720$new_new_n5029__
  wire $abc$285720$new_new_n5030__
  wire $abc$285720$new_new_n5031__
  wire $abc$285720$new_new_n5032__
  wire $abc$285720$new_new_n5033__
  wire $abc$285720$new_new_n5034__
  wire $abc$285720$new_new_n5035__
  wire $abc$285720$new_new_n5036__
  wire $abc$285720$new_new_n5037__
  wire $abc$285720$new_new_n5038__
  wire $abc$285720$new_new_n5039__
  wire $abc$285720$new_new_n5040__
  wire $abc$285720$new_new_n5041__
  wire $abc$285720$new_new_n5042__
  wire $abc$285720$new_new_n5043__
  wire $abc$285720$new_new_n5044__
  wire $abc$285720$new_new_n5045__
  wire $abc$285720$new_new_n5046__
  wire $abc$285720$new_new_n5047__
  wire $abc$285720$new_new_n5048__
  wire $abc$285720$new_new_n5049__
  wire $abc$285720$new_new_n5050__
  wire $abc$285720$new_new_n5051__
  wire $abc$285720$new_new_n5052__
  wire $abc$285720$new_new_n5053__
  wire $abc$285720$new_new_n5054__
  wire $abc$285720$new_new_n5055__
  wire $abc$285720$new_new_n5056__
  wire $abc$285720$new_new_n5057__
  wire $abc$285720$new_new_n5058__
  wire $abc$285720$new_new_n5059__
  wire $abc$285720$new_new_n5060__
  wire $abc$285720$new_new_n5061__
  wire $abc$285720$new_new_n5062__
  wire $abc$285720$new_new_n5063__
  wire $abc$285720$new_new_n5064__
  wire $abc$285720$new_new_n5065__
  wire $abc$285720$new_new_n5066__
  wire $abc$285720$new_new_n5067__
  wire $abc$285720$new_new_n5068__
  wire $abc$285720$new_new_n5069__
  wire $abc$285720$new_new_n5070__
  wire $abc$285720$new_new_n5071__
  wire $abc$285720$new_new_n5072__
  wire $abc$285720$new_new_n5073__
  wire $abc$285720$new_new_n5074__
  wire $abc$285720$new_new_n5075__
  wire $abc$285720$new_new_n5076__
  wire $abc$285720$new_new_n5077__
  wire $abc$285720$new_new_n5078__
  wire $abc$285720$new_new_n5079__
  wire $abc$285720$new_new_n5080__
  wire $abc$285720$new_new_n5081__
  wire $abc$285720$new_new_n5082__
  wire $abc$285720$new_new_n5083__
  wire $abc$285720$new_new_n5084__
  wire $abc$285720$new_new_n5085__
  wire $abc$285720$new_new_n5086__
  wire $abc$285720$new_new_n5087__
  wire $abc$285720$new_new_n5088__
  wire $abc$285720$new_new_n5089__
  wire $abc$285720$new_new_n5090__
  wire $abc$285720$new_new_n5091__
  wire $abc$285720$new_new_n5092__
  wire $abc$285720$new_new_n5093__
  wire $abc$285720$new_new_n5094__
  wire $abc$285720$new_new_n5095__
  wire $abc$285720$new_new_n5096__
  wire $abc$285720$new_new_n5097__
  wire $abc$285720$new_new_n5098__
  wire $abc$285720$new_new_n5099__
  wire $abc$285720$new_new_n5100__
  wire $abc$285720$new_new_n5101__
  wire $abc$285720$new_new_n5102__
  wire $abc$285720$new_new_n5103__
  wire $abc$285720$new_new_n5104__
  wire $abc$285720$new_new_n5105__
  wire $abc$285720$new_new_n5106__
  wire $abc$285720$new_new_n5107__
  wire $abc$285720$new_new_n5108__
  wire $abc$285720$new_new_n5109__
  wire $abc$285720$new_new_n5110__
  wire $abc$285720$new_new_n5111__
  wire $abc$285720$new_new_n5112__
  wire $abc$285720$new_new_n5113__
  wire $abc$285720$new_new_n5114__
  wire $abc$285720$new_new_n5115__
  wire $abc$285720$new_new_n5116__
  wire $abc$285720$new_new_n5117__
  wire $abc$285720$new_new_n5118__
  wire $abc$285720$new_new_n5119__
  wire $abc$285720$new_new_n5120__
  wire $abc$285720$new_new_n5121__
  wire $abc$285720$new_new_n5122__
  wire $abc$285720$new_new_n5123__
  wire $abc$285720$new_new_n5124__
  wire $abc$285720$new_new_n5125__
  wire $abc$285720$new_new_n5126__
  wire $abc$285720$new_new_n5127__
  wire $abc$285720$new_new_n5128__
  wire $abc$285720$new_new_n5129__
  wire $abc$285720$new_new_n5130__
  wire $abc$285720$new_new_n5131__
  wire $abc$285720$new_new_n5132__
  wire $abc$285720$new_new_n5133__
  wire $abc$285720$new_new_n5134__
  wire $abc$285720$new_new_n5135__
  wire $abc$285720$new_new_n5136__
  wire $abc$285720$new_new_n5137__
  wire $abc$285720$new_new_n5138__
  wire $abc$285720$new_new_n5139__
  wire $abc$285720$new_new_n5140__
  wire $abc$285720$new_new_n5166__
  wire $abc$285720$new_new_n5171__
  wire $abc$285720$new_new_n5172__
  wire $abc$285720$new_new_n5173__
  wire $abc$285720$new_new_n5174__
  wire $abc$285720$new_new_n5175__
  wire $abc$285720$new_new_n5176__
  wire $abc$285720$new_new_n5177__
  wire $abc$285720$new_new_n5178__
  wire $abc$285720$new_new_n5179__
  wire $abc$285720$new_new_n5180__
  wire $abc$285720$new_new_n5181__
  wire $abc$285720$new_new_n5182__
  wire $abc$285720$new_new_n5183__
  wire $abc$285720$new_new_n5184__
  wire $abc$285720$new_new_n5185__
  wire $abc$285720$new_new_n5186__
  wire $abc$285720$new_new_n5187__
  wire $abc$285720$new_new_n5188__
  wire $abc$285720$new_new_n5189__
  wire $abc$285720$new_new_n5190__
  wire $abc$285720$new_new_n5191__
  wire $abc$285720$new_new_n5192__
  wire $abc$285720$new_new_n5193__
  wire $abc$285720$new_new_n5194__
  wire $abc$285720$new_new_n5195__
  wire $abc$285720$new_new_n5196__
  wire $abc$285720$new_new_n5197__
  wire $abc$285720$new_new_n5198__
  wire $abc$285720$new_new_n5199__
  wire $abc$285720$new_new_n5200__
  wire $abc$285720$new_new_n5201__
  wire $abc$285720$new_new_n5202__
  wire $abc$285720$new_new_n5203__
  wire $abc$285720$new_new_n5204__
  wire $abc$285720$new_new_n5205__
  wire $abc$285720$new_new_n5206__
  wire $abc$285720$new_new_n5207__
  wire $abc$285720$new_new_n5208__
  wire $abc$285720$new_new_n5209__
  wire $abc$285720$new_new_n5210__
  wire $abc$285720$new_new_n5211__
  wire $abc$285720$new_new_n5212__
  wire $abc$285720$new_new_n5213__
  wire $abc$285720$new_new_n5214__
  wire $abc$285720$new_new_n5215__
  wire $abc$285720$new_new_n5216__
  wire $abc$285720$new_new_n5217__
  wire $abc$285720$new_new_n5218__
  wire $abc$285720$new_new_n5219__
  wire $abc$285720$new_new_n5220__
  wire $abc$285720$new_new_n5221__
  wire $abc$285720$new_new_n5222__
  wire $abc$285720$new_new_n5223__
  wire $abc$285720$new_new_n5224__
  wire $abc$285720$new_new_n5225__
  wire $abc$285720$new_new_n5226__
  wire $abc$285720$new_new_n5227__
  wire $abc$285720$new_new_n5228__
  wire $abc$285720$new_new_n5229__
  wire $abc$285720$new_new_n5230__
  wire $abc$285720$new_new_n5231__
  wire $abc$285720$new_new_n5232__
  wire $abc$285720$new_new_n5233__
  wire $abc$285720$new_new_n5234__
  wire $abc$285720$new_new_n5235__
  wire $abc$285720$new_new_n5236__
  wire $abc$285720$new_new_n5237__
  wire $abc$285720$new_new_n5238__
  wire $abc$285720$new_new_n5239__
  wire $abc$285720$new_new_n5240__
  wire $abc$285720$new_new_n5241__
  wire $abc$285720$new_new_n5242__
  wire $abc$285720$new_new_n5243__
  wire $abc$285720$new_new_n5244__
  wire $abc$285720$new_new_n5245__
  wire $abc$285720$new_new_n5246__
  wire $abc$285720$new_new_n5247__
  wire $abc$285720$new_new_n5248__
  wire $abc$285720$new_new_n5249__
  wire $abc$285720$new_new_n5250__
  wire $abc$285720$new_new_n5251__
  wire $abc$285720$new_new_n5252__
  wire $abc$285720$new_new_n5253__
  wire $abc$285720$new_new_n5254__
  wire $abc$285720$new_new_n5255__
  wire $abc$285720$new_new_n5256__
  wire $abc$285720$new_new_n5257__
  wire $abc$285720$new_new_n5258__
  wire $abc$285720$new_new_n5259__
  wire $abc$285720$new_new_n5260__
  wire $abc$285720$new_new_n5261__
  wire $abc$285720$new_new_n5262__
  wire $abc$285720$new_new_n5263__
  wire $abc$285720$new_new_n5264__
  wire $abc$285720$new_new_n5265__
  wire $abc$285720$new_new_n5266__
  wire $abc$285720$new_new_n5267__
  wire $abc$285720$new_new_n5268__
  wire $abc$285720$new_new_n5269__
  wire $abc$285720$new_new_n5270__
  wire $abc$285720$new_new_n5271__
  wire $abc$285720$new_new_n5272__
  wire $abc$285720$new_new_n5273__
  wire $abc$285720$new_new_n5274__
  wire $abc$285720$new_new_n5275__
  wire $abc$285720$new_new_n5276__
  wire $abc$285720$new_new_n5277__
  wire $abc$285720$new_new_n5278__
  wire $abc$285720$new_new_n5279__
  wire $abc$285720$new_new_n5280__
  wire $abc$285720$new_new_n5281__
  wire $abc$285720$new_new_n5282__
  wire $abc$285720$new_new_n5283__
  wire $abc$285720$new_new_n5284__
  wire $abc$285720$new_new_n5285__
  wire $abc$285720$new_new_n5286__
  wire $abc$285720$new_new_n5287__
  wire $abc$285720$new_new_n5288__
  wire $abc$285720$new_new_n5289__
  wire $abc$285720$new_new_n5290__
  wire $abc$285720$new_new_n5291__
  wire $abc$285720$new_new_n5292__
  wire $abc$285720$new_new_n5293__
  wire $abc$285720$new_new_n5294__
  wire $abc$285720$new_new_n5295__
  wire $abc$285720$new_new_n5296__
  wire $abc$285720$new_new_n5297__
  wire $abc$285720$new_new_n5298__
  wire $abc$285720$new_new_n5299__
  wire $abc$285720$new_new_n5300__
  wire $abc$285720$new_new_n5301__
  wire $abc$285720$new_new_n5303__
  wire $abc$285720$new_new_n5304__
  wire $abc$285720$new_new_n5305__
  wire $abc$285720$new_new_n5306__
  wire $abc$285720$new_new_n5307__
  wire $abc$285720$new_new_n5308__
  wire $abc$285720$new_new_n5309__
  wire $abc$285720$new_new_n5310__
  wire $abc$285720$new_new_n5311__
  wire $abc$285720$new_new_n5312__
  wire $abc$285720$new_new_n5313__
  wire $abc$285720$new_new_n5314__
  wire $abc$285720$new_new_n5315__
  wire $abc$285720$new_new_n5316__
  wire $abc$285720$new_new_n5317__
  wire $abc$285720$new_new_n5318__
  wire $abc$285720$new_new_n5321__
  wire $abc$285720$new_new_n5322__
  wire $abc$285720$new_new_n5323__
  wire $abc$285720$new_new_n5324__
  wire $abc$285720$new_new_n5325__
  wire $abc$285720$new_new_n5326__
  wire $abc$285720$new_new_n5327__
  wire $abc$285720$new_new_n5328__
  wire $abc$285720$new_new_n5329__
  wire $abc$285720$new_new_n5331__
  wire $abc$285720$new_new_n5332__
  wire $abc$285720$new_new_n5333__
  wire $abc$285720$new_new_n5334__
  wire $abc$285720$new_new_n5335__
  wire $abc$285720$new_new_n5336__
  wire $abc$285720$new_new_n5337__
  wire $abc$285720$new_new_n5338__
  wire $abc$285720$new_new_n5339__
  wire $abc$285720$new_new_n5340__
  wire $abc$285720$new_new_n5341__
  wire $abc$285720$new_new_n5342__
  wire $abc$285720$new_new_n5343__
  wire $abc$285720$new_new_n5344__
  wire $abc$285720$new_new_n5345__
  wire $abc$285720$new_new_n5347__
  wire $abc$285720$new_new_n5348__
  wire $abc$285720$new_new_n5349__
  wire $abc$285720$new_new_n5350__
  wire $abc$285720$new_new_n5351__
  wire $abc$285720$new_new_n5352__
  wire $abc$285720$new_new_n5353__
  wire $abc$285720$new_new_n5354__
  wire $abc$285720$new_new_n5355__
  wire $abc$285720$new_new_n5356__
  wire $abc$285720$new_new_n5357__
  wire $abc$285720$new_new_n5358__
  wire $abc$285720$new_new_n5359__
  wire $abc$285720$new_new_n5360__
  wire $abc$285720$new_new_n5363__
  wire $abc$285720$new_new_n5364__
  wire $abc$285720$new_new_n5365__
  wire $abc$285720$new_new_n5366__
  wire $abc$285720$new_new_n5367__
  wire $abc$285720$new_new_n5368__
  wire $abc$285720$new_new_n5369__
  wire $abc$285720$new_new_n5370__
  wire $abc$285720$new_new_n5371__
  wire $abc$285720$new_new_n5372__
  wire $abc$285720$new_new_n5373__
  wire $abc$285720$new_new_n5374__
  wire $abc$285720$new_new_n5375__
  wire $abc$285720$new_new_n5376__
  wire $abc$285720$new_new_n5377__
  wire $abc$285720$new_new_n5378__
  wire $abc$285720$new_new_n5379__
  wire $abc$285720$new_new_n5380__
  wire $abc$285720$new_new_n5381__
  wire $abc$285720$new_new_n5382__
  wire $abc$285720$new_new_n5383__
  wire $abc$285720$new_new_n5384__
  wire $abc$285720$new_new_n5385__
  wire $abc$285720$new_new_n5386__
  wire $abc$285720$new_new_n5387__
  wire $abc$285720$new_new_n5388__
  wire $abc$285720$new_new_n5389__
  wire $abc$285720$new_new_n5390__
  wire $abc$285720$new_new_n5391__
  wire $abc$285720$new_new_n5392__
  wire $abc$285720$new_new_n5393__
  wire $abc$285720$new_new_n5395__
  wire $abc$285720$new_new_n5396__
  wire $abc$285720$new_new_n5397__
  wire $abc$285720$new_new_n5398__
  wire $abc$285720$new_new_n5399__
  wire $abc$285720$new_new_n5400__
  wire $abc$285720$new_new_n5401__
  wire $abc$285720$new_new_n5402__
  wire $abc$285720$new_new_n5403__
  wire $abc$285720$new_new_n5404__
  wire $abc$285720$new_new_n5405__
  wire $abc$285720$new_new_n5406__
  wire $abc$285720$new_new_n5407__
  wire $abc$285720$new_new_n5425__
  wire $abc$285720$new_new_n5426__
  wire $abc$285720$new_new_n5438__
  wire $abc$285720$new_new_n5439__
  wire $abc$285720$new_new_n5440__
  wire $abc$285720$new_new_n5441__
  wire $abc$285720$new_new_n5442__
  wire $abc$285720$new_new_n5443__
  wire $abc$285720$new_new_n5444__
  wire $abc$285720$new_new_n5445__
  wire $abc$285720$new_new_n5446__
  wire $abc$285720$new_new_n5447__
  wire $abc$285720$new_new_n5448__
  wire $abc$285720$new_new_n5449__
  wire $abc$285720$new_new_n5450__
  wire $abc$285720$new_new_n5451__
  wire $abc$285720$new_new_n5452__
  wire $abc$285720$new_new_n5453__
  wire $abc$285720$new_new_n5454__
  wire $abc$285720$new_new_n5455__
  wire $abc$285720$new_new_n5456__
  wire $abc$285720$new_new_n5457__
  wire $abc$285720$new_new_n5458__
  wire $abc$285720$new_new_n5459__
  wire $abc$285720$new_new_n5460__
  wire $abc$285720$new_new_n5461__
  wire $abc$285720$new_new_n5462__
  wire $abc$285720$new_new_n5463__
  wire $abc$285720$new_new_n5464__
  wire $abc$285720$new_new_n5465__
  wire $abc$285720$new_new_n5466__
  wire $abc$285720$new_new_n5467__
  wire $abc$285720$new_new_n5468__
  wire $abc$285720$new_new_n5469__
  wire $abc$285720$new_new_n5470__
  wire $abc$285720$new_new_n5471__
  wire $abc$285720$new_new_n5473__
  wire $abc$285720$new_new_n5474__
  wire $abc$285720$new_new_n5475__
  wire $abc$285720$new_new_n5476__
  wire $abc$285720$new_new_n5477__
  wire $abc$285720$new_new_n5478__
  wire $abc$285720$new_new_n5479__
  wire $abc$285720$new_new_n5480__
  wire $abc$285720$new_new_n5481__
  wire $abc$285720$new_new_n5482__
  wire $abc$285720$new_new_n5483__
  wire $abc$285720$new_new_n5484__
  wire $abc$285720$new_new_n5485__
  wire $abc$285720$new_new_n5486__
  wire $abc$285720$new_new_n5487__
  wire $abc$285720$new_new_n5488__
  wire $abc$285720$new_new_n5489__
  wire $abc$285720$new_new_n5490__
  wire $abc$285720$new_new_n5491__
  wire $abc$285720$new_new_n5492__
  wire $abc$285720$new_new_n5493__
  wire $abc$285720$new_new_n5494__
  wire $abc$285720$new_new_n5495__
  wire $abc$285720$new_new_n5496__
  wire $abc$285720$new_new_n5497__
  wire $abc$285720$new_new_n5498__
  wire $abc$285720$new_new_n5499__
  wire $abc$285720$new_new_n5500__
  wire $abc$285720$new_new_n5501__
  wire $abc$285720$new_new_n5502__
  wire $abc$285720$new_new_n5503__
  wire $abc$285720$new_new_n5504__
  wire $abc$285720$new_new_n5505__
  wire $abc$285720$new_new_n5511__
  wire $abc$285720$new_new_n5524__
  wire $abc$285720$new_new_n5535__
  wire $abc$285720$new_new_n5536__
  wire $abc$285720$new_new_n5537__
  wire $abc$285720$new_new_n5538__
  wire $abc$285720$new_new_n5539__
  wire $abc$285720$new_new_n5540__
  wire $abc$285720$new_new_n5541__
  wire $abc$285720$new_new_n5542__
  wire $abc$285720$new_new_n5543__
  wire $abc$285720$new_new_n5544__
  wire $abc$285720$new_new_n5545__
  wire $abc$285720$new_new_n5546__
  wire $abc$285720$new_new_n5547__
  wire $abc$285720$new_new_n5548__
  wire $abc$285720$new_new_n5549__
  wire $abc$285720$new_new_n5550__
  wire $abc$285720$new_new_n5551__
  wire $abc$285720$new_new_n5552__
  wire $abc$285720$new_new_n5553__
  wire $abc$285720$new_new_n5554__
  wire $abc$285720$new_new_n5555__
  wire $abc$285720$new_new_n5556__
  wire $abc$285720$new_new_n5557__
  wire $abc$285720$new_new_n5558__
  wire $abc$285720$new_new_n5559__
  wire $abc$285720$new_new_n5560__
  wire $abc$285720$new_new_n5561__
  wire $abc$285720$new_new_n5562__
  wire $abc$285720$new_new_n5563__
  wire $abc$285720$new_new_n5564__
  wire $abc$285720$new_new_n5565__
  wire $abc$285720$new_new_n5566__
  wire $abc$285720$new_new_n5567__
  wire $abc$285720$new_new_n5568__
  wire $abc$285720$new_new_n5570__
  wire $abc$285720$new_new_n5571__
  wire $abc$285720$new_new_n5572__
  wire $abc$285720$new_new_n5573__
  wire $abc$285720$new_new_n5574__
  wire $abc$285720$new_new_n5575__
  wire $abc$285720$new_new_n5576__
  wire $abc$285720$new_new_n5577__
  wire $abc$285720$new_new_n5578__
  wire $abc$285720$new_new_n5579__
  wire $abc$285720$new_new_n5580__
  wire $abc$285720$new_new_n5581__
  wire $abc$285720$new_new_n5582__
  wire $abc$285720$new_new_n5583__
  wire $abc$285720$new_new_n5584__
  wire $abc$285720$new_new_n5585__
  wire $abc$285720$new_new_n5586__
  wire $abc$285720$new_new_n5587__
  wire $abc$285720$new_new_n5588__
  wire $abc$285720$new_new_n5589__
  wire $abc$285720$new_new_n5590__
  wire $abc$285720$new_new_n5591__
  wire $abc$285720$new_new_n5592__
  wire $abc$285720$new_new_n5593__
  wire $abc$285720$new_new_n5594__
  wire $abc$285720$new_new_n5595__
  wire $abc$285720$new_new_n5596__
  wire $abc$285720$new_new_n5597__
  wire $abc$285720$new_new_n5598__
  wire $abc$285720$new_new_n5599__
  wire $abc$285720$new_new_n5600__
  wire $abc$285720$new_new_n5601__
  wire $abc$285720$new_new_n5602__
  wire $abc$285720$new_new_n5606__
  wire $abc$285720$new_new_n5607__
  wire $abc$285720$new_new_n5608__
  wire $abc$285720$new_new_n5609__
  wire $abc$285720$new_new_n5610__
  wire $abc$285720$new_new_n5611__
  wire $abc$285720$new_new_n5612__
  wire $abc$285720$new_new_n5613__
  wire $abc$285720$new_new_n5614__
  wire $abc$285720$new_new_n5615__
  wire $abc$285720$new_new_n5616__
  wire $abc$285720$new_new_n5617__
  wire $abc$285720$new_new_n5618__
  wire $abc$285720$new_new_n5619__
  wire $abc$285720$new_new_n5620__
  wire $abc$285720$new_new_n5621__
  wire $abc$285720$new_new_n5622__
  wire $abc$285720$new_new_n5623__
  wire $abc$285720$new_new_n5624__
  wire $abc$285720$new_new_n5625__
  wire $abc$285720$new_new_n5626__
  wire $abc$285720$new_new_n5627__
  wire $abc$285720$new_new_n5628__
  wire $abc$285720$new_new_n5629__
  wire $abc$285720$new_new_n5630__
  wire $abc$285720$new_new_n5631__
  wire $abc$285720$new_new_n5632__
  wire $abc$285720$new_new_n5633__
  wire $abc$285720$new_new_n5634__
  wire $abc$285720$new_new_n5635__
  wire $abc$285720$new_new_n5636__
  wire $abc$285720$new_new_n5637__
  wire $abc$285720$new_new_n5638__
  wire $abc$285720$new_new_n5639__
  wire $abc$285720$new_new_n5640__
  wire $abc$285720$new_new_n5644__
  wire $abc$285720$new_new_n5645__
  wire $abc$285720$new_new_n5646__
  wire $abc$285720$new_new_n5647__
  wire $abc$285720$new_new_n5648__
  wire $abc$285720$new_new_n5649__
  wire $abc$285720$new_new_n5650__
  wire $abc$285720$new_new_n5651__
  wire $abc$285720$new_new_n5652__
  wire $abc$285720$new_new_n5653__
  wire $abc$285720$new_new_n5654__
  wire $abc$285720$new_new_n5655__
  wire $abc$285720$new_new_n5656__
  wire $abc$285720$new_new_n5657__
  wire $abc$285720$new_new_n5658__
  wire $abc$285720$new_new_n5659__
  wire $abc$285720$new_new_n5660__
  wire $abc$285720$new_new_n5661__
  wire $abc$285720$new_new_n5662__
  wire $abc$285720$new_new_n5663__
  wire $abc$285720$new_new_n5664__
  wire $abc$285720$new_new_n5665__
  wire $abc$285720$new_new_n5666__
  wire $abc$285720$new_new_n5667__
  wire $abc$285720$new_new_n5668__
  wire $abc$285720$new_new_n5669__
  wire $abc$285720$new_new_n5670__
  wire $abc$285720$new_new_n5671__
  wire $abc$285720$new_new_n5672__
  wire $abc$285720$new_new_n5673__
  wire $abc$285720$new_new_n5674__
  wire $abc$285720$new_new_n5675__
  wire $abc$285720$new_new_n5676__
  wire $abc$285720$new_new_n5678__
  wire $abc$285720$new_new_n5679__
  wire $abc$285720$new_new_n5680__
  wire $abc$285720$new_new_n5681__
  wire $abc$285720$new_new_n5682__
  wire $abc$285720$new_new_n5683__
  wire $abc$285720$new_new_n5684__
  wire $abc$285720$new_new_n5702__
  wire $abc$285720$new_new_n5713__
  wire $abc$285720$new_new_n5714__
  wire $abc$285720$new_new_n5715__
  wire $abc$285720$new_new_n5716__
  wire $abc$285720$new_new_n5717__
  wire $abc$285720$new_new_n5718__
  wire $abc$285720$new_new_n5719__
  wire $abc$285720$new_new_n5720__
  wire $abc$285720$new_new_n5721__
  wire $abc$285720$new_new_n5722__
  wire $abc$285720$new_new_n5723__
  wire $abc$285720$new_new_n5725__
  wire $abc$285720$new_new_n5726__
  wire $abc$285720$new_new_n5727__
  wire $abc$285720$new_new_n5728__
  wire $abc$285720$new_new_n5729__
  wire $abc$285720$new_new_n5730__
  wire $abc$285720$new_new_n5731__
  wire $abc$285720$new_new_n5732__
  wire $abc$285720$new_new_n5733__
  wire $abc$285720$new_new_n5734__
  wire $abc$285720$new_new_n5735__
  wire $abc$285720$new_new_n5736__
  wire $abc$285720$new_new_n5737__
  wire $abc$285720$new_new_n5738__
  wire $abc$285720$new_new_n5739__
  wire $abc$285720$new_new_n5740__
  wire $abc$285720$new_new_n5741__
  wire $abc$285720$new_new_n5742__
  wire $abc$285720$new_new_n5779__
  wire $abc$285720$new_new_n5816__
  wire $abc$285720$new_new_n5829__
  wire $abc$285720$new_new_n5838__
  wire $abc$285720$new_new_n5839__
  wire $abc$285720$new_new_n5840__
  wire $abc$285720$new_new_n5841__
  wire $abc$285720$new_new_n5842__
  wire $abc$285720$new_new_n5843__
  wire $abc$285720$new_new_n5844__
  wire $abc$285720$new_new_n5845__
  wire $abc$285720$new_new_n5846__
  wire $abc$285720$new_new_n5847__
  wire $abc$285720$new_new_n5848__
  wire $abc$285720$new_new_n5849__
  wire $abc$285720$new_new_n5856__
  attribute \keep 1
  wire $abc$55767$lo2
  attribute \keep 1
  wire $abc$55767$lo3
  attribute \keep 1
  wire $abc$55767$lo4
  attribute \keep 1
  wire $abc$55767$lo5
  attribute \keep 1
  wire $abc$55767$lo6
  attribute \force_downto 1
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133.26-133.55|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:279.21-279.23"
  attribute \unused_bits "1 2 3 4 5"
  wire width 6 $auto$alumacc.cc:485:replace_alu$535.BB
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$557.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$557.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$560.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$560.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$563.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$563.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$566.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$566.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$569.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$569.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$572.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$572.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$575.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$575.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$578.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$578.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$581.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$581.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$584.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$584.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$587.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$587.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$590.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$590.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$593.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$593.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$596.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$596.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$599.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$599.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$602.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$602.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$605.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$605.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$608.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$608.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$611.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$611.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$614.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$614.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$617.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$617.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$620.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$620.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$623.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$623.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$626.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$626.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$629.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$629.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$632.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$632.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$635.A
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194.32-194.125|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  wire width 24 $auto$alumacc.cc:485:replace_alu$635.B
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:112.14-112.24|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 6 $auto$alumacc.cc:485:replace_alu$638.Y
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$644.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$644.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$647.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$647.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$650.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$650.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$653.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$653.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$656.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$656.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$659.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$659.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$662.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$662.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$665.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$665.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$668.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$668.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$671.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$671.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$674.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$674.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$677.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$677.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$680.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$680.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$683.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$683.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$686.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$686.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$689.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$689.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$692.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$692.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$695.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$695.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$698.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$698.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$701.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$701.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$704.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$704.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$707.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$707.S
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20"
  attribute \unused_bits "25 26"
  wire width 27 $auto$alumacc.cc:485:replace_alu$710.C
  attribute \force_downto 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:49.21-49.22"
  wire width 26 $auto$alumacc.cc:485:replace_alu$710.S
  wire $auto$clkbufmap.cc:285:execute$288381
  wire $auto$clkbufmap.cc:285:execute$288383
  wire $auto$clkbufmap.cc:285:execute$288385
  wire $auto$clkbufmap.cc:285:execute$288387
  wire $auto$clkbufmap.cc:285:execute$288389
  wire $auto$clkbufmap.cc:285:execute$288391
  wire $auto$clkbufmap.cc:285:execute$288393
  wire $auto$clkbufmap.cc:285:execute$288395
  wire $auto$clkbufmap.cc:285:execute$288397
  wire $auto$clkbufmap.cc:285:execute$288399
  wire $auto$clkbufmap.cc:285:execute$288401
  wire $auto$clkbufmap.cc:285:execute$288403
  wire $auto$clkbufmap.cc:285:execute$288405
  wire $auto$clkbufmap.cc:285:execute$288407
  wire $auto$clkbufmap.cc:285:execute$288409
  wire $auto$clkbufmap.cc:285:execute$288411
  wire $auto$clkbufmap.cc:285:execute$288413
  wire $auto$clkbufmap.cc:285:execute$288415
  wire $auto$clkbufmap.cc:285:execute$288417
  wire $auto$clkbufmap.cc:285:execute$288419
  wire $auto$clkbufmap.cc:285:execute$288421
  wire $auto$clkbufmap.cc:285:execute$288423
  wire $auto$clkbufmap.cc:285:execute$288425
  wire $auto$clkbufmap.cc:285:execute$288427
  wire $auto$clkbufmap.cc:285:execute$288429
  wire $auto$clkbufmap.cc:285:execute$288431
  wire $auto$clkbufmap.cc:285:execute$288433
  wire $auto$clkbufmap.cc:285:execute$288435
  wire $auto$clkbufmap.cc:285:execute$288437
  wire $auto$clkbufmap.cc:285:execute$288439
  wire $auto$clkbufmap.cc:317:execute$288376
  wire $auto$clkbufmap.cc:317:execute$288379
  attribute \force_downto 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 32 $auto$maccmap.cc:240:synth$2515.A
  attribute \force_downto 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/techmap.v:268.22-268.23"
  attribute \unused_bits "11"
  wire width 32 $auto$maccmap.cc:240:synth$2515.B
  wire $iopadmap$i_clk
  wire width 8 signed $iopadmap$i_data
  wire $iopadmap$i_ena
  wire $iopadmap$i_fclk
  wire $iopadmap$i_rst_an
  wire width 26 signed $iopadmap$o_data
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133.66-133.90|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap416$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap417$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap418$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap419$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap420$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap421$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap422$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap423$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap424$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap425$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap426$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap427$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap428$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap429$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap430$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap431$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap432$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap433$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap434$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap435$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap436$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap437$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap438$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap439$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap440$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap441$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap442$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap443$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap444$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap445$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap446$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap447$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap448$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap449$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap450$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap451$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap452$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap453$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap454$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap455$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap456$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap457$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap458$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap459$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap460$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap461$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap462$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap463$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap464$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap465$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap466$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap467$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap468$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap469$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:117.68-117.69"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
  wire width 19 $techmap470$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133.66-133.90|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18"
  attribute \unused_bits "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37"
  wire width 38 $techmap471$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.z
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18"
  attribute \unused_bits "18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37"
  wire width 38 $techmap472$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.z
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:173.17-173.18"
  attribute \unused_bits "14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37"
  wire width 38 $techmap473$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.z
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133.66-133.90|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap503$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap504\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap505\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap506\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap507\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap508\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap509\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap510\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap511\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap512\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap513$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap514\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap515\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap516\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap517\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap518\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap519\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap520\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap521\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap522\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap523\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap524\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap525\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap526\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap527\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap528\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap529\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap530\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:93.20-93.25"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
  wire width 18 $techmap531$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:20.43-20.48"
  wire input 3 \i_clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:22.43-22.49"
  wire width 8 input 5 signed \i_data
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:19.43-19.48"
  wire input 2 \i_ena
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:21.43-21.49"
  wire input 4 \i_fclk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:18.43-18.51"
  wire input 1 \i_rst_an
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:23.43-23.49"
  wire width 26 output 6 signed \o_data
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:24.43-24.49"
  wire output 7 \o_sclk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA i_clk"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:12.35-12.40|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  attribute \unused_bits "24 25"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data
  attribute \hdlname "ppi_commutator g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:122.13-130.15"
  wire width 26 \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data
  attribute \hdlname "ppi_commutator r_done"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:26.60-26.66"
  wire \ppi_commutator.r_done
  attribute \hdlname "ppi_commutator r_idx"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:25.60-25.65"
  attribute \unused_bits "1 2 3 4"
  wire width 6 \ppi_commutator.r_idx
  attribute \hdlname "ppi_commutator r_ring_cnt"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:24.60-24.70"
  wire width 30 \ppi_commutator.r_ring_cnt
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff i_data"
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:13.35-13.41|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data
  attribute \hdlname "ppi_mul_add g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff r_data"
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/ff.v:17.27-17.33|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:63.17-71.19"
  wire width 26 \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285721
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$626.A [10] $auto$alumacc.cc:485:replace_alu$626.B [10] $auto$alumacc.cc:485:replace_alu$626.B [11] $auto$alumacc.cc:485:replace_alu$626.B [12] $auto$alumacc.cc:485:replace_alu$626.A [12:11] }
    connect \Y $abc$285720$new_new_n3232__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285722
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n3232__ $auto$alumacc.cc:485:replace_alu$626.B [13] $auto$alumacc.cc:485:replace_alu$626.B [14] $auto$alumacc.cc:485:replace_alu$626.A [14:13] }
    connect \Y $abc$285720$new_new_n3233__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285723
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n3233__ $auto$alumacc.cc:485:replace_alu$626.B [15] $auto$alumacc.cc:485:replace_alu$626.B [16] $auto$alumacc.cc:485:replace_alu$626.A [16:15] }
    connect \Y $abc$285720$new_new_n3234__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285724
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [20] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.A [18:17] $auto$alumacc.cc:485:replace_alu$626.A [19] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$285725
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285726
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.A [18:17] $auto$alumacc.cc:485:replace_alu$626.A [21] $auto$alumacc.cc:485:replace_alu$626.A [19] $auto$alumacc.cc:485:replace_alu$626.A [20] }
    connect \Y $abc$285720$new_new_n3237__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285727
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$626.A [23] $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [22:21] $abc$285720$new_new_n3237__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285728
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$626.A [23] $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [22:21] $abc$285720$new_new_n3237__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285729
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$563.B [10] $auto$alumacc.cc:485:replace_alu$563.A [10] $auto$alumacc.cc:485:replace_alu$563.B [12] $auto$alumacc.cc:485:replace_alu$563.A [11] $auto$alumacc.cc:485:replace_alu$563.B [11] $auto$alumacc.cc:485:replace_alu$563.A [12] }
    connect \Y $abc$285720$new_new_n3240__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285730
    parameter \INIT_VALUE 360644951
    connect \A { $abc$285720$new_new_n3240__ $auto$alumacc.cc:485:replace_alu$563.B [14] $auto$alumacc.cc:485:replace_alu$563.A [13] $auto$alumacc.cc:485:replace_alu$563.B [13] $auto$alumacc.cc:485:replace_alu$563.A [14] }
    connect \Y $abc$285720$new_new_n3241__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$285731
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3241__ $auto$alumacc.cc:485:replace_alu$563.A [15] $auto$alumacc.cc:485:replace_alu$563.B [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285732
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3241__ $auto$alumacc.cc:485:replace_alu$563.A [15] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$563.B [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$285733
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$285734
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$285735
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285736
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$563.B [16] $auto$alumacc.cc:485:replace_alu$563.A [16] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16] $abc$285720$new_new_n3241__ $auto$alumacc.cc:485:replace_alu$563.A [15] $auto$alumacc.cc:485:replace_alu$563.B [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285737
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.A [19:17] $auto$alumacc.cc:485:replace_alu$563.A [20] $auto$alumacc.cc:485:replace_alu$563.A [21] }
    connect \Y $abc$285720$new_new_n3248__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285738
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n3241__ $auto$alumacc.cc:485:replace_alu$563.A [15] $auto$alumacc.cc:485:replace_alu$563.B [16] $auto$alumacc.cc:485:replace_alu$563.A [16] $auto$alumacc.cc:485:replace_alu$563.B [15] }
    connect \Y $abc$285720$new_new_n3249__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285739
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$563.A [23] $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [20] $auto$alumacc.cc:485:replace_alu$563.A [22] $abc$285720$new_new_n3248__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285740
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$563.A [23] $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [20] $auto$alumacc.cc:485:replace_alu$563.A [22] $abc$285720$new_new_n3248__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285741
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$563.A [22] $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [20] $abc$285720$new_new_n3248__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285742
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$563.A [22] $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [20] $abc$285720$new_new_n3248__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285743
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000001111111111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [5] $auto$maccmap.cc:240:synth$2515.B [6] $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.A [4] $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] }
    connect \Y $abc$285720$new_new_n3254__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285744
    parameter \INIT_VALUE 16842495
    connect \A { $auto$maccmap.cc:240:synth$2515.B [10] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [9] $auto$maccmap.cc:240:synth$2515.B [7] $auto$maccmap.cc:240:synth$2515.B [8] }
    connect \Y $abc$285720$new_new_n3255__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285745
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3256__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285746
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3257__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285747
    parameter \INIT_VALUE 252663091
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3258__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285748
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3259__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$285749
    parameter \INIT_VALUE 8'11100001
    connect \A { $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] }
    connect \Y $abc$285720$new_new_n3260__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285750
    parameter \INIT_VALUE 32'11100000000000000001111111111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [5] $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.A [4] $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] }
    connect \Y $abc$285720$new_new_n3261__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285751
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3256__ $abc$285720$new_new_n3257__ $abc$285720$new_new_n3258__ $abc$285720$new_new_n3259__ }
    connect \Y $abc$285720$new_new_n3262__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285752
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3263__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285753
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3264__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285754
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3265__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285755
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3266__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285756
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3263__ $abc$285720$new_new_n3264__ $abc$285720$new_new_n3265__ $abc$285720$new_new_n3266__ }
    connect \Y $abc$285720$new_new_n3267__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285757
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3268__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285758
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3269__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285759
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3270__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285760
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3271__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285761
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3268__ $abc$285720$new_new_n3269__ $abc$285720$new_new_n3270__ $abc$285720$new_new_n3271__ }
    connect \Y $abc$285720$new_new_n3272__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285762
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3273__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285763
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3274__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285764
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3275__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285765
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3276__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285766
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3273__ $abc$285720$new_new_n3274__ $abc$285720$new_new_n3275__ $abc$285720$new_new_n3276__ }
    connect \Y $abc$285720$new_new_n3277__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285767
    parameter \INIT_VALUE 16'1110000000011111
    connect \A { $auto$maccmap.cc:240:synth$2515.A [4:3] $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] }
    connect \Y $abc$285720$new_new_n3278__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285768
    parameter \INIT_VALUE 64'1111111111111111111000000000000000000000000000000001111111111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6:5] $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.A [4] $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] }
    connect \Y $abc$285720$new_new_n3279__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285769
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3262__ $abc$285720$new_new_n3267__ $abc$285720$new_new_n3272__ $abc$285720$new_new_n3277__ }
    connect \Y $abc$285720$new_new_n3280__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285770
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3281__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285771
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3282__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285772
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3283__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285773
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3284__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285774
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3281__ $abc$285720$new_new_n3282__ $abc$285720$new_new_n3283__ $abc$285720$new_new_n3284__ }
    connect \Y $abc$285720$new_new_n3285__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285775
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3286__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285776
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3287__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285777
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3288__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285778
    parameter \INIT_VALUE 64'1111000010101010110011001111111111111111111111111111111111110000
    connect \A { $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3289__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285779
    parameter \INIT_VALUE 64'1100110011001100101010101010101000000000111111111111000011111111
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3289__ $abc$285720$new_new_n3286__ $abc$285720$new_new_n3287__ $abc$285720$new_new_n3288__ }
    connect \Y $abc$285720$new_new_n3290__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285780
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3291__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285781
    parameter \INIT_VALUE 252663091
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3292__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285782
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3293__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285783
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3294__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285784
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3291__ $abc$285720$new_new_n3292__ $abc$285720$new_new_n3293__ $abc$285720$new_new_n3294__ }
    connect \Y $abc$285720$new_new_n3295__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285785
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3296__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285786
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3297__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285787
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3298__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285788
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3299__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285789
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3296__ $abc$285720$new_new_n3297__ $abc$285720$new_new_n3298__ $abc$285720$new_new_n3299__ }
    connect \Y $abc$285720$new_new_n3300__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285790
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3285__ $abc$285720$new_new_n3290__ $abc$285720$new_new_n3295__ $abc$285720$new_new_n3300__ }
    connect \Y $abc$285720$new_new_n3301__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$285791
    parameter \INIT_VALUE 8'01001011
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] }
    connect \Y $abc$285720$new_new_n3302__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$285792
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] }
    connect \Y $abc$285720$new_new_n3303__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$285793
    parameter \INIT_VALUE 32'11111111111011110001000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [10:9] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $auto$maccmap.cc:240:synth$2515.B [8] }
    connect \Y $abc$285720$new_new_n3304__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285794
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3305__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285795
    parameter \INIT_VALUE 64'0011101000000000001110100011101000000000001110100000000000000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3305__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3306__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285796
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001100111110101111
    connect \A { $abc$285720$new_new_n3306__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3280__ $abc$285720$new_new_n3301__ }
    connect \Y $abc$285720$new_new_n3307__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285797
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3308__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285798
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3309__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285799
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3310__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285800
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3311__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285801
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3308__ $abc$285720$new_new_n3309__ $abc$285720$new_new_n3310__ $abc$285720$new_new_n3311__ }
    connect \Y $abc$285720$new_new_n3312__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285802
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3313__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285803
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3314__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285804
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3315__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285805
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3316__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285806
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3313__ $abc$285720$new_new_n3314__ $abc$285720$new_new_n3315__ $abc$285720$new_new_n3316__ }
    connect \Y $abc$285720$new_new_n3317__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285807
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3318__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285808
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3319__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285809
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3320__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285810
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3321__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285811
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3318__ $abc$285720$new_new_n3319__ $abc$285720$new_new_n3320__ $abc$285720$new_new_n3321__ }
    connect \Y $abc$285720$new_new_n3322__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285812
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3323__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285813
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3324__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285814
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3325__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285815
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3326__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285816
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3323__ $abc$285720$new_new_n3324__ $abc$285720$new_new_n3325__ $abc$285720$new_new_n3326__ }
    connect \Y $abc$285720$new_new_n3327__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285817
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3312__ $abc$285720$new_new_n3317__ $abc$285720$new_new_n3322__ $abc$285720$new_new_n3327__ }
    connect \Y $abc$285720$new_new_n3328__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285818
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3329__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285819
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3330__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285820
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3331__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285821
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3332__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285822
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3329__ $abc$285720$new_new_n3330__ $abc$285720$new_new_n3331__ $abc$285720$new_new_n3332__ }
    connect \Y $abc$285720$new_new_n3333__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285823
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3334__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285824
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3335__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285825
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3336__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285826
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3337__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285827
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3334__ $abc$285720$new_new_n3335__ $abc$285720$new_new_n3336__ $abc$285720$new_new_n3337__ }
    connect \Y $abc$285720$new_new_n3338__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285828
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3339__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285829
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3340__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285830
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3341__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285831
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3342__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285832
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3339__ $abc$285720$new_new_n3340__ $abc$285720$new_new_n3341__ $abc$285720$new_new_n3342__ }
    connect \Y $abc$285720$new_new_n3343__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285833
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3344__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285834
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3345__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285835
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3346__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285836
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3347__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285837
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3344__ $abc$285720$new_new_n3345__ $abc$285720$new_new_n3346__ $abc$285720$new_new_n3347__ }
    connect \Y $abc$285720$new_new_n3348__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285838
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3333__ $abc$285720$new_new_n3338__ $abc$285720$new_new_n3343__ $abc$285720$new_new_n3348__ }
    connect \Y $abc$285720$new_new_n3349__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285839
    parameter \INIT_VALUE 64'0000000000000000000000000001000000000000000000000000000011101111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [9] $abc$285720$new_new_n3278__ $auto$maccmap.cc:240:synth$2515.B [10] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $auto$maccmap.cc:240:synth$2515.B [8] }
    connect \Y $abc$285720$new_new_n3350__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285840
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3350__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3328__ $abc$285720$new_new_n3349__ }
    connect \Y $abc$285720$new_new_n3351__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285841
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3352__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285842
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3353__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285843
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3354__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285844
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3355__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285845
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3352__ $abc$285720$new_new_n3353__ $abc$285720$new_new_n3354__ $abc$285720$new_new_n3355__ }
    connect \Y $abc$285720$new_new_n3356__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285846
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3357__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285847
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3358__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285848
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3359__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285849
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3360__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285850
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3357__ $abc$285720$new_new_n3358__ $abc$285720$new_new_n3359__ $abc$285720$new_new_n3360__ }
    connect \Y $abc$285720$new_new_n3361__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285851
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3362__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285852
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3363__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285853
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3364__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285854
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3365__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285855
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3362__ $abc$285720$new_new_n3363__ $abc$285720$new_new_n3364__ $abc$285720$new_new_n3365__ }
    connect \Y $abc$285720$new_new_n3366__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285856
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3367__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285857
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3368__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285858
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3369__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285859
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3370__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285860
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3367__ $abc$285720$new_new_n3368__ $abc$285720$new_new_n3369__ $abc$285720$new_new_n3370__ }
    connect \Y $abc$285720$new_new_n3371__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285861
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3356__ $abc$285720$new_new_n3361__ $abc$285720$new_new_n3366__ $abc$285720$new_new_n3371__ }
    connect \Y $abc$285720$new_new_n3372__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285862
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3373__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285863
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3374__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285864
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3375__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285865
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3376__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285866
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3373__ $abc$285720$new_new_n3374__ $abc$285720$new_new_n3375__ $abc$285720$new_new_n3376__ }
    connect \Y $abc$285720$new_new_n3377__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285867
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3378__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285868
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3379__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285869
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3380__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285870
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3381__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285871
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3378__ $abc$285720$new_new_n3379__ $abc$285720$new_new_n3380__ $abc$285720$new_new_n3381__ }
    connect \Y $abc$285720$new_new_n3382__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285872
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3383__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285873
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3384__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285874
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3385__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285875
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3386__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285876
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3383__ $abc$285720$new_new_n3384__ $abc$285720$new_new_n3385__ $abc$285720$new_new_n3386__ }
    connect \Y $abc$285720$new_new_n3387__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285877
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3388__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285878
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3389__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285879
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3390__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285880
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3391__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285881
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3388__ $abc$285720$new_new_n3389__ $abc$285720$new_new_n3390__ $abc$285720$new_new_n3391__ }
    connect \Y $abc$285720$new_new_n3392__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285882
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3377__ $abc$285720$new_new_n3382__ $abc$285720$new_new_n3387__ $abc$285720$new_new_n3392__ }
    connect \Y $abc$285720$new_new_n3393__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285883
    parameter \INIT_VALUE 64'0000000000010000000000001110111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n3278__ $auto$maccmap.cc:240:synth$2515.B [9] $auto$maccmap.cc:240:synth$2515.B [10] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $auto$maccmap.cc:240:synth$2515.B [8] }
    connect \Y $abc$285720$new_new_n3394__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285884
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3394__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3372__ $abc$285720$new_new_n3393__ }
    connect \Y $abc$285720$new_new_n3395__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285885
    parameter \INIT_VALUE 64'0000000000000000000000000000111000000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3395__ $abc$285720$new_new_n3351__ $abc$285720$new_new_n3307__ $abc$285720$new_new_n3255__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $iopadmap$o_data [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285886
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3397__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285887
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3398__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285888
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3399__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285889
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3400__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285890
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3397__ $abc$285720$new_new_n3398__ $abc$285720$new_new_n3399__ $abc$285720$new_new_n3400__ }
    connect \Y $abc$285720$new_new_n3401__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285891
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3402__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285892
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3403__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285893
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3404__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285894
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3405__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285895
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3402__ $abc$285720$new_new_n3403__ $abc$285720$new_new_n3404__ $abc$285720$new_new_n3405__ }
    connect \Y $abc$285720$new_new_n3406__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285896
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3407__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285897
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3408__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285898
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3409__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285899
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3410__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285900
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3407__ $abc$285720$new_new_n3408__ $abc$285720$new_new_n3409__ $abc$285720$new_new_n3410__ }
    connect \Y $abc$285720$new_new_n3411__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285901
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3412__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285902
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3413__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285903
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3414__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285904
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3415__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285905
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3412__ $abc$285720$new_new_n3413__ $abc$285720$new_new_n3414__ $abc$285720$new_new_n3415__ }
    connect \Y $abc$285720$new_new_n3416__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285906
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3401__ $abc$285720$new_new_n3406__ $abc$285720$new_new_n3411__ $abc$285720$new_new_n3416__ }
    connect \Y $abc$285720$new_new_n3417__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285907
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3418__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285908
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3419__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285909
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3420__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285910
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3421__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285911
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3418__ $abc$285720$new_new_n3419__ $abc$285720$new_new_n3420__ $abc$285720$new_new_n3421__ }
    connect \Y $abc$285720$new_new_n3422__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285912
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3423__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285913
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3424__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285914
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3425__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285915
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3426__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285916
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3423__ $abc$285720$new_new_n3424__ $abc$285720$new_new_n3425__ $abc$285720$new_new_n3426__ }
    connect \Y $abc$285720$new_new_n3427__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285917
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3428__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285918
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3429__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285919
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3430__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285920
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3431__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285921
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3428__ $abc$285720$new_new_n3429__ $abc$285720$new_new_n3430__ $abc$285720$new_new_n3431__ }
    connect \Y $abc$285720$new_new_n3432__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285922
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3433__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285923
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3434__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285924
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3435__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285925
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3436__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285926
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3433__ $abc$285720$new_new_n3434__ $abc$285720$new_new_n3435__ $abc$285720$new_new_n3436__ }
    connect \Y $abc$285720$new_new_n3437__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285927
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3422__ $abc$285720$new_new_n3427__ $abc$285720$new_new_n3432__ $abc$285720$new_new_n3437__ }
    connect \Y $abc$285720$new_new_n3438__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$285928
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3417__ $abc$285720$new_new_n3438__ }
    connect \Y $abc$285720$new_new_n3439__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285929
    parameter \INIT_VALUE 16'0001000011101111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [9] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $auto$maccmap.cc:240:synth$2515.B [8] }
    connect \Y $abc$285720$new_new_n3440__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285930
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3441__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285931
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3442__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285932
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3443__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285933
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3444__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285934
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3441__ $abc$285720$new_new_n3442__ $abc$285720$new_new_n3443__ $abc$285720$new_new_n3444__ }
    connect \Y $abc$285720$new_new_n3445__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285935
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3446__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285936
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3447__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285937
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3448__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285938
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3449__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285939
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3446__ $abc$285720$new_new_n3447__ $abc$285720$new_new_n3448__ $abc$285720$new_new_n3449__ }
    connect \Y $abc$285720$new_new_n3450__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285940
    parameter \INIT_VALUE 16'0000001100000101
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3445__ $abc$285720$new_new_n3450__ }
    connect \Y $abc$285720$new_new_n3451__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285941
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3452__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285942
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3453__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285943
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3454__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285944
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3455__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285945
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3452__ $abc$285720$new_new_n3453__ $abc$285720$new_new_n3454__ $abc$285720$new_new_n3455__ }
    connect \Y $abc$285720$new_new_n3456__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285946
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3457__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285947
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3458__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285948
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3459__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285949
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3460__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285950
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3457__ $abc$285720$new_new_n3458__ $abc$285720$new_new_n3459__ $abc$285720$new_new_n3460__ }
    connect \Y $abc$285720$new_new_n3461__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$285951
    parameter \INIT_VALUE 16'0101001100000000
    connect \A { $abc$285720$new_new_n3303__ $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3456__ $abc$285720$new_new_n3461__ }
    connect \Y $abc$285720$new_new_n3462__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285952
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3463__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285953
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3464__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285954
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3465__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285955
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3466__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285956
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3463__ $abc$285720$new_new_n3464__ $abc$285720$new_new_n3465__ $abc$285720$new_new_n3466__ }
    connect \Y $abc$285720$new_new_n3467__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285957
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3468__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285958
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3469__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285959
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3470__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285960
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3471__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285961
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3468__ $abc$285720$new_new_n3469__ $abc$285720$new_new_n3470__ $abc$285720$new_new_n3471__ }
    connect \Y $abc$285720$new_new_n3472__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285962
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3473__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285963
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3474__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285964
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3475__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285965
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3476__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285966
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3473__ $abc$285720$new_new_n3474__ $abc$285720$new_new_n3475__ $abc$285720$new_new_n3476__ }
    connect \Y $abc$285720$new_new_n3477__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285967
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3478__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285968
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3479__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285969
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3480__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285970
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3481__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285971
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3478__ $abc$285720$new_new_n3479__ $abc$285720$new_new_n3480__ $abc$285720$new_new_n3481__ }
    connect \Y $abc$285720$new_new_n3482__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285972
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3467__ $abc$285720$new_new_n3472__ $abc$285720$new_new_n3477__ $abc$285720$new_new_n3482__ }
    connect \Y $abc$285720$new_new_n3483__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285973
    parameter \INIT_VALUE 64'1111000000010001000000000000000000000000000000000000000000000000
    connect \A { $abc$285720$new_new_n3440__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3483__ $abc$285720$new_new_n3451__ $abc$285720$new_new_n3462__ }
    connect \Y $abc$285720$new_new_n3484__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285974
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3485__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285975
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3486__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285976
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3487__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285977
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3488__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285978
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3485__ $abc$285720$new_new_n3486__ $abc$285720$new_new_n3487__ $abc$285720$new_new_n3488__ }
    connect \Y $abc$285720$new_new_n3489__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285979
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3490__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285980
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3491__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285981
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3492__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285982
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3493__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285983
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3490__ $abc$285720$new_new_n3491__ $abc$285720$new_new_n3492__ $abc$285720$new_new_n3493__ }
    connect \Y $abc$285720$new_new_n3494__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285984
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3495__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285985
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3496__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285986
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3497__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285987
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3498__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285988
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3495__ $abc$285720$new_new_n3496__ $abc$285720$new_new_n3497__ $abc$285720$new_new_n3498__ }
    connect \Y $abc$285720$new_new_n3499__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285989
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3500__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285990
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3501__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285991
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3502__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285992
    parameter \INIT_VALUE 64'0101010101010101001100110011001100000000111111110000111100001111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3503__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285993
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3500__ $abc$285720$new_new_n3501__ $abc$285720$new_new_n3502__ $abc$285720$new_new_n3503__ }
    connect \Y $abc$285720$new_new_n3504__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285994
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3489__ $abc$285720$new_new_n3494__ $abc$285720$new_new_n3499__ $abc$285720$new_new_n3504__ }
    connect \Y $abc$285720$new_new_n3505__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285995
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3506__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285996
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3507__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285997
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3508__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285998
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3509__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$285999
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3506__ $abc$285720$new_new_n3507__ $abc$285720$new_new_n3508__ $abc$285720$new_new_n3509__ }
    connect \Y $abc$285720$new_new_n3510__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286000
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3511__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286001
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3512__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286002
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3513__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286003
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3514__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286004
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3511__ $abc$285720$new_new_n3512__ $abc$285720$new_new_n3513__ $abc$285720$new_new_n3514__ }
    connect \Y $abc$285720$new_new_n3515__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286005
    parameter \INIT_VALUE 64'0011001100110011010101010101010100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3516__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286006
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3517__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286007
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3518__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286008
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3519__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286009
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3516__ $abc$285720$new_new_n3517__ $abc$285720$new_new_n3518__ $abc$285720$new_new_n3519__ }
    connect \Y $abc$285720$new_new_n3520__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286010
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3521__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286011
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3522__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286012
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3523__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286013
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3524__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286014
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3521__ $abc$285720$new_new_n3522__ $abc$285720$new_new_n3523__ $abc$285720$new_new_n3524__ }
    connect \Y $abc$285720$new_new_n3525__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286015
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3278__ $abc$285720$new_new_n3510__ $abc$285720$new_new_n3515__ $abc$285720$new_new_n3520__ $abc$285720$new_new_n3525__ }
    connect \Y $abc$285720$new_new_n3526__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286016
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3527__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286017
    parameter \INIT_VALUE 8'01010011
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3528__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286018
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n3527__ $abc$285720$new_new_n3528__ }
    connect \Y $abc$285720$new_new_n3529__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286019
    parameter \INIT_VALUE 64'0000000000000000110011001010101000000000000000001111000011110000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3440__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3529__ $abc$285720$new_new_n3505__ $abc$285720$new_new_n3526__ }
    connect \Y $abc$285720$new_new_n3530__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286020
    parameter \INIT_VALUE 64'0000000000000000000000001101111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3530__ $abc$285720$new_new_n3484__ $abc$285720$new_new_n3439__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3440__ }
    connect \Y $iopadmap$o_data [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286021
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3532__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286022
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3533__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286023
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3534__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286024
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3535__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286025
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3532__ $abc$285720$new_new_n3533__ $abc$285720$new_new_n3534__ $abc$285720$new_new_n3535__ }
    connect \Y $abc$285720$new_new_n3536__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286026
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3537__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286027
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3538__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286028
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3539__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286029
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3540__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286030
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3537__ $abc$285720$new_new_n3538__ $abc$285720$new_new_n3539__ $abc$285720$new_new_n3540__ }
    connect \Y $abc$285720$new_new_n3541__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286031
    parameter \INIT_VALUE 64'1111000011000000111100001010000011110000111100001111000011110000
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3440__ $abc$285720$new_new_n3536__ $abc$285720$new_new_n3541__ }
    connect \Y $abc$285720$new_new_n3542__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286032
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3543__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286033
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3544__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286034
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3545__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286035
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3546__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286036
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3543__ $abc$285720$new_new_n3544__ $abc$285720$new_new_n3545__ $abc$285720$new_new_n3546__ }
    connect \Y $abc$285720$new_new_n3547__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286037
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3548__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286038
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3549__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286039
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3550__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286040
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3551__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286041
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3548__ $abc$285720$new_new_n3549__ $abc$285720$new_new_n3550__ $abc$285720$new_new_n3551__ }
    connect \Y $abc$285720$new_new_n3552__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286042
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3553__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286043
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3554__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286044
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3555__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286045
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3556__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286046
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3553__ $abc$285720$new_new_n3554__ $abc$285720$new_new_n3555__ $abc$285720$new_new_n3556__ }
    connect \Y $abc$285720$new_new_n3557__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286047
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3558__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286048
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3559__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286049
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3560__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286050
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3561__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286051
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3558__ $abc$285720$new_new_n3559__ $abc$285720$new_new_n3560__ $abc$285720$new_new_n3561__ }
    connect \Y $abc$285720$new_new_n3562__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286052
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3563__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286053
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3564__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286054
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3565__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286055
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3566__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286056
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3563__ $abc$285720$new_new_n3564__ $abc$285720$new_new_n3565__ $abc$285720$new_new_n3566__ }
    connect \Y $abc$285720$new_new_n3567__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286057
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3568__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286058
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3569__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286059
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3570__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286060
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3571__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286061
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3568__ $abc$285720$new_new_n3569__ $abc$285720$new_new_n3570__ $abc$285720$new_new_n3571__ }
    connect \Y $abc$285720$new_new_n3572__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286062
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3557__ $abc$285720$new_new_n3562__ $abc$285720$new_new_n3567__ $abc$285720$new_new_n3572__ }
    connect \Y $abc$285720$new_new_n3573__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286063
    parameter \INIT_VALUE 64'1111000011110000111100001111000011111111110011001111111110101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3573__ $abc$285720$new_new_n3547__ $abc$285720$new_new_n3552__ }
    connect \Y $abc$285720$new_new_n3574__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286064
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3575__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286065
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3576__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286066
    parameter \INIT_VALUE 16'0000010100000011
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3575__ $abc$285720$new_new_n3576__ }
    connect \Y $abc$285720$new_new_n3577__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286067
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3578__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286068
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3579__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286069
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3580__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286070
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3581__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286071
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3578__ $abc$285720$new_new_n3579__ $abc$285720$new_new_n3580__ $abc$285720$new_new_n3581__ }
    connect \Y $abc$285720$new_new_n3582__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286072
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3583__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286073
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3584__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286074
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3585__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286075
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3586__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286076
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3583__ $abc$285720$new_new_n3584__ $abc$285720$new_new_n3585__ $abc$285720$new_new_n3586__ }
    connect \Y $abc$285720$new_new_n3587__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286077
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3588__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286078
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3589__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286079
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3590__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286080
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3591__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286081
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3588__ $abc$285720$new_new_n3589__ $abc$285720$new_new_n3590__ $abc$285720$new_new_n3591__ }
    connect \Y $abc$285720$new_new_n3592__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286082
    parameter \INIT_VALUE 64'0000000011111111110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3577__ $abc$285720$new_new_n3582__ $abc$285720$new_new_n3587__ $abc$285720$new_new_n3592__ }
    connect \Y $abc$285720$new_new_n3593__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286083
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3594__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286084
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3595__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286085
    parameter \INIT_VALUE 64'0001111111111111111111111111111111111111111111111111111111111110
    connect \A { $auto$maccmap.cc:240:synth$2515.B [5] $auto$maccmap.cc:240:synth$2515.B [6] $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.A [4] $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] }
    connect \Y $abc$285720$new_new_n3596__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286086
    parameter \INIT_VALUE 50660611
    connect \A { $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3596__ $abc$285720$new_new_n3595__ $abc$285720$new_new_n3594__ }
    connect \Y $abc$285720$new_new_n3597__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286087
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3598__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286088
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3599__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286089
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3600__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286090
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3601__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286091
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3598__ $abc$285720$new_new_n3599__ $abc$285720$new_new_n3600__ $abc$285720$new_new_n3601__ }
    connect \Y $abc$285720$new_new_n3602__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286092
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3603__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286093
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3604__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286094
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3605__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286095
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3606__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286096
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3603__ $abc$285720$new_new_n3604__ $abc$285720$new_new_n3605__ $abc$285720$new_new_n3606__ }
    connect \Y $abc$285720$new_new_n3607__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286097
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3608__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286098
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3609__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286099
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3610__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286100
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3611__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286101
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3608__ $abc$285720$new_new_n3609__ $abc$285720$new_new_n3610__ $abc$285720$new_new_n3611__ }
    connect \Y $abc$285720$new_new_n3612__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286102
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3613__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286103
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3614__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286104
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3615__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286105
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3616__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286106
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3613__ $abc$285720$new_new_n3614__ $abc$285720$new_new_n3615__ $abc$285720$new_new_n3616__ }
    connect \Y $abc$285720$new_new_n3617__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286107
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3602__ $abc$285720$new_new_n3607__ $abc$285720$new_new_n3612__ $abc$285720$new_new_n3617__ }
    connect \Y $abc$285720$new_new_n3618__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286108
    parameter \INIT_VALUE 64'0000000001000100000000000000111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3279__ $auto$maccmap.cc:240:synth$2515.B [9] $abc$285720$new_new_n3618__ $abc$285720$new_new_n3593__ $abc$285720$new_new_n3597__ }
    connect \Y $abc$285720$new_new_n3619__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286109
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3620__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286110
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3621__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286111
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3622__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286112
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3623__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286113
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3620__ $abc$285720$new_new_n3621__ $abc$285720$new_new_n3622__ $abc$285720$new_new_n3623__ }
    connect \Y $abc$285720$new_new_n3624__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286114
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3625__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286115
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3626__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286116
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3627__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286117
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3628__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286118
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3625__ $abc$285720$new_new_n3626__ $abc$285720$new_new_n3627__ $abc$285720$new_new_n3628__ }
    connect \Y $abc$285720$new_new_n3629__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286119
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3630__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286120
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3631__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286121
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3632__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286122
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3633__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286123
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3630__ $abc$285720$new_new_n3631__ $abc$285720$new_new_n3632__ $abc$285720$new_new_n3633__ }
    connect \Y $abc$285720$new_new_n3634__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286124
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3635__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286125
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3636__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286126
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3637__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286127
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3638__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286128
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3635__ $abc$285720$new_new_n3636__ $abc$285720$new_new_n3637__ $abc$285720$new_new_n3638__ }
    connect \Y $abc$285720$new_new_n3639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286129
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3624__ $abc$285720$new_new_n3629__ $abc$285720$new_new_n3634__ $abc$285720$new_new_n3639__ }
    connect \Y $abc$285720$new_new_n3640__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286130
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3641__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286131
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3642__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286132
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3643__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286133
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3644__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286134
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3641__ $abc$285720$new_new_n3642__ $abc$285720$new_new_n3643__ $abc$285720$new_new_n3644__ }
    connect \Y $abc$285720$new_new_n3645__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286135
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3646__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286136
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3647__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286137
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3648__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286138
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3649__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286139
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3646__ $abc$285720$new_new_n3647__ $abc$285720$new_new_n3648__ $abc$285720$new_new_n3649__ }
    connect \Y $abc$285720$new_new_n3650__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286140
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3651__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286141
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3652__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286142
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3653__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286143
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3654__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286144
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3651__ $abc$285720$new_new_n3652__ $abc$285720$new_new_n3653__ $abc$285720$new_new_n3654__ }
    connect \Y $abc$285720$new_new_n3655__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286145
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3656__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286146
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3657__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286147
    parameter \INIT_VALUE 252663091
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3658__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286148
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3659__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286149
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3656__ $abc$285720$new_new_n3657__ $abc$285720$new_new_n3658__ $abc$285720$new_new_n3659__ }
    connect \Y $abc$285720$new_new_n3660__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286150
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3645__ $abc$285720$new_new_n3650__ $abc$285720$new_new_n3655__ $abc$285720$new_new_n3660__ }
    connect \Y $abc$285720$new_new_n3661__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286151
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3662__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286152
    parameter \INIT_VALUE 64'0011101000000000001110100011101000000000001110100000000000000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3662__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3663__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286153
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001100111110101111
    connect \A { $abc$285720$new_new_n3440__ $abc$285720$new_new_n3663__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3640__ $abc$285720$new_new_n3661__ }
    connect \Y $abc$285720$new_new_n3664__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286154
    parameter \INIT_VALUE 64'0000000000000000000000001011111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3664__ $abc$285720$new_new_n3619__ $abc$285720$new_new_n3542__ $abc$285720$new_new_n3574__ $abc$285720$new_new_n3302__ }
    connect \Y $iopadmap$o_data [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286155
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3666__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286156
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3667__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286157
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3668__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286158
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3669__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286159
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3666__ $abc$285720$new_new_n3667__ $abc$285720$new_new_n3668__ $abc$285720$new_new_n3669__ }
    connect \Y $abc$285720$new_new_n3670__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286160
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3671__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286161
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3672__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286162
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3673__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286163
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3674__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286164
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3671__ $abc$285720$new_new_n3672__ $abc$285720$new_new_n3673__ $abc$285720$new_new_n3674__ }
    connect \Y $abc$285720$new_new_n3675__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286165
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3676__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286166
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3677__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286167
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3678__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286168
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3679__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286169
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3676__ $abc$285720$new_new_n3677__ $abc$285720$new_new_n3678__ $abc$285720$new_new_n3679__ }
    connect \Y $abc$285720$new_new_n3680__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286170
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3681__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286171
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3682__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286172
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3683__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286173
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3684__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286174
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3681__ $abc$285720$new_new_n3682__ $abc$285720$new_new_n3683__ $abc$285720$new_new_n3684__ }
    connect \Y $abc$285720$new_new_n3685__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286175
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3670__ $abc$285720$new_new_n3675__ $abc$285720$new_new_n3680__ $abc$285720$new_new_n3685__ }
    connect \Y $abc$285720$new_new_n3686__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286176
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3687__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286177
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3688__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286178
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3689__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286179
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3690__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286180
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3687__ $abc$285720$new_new_n3688__ $abc$285720$new_new_n3689__ $abc$285720$new_new_n3690__ }
    connect \Y $abc$285720$new_new_n3691__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286181
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3692__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286182
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3693__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286183
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3694__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286184
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3695__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286185
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3692__ $abc$285720$new_new_n3693__ $abc$285720$new_new_n3694__ $abc$285720$new_new_n3695__ }
    connect \Y $abc$285720$new_new_n3696__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286186
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3697__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286187
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3698__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286188
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3699__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286189
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3700__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286190
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3697__ $abc$285720$new_new_n3698__ $abc$285720$new_new_n3699__ $abc$285720$new_new_n3700__ }
    connect \Y $abc$285720$new_new_n3701__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286191
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3702__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286192
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3703__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286193
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3704__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286194
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3705__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286195
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3702__ $abc$285720$new_new_n3703__ $abc$285720$new_new_n3704__ $abc$285720$new_new_n3705__ }
    connect \Y $abc$285720$new_new_n3706__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286196
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3691__ $abc$285720$new_new_n3696__ $abc$285720$new_new_n3701__ $abc$285720$new_new_n3706__ }
    connect \Y $abc$285720$new_new_n3707__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286197
    parameter \INIT_VALUE 1048815
    connect \A { $auto$maccmap.cc:240:synth$2515.B [9] $auto$maccmap.cc:240:synth$2515.B [10] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $auto$maccmap.cc:240:synth$2515.B [8] }
    connect \Y $abc$285720$new_new_n3708__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286198
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3708__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3686__ $abc$285720$new_new_n3707__ }
    connect \Y $abc$285720$new_new_n3709__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286199
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3710__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286200
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3711__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286201
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3712__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286202
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3713__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286203
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3710__ $abc$285720$new_new_n3711__ $abc$285720$new_new_n3712__ $abc$285720$new_new_n3713__ }
    connect \Y $abc$285720$new_new_n3714__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286204
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3715__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286205
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3716__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286206
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3717__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286207
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3718__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286208
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3715__ $abc$285720$new_new_n3716__ $abc$285720$new_new_n3717__ $abc$285720$new_new_n3718__ }
    connect \Y $abc$285720$new_new_n3719__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286209
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3720__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286210
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3721__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286211
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3722__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286212
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3723__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286213
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3720__ $abc$285720$new_new_n3721__ $abc$285720$new_new_n3722__ $abc$285720$new_new_n3723__ }
    connect \Y $abc$285720$new_new_n3724__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286214
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3725__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286215
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3726__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286216
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3727__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286217
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3728__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286218
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3725__ $abc$285720$new_new_n3726__ $abc$285720$new_new_n3727__ $abc$285720$new_new_n3728__ }
    connect \Y $abc$285720$new_new_n3729__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286219
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3714__ $abc$285720$new_new_n3719__ $abc$285720$new_new_n3724__ $abc$285720$new_new_n3729__ }
    connect \Y $abc$285720$new_new_n3730__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286220
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3731__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286221
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3732__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286222
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3733__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286223
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3734__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286224
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3731__ $abc$285720$new_new_n3732__ $abc$285720$new_new_n3733__ $abc$285720$new_new_n3734__ }
    connect \Y $abc$285720$new_new_n3735__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286225
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3736__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286226
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3737__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286227
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3738__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286228
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3739__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286229
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3736__ $abc$285720$new_new_n3737__ $abc$285720$new_new_n3738__ $abc$285720$new_new_n3739__ }
    connect \Y $abc$285720$new_new_n3740__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286230
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3741__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286231
    parameter \INIT_VALUE 64'0101010101010101001100110011001100000000111111110000111100001111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3742__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286232
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3743__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286233
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3744__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286234
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3741__ $abc$285720$new_new_n3742__ $abc$285720$new_new_n3743__ $abc$285720$new_new_n3744__ }
    connect \Y $abc$285720$new_new_n3745__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286235
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3746__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286236
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3747__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286237
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3748__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286238
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3749__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286239
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3746__ $abc$285720$new_new_n3747__ $abc$285720$new_new_n3748__ $abc$285720$new_new_n3749__ }
    connect \Y $abc$285720$new_new_n3750__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286240
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3735__ $abc$285720$new_new_n3740__ $abc$285720$new_new_n3745__ $abc$285720$new_new_n3750__ }
    connect \Y $abc$285720$new_new_n3751__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286241
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3752__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286242
    parameter \INIT_VALUE 64'0000000000000000110011001010101000000000000000001111000011110000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3752__ $abc$285720$new_new_n3730__ $abc$285720$new_new_n3751__ }
    connect \Y $abc$285720$new_new_n3753__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286243
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3754__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286244
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3755__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286245
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3756__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286246
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3757__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286247
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3754__ $abc$285720$new_new_n3755__ $abc$285720$new_new_n3756__ $abc$285720$new_new_n3757__ }
    connect \Y $abc$285720$new_new_n3758__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286248
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3759__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286249
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3760__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286250
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3761__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286251
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3762__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286252
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3759__ $abc$285720$new_new_n3760__ $abc$285720$new_new_n3761__ $abc$285720$new_new_n3762__ }
    connect \Y $abc$285720$new_new_n3763__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286253
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3764__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286254
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3765__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286255
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3766__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286256
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3767__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286257
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3764__ $abc$285720$new_new_n3765__ $abc$285720$new_new_n3766__ $abc$285720$new_new_n3767__ }
    connect \Y $abc$285720$new_new_n3768__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286258
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3769__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286259
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3770__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286260
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3771__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286261
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3772__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286262
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3769__ $abc$285720$new_new_n3770__ $abc$285720$new_new_n3771__ $abc$285720$new_new_n3772__ }
    connect \Y $abc$285720$new_new_n3773__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286263
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3758__ $abc$285720$new_new_n3763__ $abc$285720$new_new_n3768__ $abc$285720$new_new_n3773__ }
    connect \Y $abc$285720$new_new_n3774__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286264
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n3775__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286265
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n3776__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286266
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3777__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286267
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3778__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286268
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3775__ $abc$285720$new_new_n3776__ $abc$285720$new_new_n3777__ $abc$285720$new_new_n3778__ }
    connect \Y $abc$285720$new_new_n3779__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286269
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n3780__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286270
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n3781__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286271
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n3782__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286272
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3783__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286273
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3780__ $abc$285720$new_new_n3781__ $abc$285720$new_new_n3782__ $abc$285720$new_new_n3783__ }
    connect \Y $abc$285720$new_new_n3784__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286274
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n3785__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286275
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3786__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286276
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n3787__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286277
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n3788__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286278
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3785__ $abc$285720$new_new_n3786__ $abc$285720$new_new_n3787__ $abc$285720$new_new_n3788__ }
    connect \Y $abc$285720$new_new_n3789__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286279
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n3790__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286280
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n3791__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286281
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n3792__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286282
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n3793__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286283
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3790__ $abc$285720$new_new_n3791__ $abc$285720$new_new_n3792__ $abc$285720$new_new_n3793__ }
    connect \Y $abc$285720$new_new_n3794__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286284
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3779__ $abc$285720$new_new_n3784__ $abc$285720$new_new_n3789__ $abc$285720$new_new_n3794__ }
    connect \Y $abc$285720$new_new_n3795__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286285
    parameter \INIT_VALUE 8'01010011
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n3796__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286286
    parameter \INIT_VALUE 8'10110000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3796__ $abc$285720$new_new_n3255__ }
    connect \Y $abc$285720$new_new_n3797__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286287
    parameter \INIT_VALUE 1063190528
    connect \A { $abc$285720$new_new_n3797__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3394__ $abc$285720$new_new_n3774__ $abc$285720$new_new_n3795__ }
    connect \Y $abc$285720$new_new_n3798__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286288
    parameter \INIT_VALUE 16'0000101100000000
    connect \A { $abc$285720$new_new_n3798__ $abc$285720$new_new_n3753__ $abc$285720$new_new_n3709__ $abc$285720$new_new_n3278__ }
    connect \Y $iopadmap$o_data [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286289
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3800__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286290
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3801__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286291
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3802__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286292
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3803__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286293
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3800__ $abc$285720$new_new_n3801__ $abc$285720$new_new_n3802__ $abc$285720$new_new_n3803__ }
    connect \Y $abc$285720$new_new_n3804__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286294
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3805__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286295
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3806__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286296
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3807__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286297
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3808__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286298
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3805__ $abc$285720$new_new_n3806__ $abc$285720$new_new_n3807__ $abc$285720$new_new_n3808__ }
    connect \Y $abc$285720$new_new_n3809__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286299
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3810__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286300
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3811__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286301
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3812__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286302
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3813__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286303
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3810__ $abc$285720$new_new_n3811__ $abc$285720$new_new_n3812__ $abc$285720$new_new_n3813__ }
    connect \Y $abc$285720$new_new_n3814__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286304
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3815__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286305
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3816__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286306
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3817__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286307
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3818__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286308
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3815__ $abc$285720$new_new_n3816__ $abc$285720$new_new_n3817__ $abc$285720$new_new_n3818__ }
    connect \Y $abc$285720$new_new_n3819__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286309
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3804__ $abc$285720$new_new_n3809__ $abc$285720$new_new_n3814__ $abc$285720$new_new_n3819__ }
    connect \Y $abc$285720$new_new_n3820__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286310
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3821__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286311
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3822__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286312
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3823__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286313
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3824__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286314
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3821__ $abc$285720$new_new_n3822__ $abc$285720$new_new_n3823__ $abc$285720$new_new_n3824__ }
    connect \Y $abc$285720$new_new_n3825__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286315
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3826__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286316
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3827__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286317
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3828__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286318
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3829__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286319
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3826__ $abc$285720$new_new_n3827__ $abc$285720$new_new_n3828__ $abc$285720$new_new_n3829__ }
    connect \Y $abc$285720$new_new_n3830__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286320
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3831__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286321
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3832__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286322
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3833__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286323
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3834__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286324
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3831__ $abc$285720$new_new_n3832__ $abc$285720$new_new_n3833__ $abc$285720$new_new_n3834__ }
    connect \Y $abc$285720$new_new_n3835__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286325
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3836__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286326
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3837__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286327
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3838__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286328
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3839__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286329
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3836__ $abc$285720$new_new_n3837__ $abc$285720$new_new_n3838__ $abc$285720$new_new_n3839__ }
    connect \Y $abc$285720$new_new_n3840__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286330
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3825__ $abc$285720$new_new_n3830__ $abc$285720$new_new_n3835__ $abc$285720$new_new_n3840__ }
    connect \Y $abc$285720$new_new_n3841__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286331
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3842__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286332
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3843__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286333
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3844__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286334
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3845__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286335
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3842__ $abc$285720$new_new_n3843__ $abc$285720$new_new_n3844__ $abc$285720$new_new_n3845__ }
    connect \Y $abc$285720$new_new_n3846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286336
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3847__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286337
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3848__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286338
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3849__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286339
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3850__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286340
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3847__ $abc$285720$new_new_n3848__ $abc$285720$new_new_n3849__ $abc$285720$new_new_n3850__ }
    connect \Y $abc$285720$new_new_n3851__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286341
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3852__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286342
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3853__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286343
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3854__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286344
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3855__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286345
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3852__ $abc$285720$new_new_n3853__ $abc$285720$new_new_n3854__ $abc$285720$new_new_n3855__ }
    connect \Y $abc$285720$new_new_n3856__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286346
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3857__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286347
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3858__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286348
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3859__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286349
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3860__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286350
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3857__ $abc$285720$new_new_n3858__ $abc$285720$new_new_n3859__ $abc$285720$new_new_n3860__ }
    connect \Y $abc$285720$new_new_n3861__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286351
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3846__ $abc$285720$new_new_n3851__ $abc$285720$new_new_n3856__ $abc$285720$new_new_n3861__ }
    connect \Y $abc$285720$new_new_n3862__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286352
    parameter \INIT_VALUE 64'1011101110111011101110111011101100000000111111110000111100001111
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3820__ $abc$285720$new_new_n3841__ $abc$285720$new_new_n3862__ $abc$285720$new_new_n3302__ }
    connect \Y $abc$285720$new_new_n3863__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286353
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3864__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286354
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3865__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286355
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3866__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286356
    parameter \INIT_VALUE 64'1111111110101010111111111111000011111111111100001100110011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] $auto$maccmap.cc:240:synth$2515.A [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3867__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286357
    parameter \INIT_VALUE 64'1111000011111111000000001111111111001100110011001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3867__ $abc$285720$new_new_n3864__ $abc$285720$new_new_n3865__ $abc$285720$new_new_n3866__ }
    connect \Y $abc$285720$new_new_n3868__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286358
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3869__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286359
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3870__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286360
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3871__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286361
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3872__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286362
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3869__ $abc$285720$new_new_n3870__ $abc$285720$new_new_n3871__ $abc$285720$new_new_n3872__ }
    connect \Y $abc$285720$new_new_n3873__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286363
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3874__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286364
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n3875__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286365
    parameter \INIT_VALUE 252663091
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3876__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286366
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3877__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286367
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3874__ $abc$285720$new_new_n3875__ $abc$285720$new_new_n3876__ $abc$285720$new_new_n3877__ }
    connect \Y $abc$285720$new_new_n3878__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286368
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3879__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286369
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3880__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286370
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3881__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286371
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3882__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286372
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3879__ $abc$285720$new_new_n3880__ $abc$285720$new_new_n3881__ $abc$285720$new_new_n3882__ }
    connect \Y $abc$285720$new_new_n3883__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286373
    parameter \INIT_VALUE 64'1111111100000000001100110011001111110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3868__ $abc$285720$new_new_n3873__ $abc$285720$new_new_n3878__ $abc$285720$new_new_n3883__ }
    connect \Y $abc$285720$new_new_n3884__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286374
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3885__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286375
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3886__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286376
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3887__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286377
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3888__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286378
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3885__ $abc$285720$new_new_n3886__ $abc$285720$new_new_n3887__ $abc$285720$new_new_n3888__ }
    connect \Y $abc$285720$new_new_n3889__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286379
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3890__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286380
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3891__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286381
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3892__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286382
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3893__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286383
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3890__ $abc$285720$new_new_n3891__ $abc$285720$new_new_n3892__ $abc$285720$new_new_n3893__ }
    connect \Y $abc$285720$new_new_n3894__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286384
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n3895__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286385
    parameter \INIT_VALUE 252663091
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3896__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286386
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3897__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286387
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3898__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286388
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3895__ $abc$285720$new_new_n3896__ $abc$285720$new_new_n3897__ $abc$285720$new_new_n3898__ }
    connect \Y $abc$285720$new_new_n3899__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286389
    parameter \INIT_VALUE 64'0011001100110011000011110000111100000000111111110101010101010101
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3900__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286390
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3901__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286391
    parameter \INIT_VALUE 64'0011001100110011010101010101010100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3902__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286392
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3903__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286393
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3900__ $abc$285720$new_new_n3901__ $abc$285720$new_new_n3902__ $abc$285720$new_new_n3903__ }
    connect \Y $abc$285720$new_new_n3904__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286394
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100000101010101010101
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3889__ $abc$285720$new_new_n3894__ $abc$285720$new_new_n3899__ $abc$285720$new_new_n3904__ }
    connect \Y $abc$285720$new_new_n3905__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286395
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3906__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286396
    parameter \INIT_VALUE 64'0000000000000000110011001010101000000000000000001111000011110000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3906__ $abc$285720$new_new_n3884__ $abc$285720$new_new_n3905__ }
    connect \Y $abc$285720$new_new_n3907__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286397
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3908__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286398
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3909__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286399
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3910__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286400
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n3911__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286401
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3908__ $abc$285720$new_new_n3909__ $abc$285720$new_new_n3910__ $abc$285720$new_new_n3911__ }
    connect \Y $abc$285720$new_new_n3912__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286402
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3913__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286403
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n3914__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286404
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n3915__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286405
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n3916__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286406
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3913__ $abc$285720$new_new_n3914__ $abc$285720$new_new_n3915__ $abc$285720$new_new_n3916__ }
    connect \Y $abc$285720$new_new_n3917__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286407
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n3918__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286408
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n3919__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286409
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3920__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286410
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n3921__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286411
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3918__ $abc$285720$new_new_n3919__ $abc$285720$new_new_n3920__ $abc$285720$new_new_n3921__ }
    connect \Y $abc$285720$new_new_n3922__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286412
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n3923__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286413
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n3924__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286414
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n3925__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286415
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3926__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286416
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3923__ $abc$285720$new_new_n3924__ $abc$285720$new_new_n3925__ $abc$285720$new_new_n3926__ }
    connect \Y $abc$285720$new_new_n3927__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286417
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3912__ $abc$285720$new_new_n3917__ $abc$285720$new_new_n3922__ $abc$285720$new_new_n3927__ }
    connect \Y $abc$285720$new_new_n3928__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286418
    parameter \INIT_VALUE 8'01010011
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n3929__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286419
    parameter \INIT_VALUE 64'0111111100000000011111110111111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3929__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3928__ $abc$285720$new_new_n3394__ }
    connect \Y $abc$285720$new_new_n3930__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286420
    parameter \INIT_VALUE 16'0000110100000000
    connect \A { $abc$285720$new_new_n3930__ $abc$285720$new_new_n3907__ $abc$285720$new_new_n3863__ $abc$285720$new_new_n3708__ }
    connect \Y $iopadmap$o_data [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286421
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$614.A [10] $auto$alumacc.cc:485:replace_alu$614.B [10] $auto$alumacc.cc:485:replace_alu$614.B [11] $auto$alumacc.cc:485:replace_alu$614.B [12] $auto$alumacc.cc:485:replace_alu$614.A [12:11] }
    connect \Y $abc$285720$new_new_n3932__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286422
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n3932__ $auto$alumacc.cc:485:replace_alu$614.B [13] $auto$alumacc.cc:485:replace_alu$614.B [14] $auto$alumacc.cc:485:replace_alu$614.A [14:13] }
    connect \Y $abc$285720$new_new_n3933__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286423
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n3933__ $auto$alumacc.cc:485:replace_alu$614.B [15] $auto$alumacc.cc:485:replace_alu$614.B [16] $auto$alumacc.cc:485:replace_alu$614.A [16:15] }
    connect \Y $abc$285720$new_new_n3934__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286424
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3934__ \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286425
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286426
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n3934__ \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$614.A [18] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286427
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [18] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286428
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n3934__ \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$614.A [19] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286429
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [19] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286430
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [20] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [19:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286431
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286432
    parameter \INIT_VALUE 32'11111110111111111111111101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$614.B [23] $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [19:17] }
    connect \Y $abc$285720$new_new_n3943__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286433
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$614.A [21:20] $auto$alumacc.cc:485:replace_alu$614.B [23] $abc$285720$new_new_n3943__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286434
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$614.A [21:20] $auto$alumacc.cc:485:replace_alu$614.B [23] $abc$285720$new_new_n3943__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286435
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.A [21:17] }
    connect \Y $abc$285720$new_new_n3946__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286436
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$614.A [22] $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [21] $abc$285720$new_new_n3946__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286437
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$614.A [22] $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [21] $abc$285720$new_new_n3946__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286438
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$614.A [23] $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [22:21] $abc$285720$new_new_n3946__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286439
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$614.A [23] $abc$285720$new_new_n3934__ $auto$alumacc.cc:485:replace_alu$614.A [22:21] $abc$285720$new_new_n3946__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286440
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286441
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286442
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286443
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286444
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286445
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286446
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286447
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286448
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286449
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286450
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286451
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286452
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286453
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286454
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$614.A [10] $auto$alumacc.cc:485:replace_alu$614.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286455
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$614.A [10] $auto$alumacc.cc:485:replace_alu$614.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286456
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$614.B [11] $auto$alumacc.cc:485:replace_alu$614.A [11:10] $auto$alumacc.cc:485:replace_alu$614.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286457
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$614.B [11] $auto$alumacc.cc:485:replace_alu$614.A [11:10] $auto$alumacc.cc:485:replace_alu$614.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286458
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$614.B [12] $auto$alumacc.cc:485:replace_alu$614.A [12] $auto$alumacc.cc:485:replace_alu$614.B [11] $auto$alumacc.cc:485:replace_alu$614.A [11:10] $auto$alumacc.cc:485:replace_alu$614.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286459
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286460
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3932__ \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$614.B [13] $auto$alumacc.cc:485:replace_alu$614.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286461
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3932__ $auto$alumacc.cc:485:replace_alu$614.B [13] $auto$alumacc.cc:485:replace_alu$614.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286462
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$614.B [14] $auto$alumacc.cc:485:replace_alu$614.A [14] $auto$alumacc.cc:485:replace_alu$614.B [13] $abc$285720$new_new_n3932__ $auto$alumacc.cc:485:replace_alu$614.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286463
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$614.B [14] $auto$alumacc.cc:485:replace_alu$614.A [14] $abc$285720$new_new_n3932__ $auto$alumacc.cc:485:replace_alu$614.B [13] $auto$alumacc.cc:485:replace_alu$614.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286464
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3933__ \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$614.B [15] $auto$alumacc.cc:485:replace_alu$614.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286465
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3933__ $auto$alumacc.cc:485:replace_alu$614.B [15] $auto$alumacc.cc:485:replace_alu$614.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286466
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$614.B [16] $auto$alumacc.cc:485:replace_alu$614.A [16] $abc$285720$new_new_n3933__ $auto$alumacc.cc:485:replace_alu$614.B [15] $auto$alumacc.cc:485:replace_alu$614.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286467
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$614.B [16] $auto$alumacc.cc:485:replace_alu$614.A [16] $abc$285720$new_new_n3933__ $auto$alumacc.cc:485:replace_alu$614.B [15] $auto$alumacc.cc:485:replace_alu$614.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$683.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286468
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] $auto$alumacc.cc:485:replace_alu$602.B [11] $auto$alumacc.cc:485:replace_alu$602.A [11] }
    connect \Y $abc$285720$new_new_n3979__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286469
    parameter \INIT_VALUE 51844927
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [12] $auto$alumacc.cc:485:replace_alu$602.B [13] $auto$alumacc.cc:485:replace_alu$602.B [14] $auto$alumacc.cc:485:replace_alu$602.A [14:13] }
    connect \Y $abc$285720$new_new_n3980__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286470
    parameter \INIT_VALUE 64'0000000000000000000001100110000000000110011000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [12] $auto$alumacc.cc:485:replace_alu$602.B [12] $auto$alumacc.cc:485:replace_alu$602.A [14] $auto$alumacc.cc:485:replace_alu$602.B [14:13] $auto$alumacc.cc:485:replace_alu$602.A [13] }
    connect \Y $abc$285720$new_new_n3981__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286471
    parameter \INIT_VALUE 1403825235
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [15] $auto$alumacc.cc:485:replace_alu$602.B [15] $abc$285720$new_new_n3981__ $abc$285720$new_new_n3980__ $abc$285720$new_new_n3979__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286472
    parameter \INIT_VALUE 64'1010110001010011010100111010110001010011101011001010110001010011
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [15] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$602.B [15] $abc$285720$new_new_n3981__ $abc$285720$new_new_n3980__ $abc$285720$new_new_n3979__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286473
    parameter \INIT_VALUE 64'1111010101010000111100110011000000001010101011110000110011001111
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [16] $abc$285720$new_new_n3981__ $auto$alumacc.cc:485:replace_alu$602.A [15] $auto$alumacc.cc:485:replace_alu$602.B [15] $abc$285720$new_new_n3980__ $abc$285720$new_new_n3979__ }
    connect \Y $abc$285720$new_new_n3984__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286474
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3984__ \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286475
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n3984__ $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286476
    parameter \INIT_VALUE 32'11000011001111001010010101011010
    connect \A { $abc$285720$new_new_n3984__ $auto$alumacc.cc:485:replace_alu$602.A [17] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [16] $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286477
    parameter \INIT_VALUE 64'0011110011000011110000110011110001011010101001011010010101011010
    connect \A { $abc$285720$new_new_n3984__ \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$602.A [17] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [16] $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286478
    parameter \INIT_VALUE 64'1111001111110101000011000000101011001111101011110011000001010000
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [17] $auto$alumacc.cc:485:replace_alu$602.A [18] $abc$285720$new_new_n3984__ $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [16] $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286479
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286480
    parameter \INIT_VALUE 8'11100111
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.A [17] $auto$alumacc.cc:485:replace_alu$602.A [18] }
    connect \Y $abc$285720$new_new_n3991__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286481
    parameter \INIT_VALUE 64'1111110011110011111110101111010100000011000011000000010100001010
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [19] $abc$285720$new_new_n3984__ $auto$alumacc.cc:485:replace_alu$602.B [23] $abc$285720$new_new_n3991__ $auto$alumacc.cc:485:replace_alu$602.B [16] $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286482
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286483
    parameter \INIT_VALUE 64'0000000000000011111100111111111100000000000001011111010111111111
    connect \A { $abc$285720$new_new_n3984__ $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.A [19] $abc$285720$new_new_n3991__ $auto$alumacc.cc:485:replace_alu$602.B [16] $auto$alumacc.cc:485:replace_alu$602.A [16] }
    connect \Y $abc$285720$new_new_n3994__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286484
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3994__ \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$602.A [20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286485
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3994__ $auto$alumacc.cc:485:replace_alu$602.A [20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286486
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$602.A [21] $abc$285720$new_new_n3994__ $auto$alumacc.cc:485:replace_alu$602.A [20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286487
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n3994__ $auto$alumacc.cc:485:replace_alu$602.A [21:20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286488
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$602.A [22] $abc$285720$new_new_n3994__ $auto$alumacc.cc:485:replace_alu$602.A [21:20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286489
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n3994__ $auto$alumacc.cc:485:replace_alu$602.A [22:20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286490
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n3994__ $auto$alumacc.cc:485:replace_alu$602.A [23:20] $auto$alumacc.cc:485:replace_alu$602.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286491
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286492
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286493
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286494
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286495
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286496
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286497
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286498
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286499
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286500
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286501
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286502
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286503
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286504
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [11] $auto$alumacc.cc:485:replace_alu$602.A [11] $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286505
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$602.B [11] $auto$alumacc.cc:485:replace_alu$602.A [11] $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286506
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$602.A [12] $auto$alumacc.cc:485:replace_alu$602.B [12:11] $auto$alumacc.cc:485:replace_alu$602.A [11] $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286507
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286508
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [10] $auto$alumacc.cc:485:replace_alu$602.A [10] $auto$alumacc.cc:485:replace_alu$602.A [12] $auto$alumacc.cc:485:replace_alu$602.B [11] $auto$alumacc.cc:485:replace_alu$602.A [11] $auto$alumacc.cc:485:replace_alu$602.B [12] }
    connect \Y $abc$285720$new_new_n4019__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286509
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4019__ \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$602.B [13] $auto$alumacc.cc:485:replace_alu$602.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286510
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4019__ $auto$alumacc.cc:485:replace_alu$602.B [13] $auto$alumacc.cc:485:replace_alu$602.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286511
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$602.B [14] $auto$alumacc.cc:485:replace_alu$602.A [14] $auto$alumacc.cc:485:replace_alu$602.B [13] $abc$285720$new_new_n4019__ $auto$alumacc.cc:485:replace_alu$602.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286512
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$602.B [14] $auto$alumacc.cc:485:replace_alu$602.A [14] $abc$285720$new_new_n4019__ $auto$alumacc.cc:485:replace_alu$602.B [13] $auto$alumacc.cc:485:replace_alu$602.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$680.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286513
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$590.A [10] $auto$alumacc.cc:485:replace_alu$590.B [10] $auto$alumacc.cc:485:replace_alu$590.B [11] $auto$alumacc.cc:485:replace_alu$590.B [12] $auto$alumacc.cc:485:replace_alu$590.A [12:11] }
    connect \Y $abc$285720$new_new_n4024__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286514
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4024__ \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$590.B [13] $auto$alumacc.cc:485:replace_alu$590.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286515
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4024__ $auto$alumacc.cc:485:replace_alu$590.B [13] $auto$alumacc.cc:485:replace_alu$590.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286516
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$590.B [14] $auto$alumacc.cc:485:replace_alu$590.A [14] $auto$alumacc.cc:485:replace_alu$590.B [13] $abc$285720$new_new_n4024__ $auto$alumacc.cc:485:replace_alu$590.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286517
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$590.B [14] $auto$alumacc.cc:485:replace_alu$590.A [14] $abc$285720$new_new_n4024__ $auto$alumacc.cc:485:replace_alu$590.B [13] $auto$alumacc.cc:485:replace_alu$590.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286518
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4024__ $auto$alumacc.cc:485:replace_alu$590.B [13] $auto$alumacc.cc:485:replace_alu$590.B [14] $auto$alumacc.cc:485:replace_alu$590.A [14:13] }
    connect \Y $abc$285720$new_new_n4029__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286519
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4029__ \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$590.B [15] $auto$alumacc.cc:485:replace_alu$590.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286520
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4029__ $auto$alumacc.cc:485:replace_alu$590.B [15] $auto$alumacc.cc:485:replace_alu$590.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286521
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$590.B [16] $auto$alumacc.cc:485:replace_alu$590.A [16] $abc$285720$new_new_n4029__ $auto$alumacc.cc:485:replace_alu$590.B [15] $auto$alumacc.cc:485:replace_alu$590.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286522
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$590.B [16] $auto$alumacc.cc:485:replace_alu$590.A [16] $abc$285720$new_new_n4029__ $auto$alumacc.cc:485:replace_alu$590.B [15] $auto$alumacc.cc:485:replace_alu$590.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286523
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4029__ $auto$alumacc.cc:485:replace_alu$590.B [15] $auto$alumacc.cc:485:replace_alu$590.B [16] $auto$alumacc.cc:485:replace_alu$590.A [16:15] }
    connect \Y $abc$285720$new_new_n4034__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286524
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4034__ \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$590.A [17] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286525
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [17] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286526
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$590.A [18] $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [17] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286527
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [18:17] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286528
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$590.A [19] $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [18:17] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286529
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [19:17] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286530
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$590.A [18:17] $auto$alumacc.cc:485:replace_alu$590.A [19] $auto$alumacc.cc:485:replace_alu$590.B [23] }
    connect \Y $abc$285720$new_new_n4041__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286531
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.A [18:17] $auto$alumacc.cc:485:replace_alu$590.A [19] }
    connect \Y $abc$285720$new_new_n4042__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286532
    parameter \INIT_VALUE 16'0011110001011010
    connect \A { $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [20] $abc$285720$new_new_n4042__ $abc$285720$new_new_n4041__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286533
    parameter \INIT_VALUE 32'11000011001111001010010101011010
    connect \A { $abc$285720$new_new_n4034__ \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$590.A [20] $abc$285720$new_new_n4042__ $abc$285720$new_new_n4041__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286534
    parameter \INIT_VALUE 32'11110011000011000101111110100000
    connect \A { $abc$285720$new_new_n4034__ $auto$alumacc.cc:485:replace_alu$590.A [21:20] $abc$285720$new_new_n4042__ $abc$285720$new_new_n4041__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286535
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286536
    parameter \INIT_VALUE 16'1110000101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21] $auto$alumacc.cc:485:replace_alu$590.A [22:21] $auto$alumacc.cc:485:replace_alu$590.A [19] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286537
    parameter \INIT_VALUE 518096760
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$590.A [22:21] $auto$alumacc.cc:485:replace_alu$590.A [19] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286538
    parameter \INIT_VALUE 16'1111111001111111
    connect \A { $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.A [22:20] }
    connect \Y $abc$285720$new_new_n4049__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286539
    parameter \INIT_VALUE 32'11110011111101010000110000001010
    connect \A { $auto$alumacc.cc:485:replace_alu$590.A [23] $abc$285720$new_new_n4034__ $abc$285720$new_new_n4049__ $abc$285720$new_new_n4042__ $abc$285720$new_new_n4041__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286540
    parameter \INIT_VALUE 64'0000110000001010111100111111010111110011111101010000110000001010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$590.A [23] $abc$285720$new_new_n4034__ $abc$285720$new_new_n4049__ $abc$285720$new_new_n4042__ $abc$285720$new_new_n4041__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286541
    parameter \INIT_VALUE 32'11111111111111100111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.A [20:17] }
    connect \Y $abc$285720$new_new_n4052__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286542
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [10] $auto$alumacc.cc:485:replace_alu$578.B [10] $auto$alumacc.cc:485:replace_alu$578.A [11] $auto$alumacc.cc:485:replace_alu$578.B [11] }
    connect \Y $abc$285720$new_new_n4053__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286543
    parameter \INIT_VALUE 64'0000000000000000000011101110000000001110111000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [12] $auto$alumacc.cc:485:replace_alu$578.A [12] $auto$alumacc.cc:485:replace_alu$578.A [13] $auto$alumacc.cc:485:replace_alu$578.B [13] $auto$alumacc.cc:485:replace_alu$578.B [14] $auto$alumacc.cc:485:replace_alu$578.A [14] }
    connect \Y $abc$285720$new_new_n4054__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286544
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [12] $auto$alumacc.cc:485:replace_alu$578.A [12] $auto$alumacc.cc:485:replace_alu$578.B [14] $auto$alumacc.cc:485:replace_alu$578.A [13] $auto$alumacc.cc:485:replace_alu$578.B [13] $auto$alumacc.cc:485:replace_alu$578.A [14] }
    connect \Y $abc$285720$new_new_n4055__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286545
    parameter \INIT_VALUE 64'1111010001000000111111111111000000001011101111110000000000001111
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [16] $abc$285720$new_new_n4055__ $auto$alumacc.cc:485:replace_alu$578.B [15] $auto$alumacc.cc:485:replace_alu$578.A [15] $abc$285720$new_new_n4054__ $abc$285720$new_new_n4053__ }
    connect \Y $abc$285720$new_new_n4056__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286546
    parameter \INIT_VALUE 168559875
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [17] $abc$285720$new_new_n4056__ $abc$285720$new_new_n4052__ $auto$alumacc.cc:485:replace_alu$578.B [16] $auto$alumacc.cc:485:replace_alu$578.A [16] }
    connect \Y $abc$285720$new_new_n4057__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286547
    parameter \INIT_VALUE 2147319810
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [23] $auto$alumacc.cc:485:replace_alu$578.A [20] $auto$alumacc.cc:485:replace_alu$578.A [22:21] $abc$285720$new_new_n4057__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286548
    parameter \INIT_VALUE 64'1000000000000010011111111111110101111111111111011000000000000010
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$578.A [20] $auto$alumacc.cc:485:replace_alu$578.A [22:21] $abc$285720$new_new_n4057__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286549
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286550
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286551
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286552
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286553
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286554
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286555
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286556
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286557
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286558
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286559
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$590.A [10] $auto$alumacc.cc:485:replace_alu$590.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286560
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$590.A [10] $auto$alumacc.cc:485:replace_alu$590.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286561
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$590.B [11] $auto$alumacc.cc:485:replace_alu$590.A [11:10] $auto$alumacc.cc:485:replace_alu$590.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286562
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$590.B [11] $auto$alumacc.cc:485:replace_alu$590.A [11:10] $auto$alumacc.cc:485:replace_alu$590.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286563
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$590.B [12] $auto$alumacc.cc:485:replace_alu$590.A [12] $auto$alumacc.cc:485:replace_alu$590.B [11] $auto$alumacc.cc:485:replace_alu$590.A [11:10] $auto$alumacc.cc:485:replace_alu$590.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286564
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$677.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286565
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [12] $auto$alumacc.cc:485:replace_alu$578.B [12] $auto$alumacc.cc:485:replace_alu$578.A [11] $auto$alumacc.cc:485:replace_alu$578.B [11:10] $auto$alumacc.cc:485:replace_alu$578.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286566
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286567
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [10] $auto$alumacc.cc:485:replace_alu$578.B [10] $auto$alumacc.cc:485:replace_alu$578.A [12:11] $auto$alumacc.cc:485:replace_alu$578.B [11] $auto$alumacc.cc:485:replace_alu$578.B [12] }
    connect \Y $abc$285720$new_new_n4078__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286568
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4078__ \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$578.A [13] $auto$alumacc.cc:485:replace_alu$578.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286569
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4078__ $auto$alumacc.cc:485:replace_alu$578.A [13] $auto$alumacc.cc:485:replace_alu$578.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286570
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [14] $auto$alumacc.cc:485:replace_alu$578.A [14:13] $abc$285720$new_new_n4078__ $auto$alumacc.cc:485:replace_alu$578.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286571
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$578.B [14] $auto$alumacc.cc:485:replace_alu$578.A [14] $abc$285720$new_new_n4078__ $auto$alumacc.cc:485:replace_alu$578.A [13] $auto$alumacc.cc:485:replace_alu$578.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286572
    parameter \INIT_VALUE 1336979535
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [15] $auto$alumacc.cc:485:replace_alu$578.A [15] $abc$285720$new_new_n4055__ $abc$285720$new_new_n4054__ $abc$285720$new_new_n4053__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286573
    parameter \INIT_VALUE 64'1011000001001111010011111011000001001111101100001011000001001111
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$578.B [15] $auto$alumacc.cc:485:replace_alu$578.A [15] $abc$285720$new_new_n4055__ $abc$285720$new_new_n4054__ $abc$285720$new_new_n4053__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286574
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4056__ \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$578.B [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286575
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n4056__ $auto$alumacc.cc:485:replace_alu$578.B [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286576
    parameter \INIT_VALUE 32'10101100010100110101001110101100
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.A [17] $abc$285720$new_new_n4056__ $auto$alumacc.cc:485:replace_alu$578.B [16] $auto$alumacc.cc:485:replace_alu$578.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286577
    parameter \INIT_VALUE 64'0101001110101100101011000101001110101100010100110101001110101100
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.A [17] $abc$285720$new_new_n4056__ $auto$alumacc.cc:485:replace_alu$578.B [16] $auto$alumacc.cc:485:replace_alu$578.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286578
    parameter \INIT_VALUE 64'1111101011111100000001010000001101011111001111111010000011000000
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.A [18] $abc$285720$new_new_n4056__ $auto$alumacc.cc:485:replace_alu$578.A [17] $auto$alumacc.cc:485:replace_alu$578.B [16] $auto$alumacc.cc:485:replace_alu$578.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286579
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286580
    parameter \INIT_VALUE 518096760
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$578.A [19:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286581
    parameter \INIT_VALUE 16'1110000101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18] $auto$alumacc.cc:485:replace_alu$578.A [19:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286582
    parameter \INIT_VALUE 64'0000000111111110111111100000000110000000011111110111111110000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$578.A [20:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286583
    parameter \INIT_VALUE 32'11111110000000010111111110000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18] $auto$alumacc.cc:485:replace_alu$578.A [20:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286584
    parameter \INIT_VALUE 64'1111010111110011111110101111110000001010000011000000010100000011
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [21] $auto$alumacc.cc:485:replace_alu$578.A [17] $abc$285720$new_new_n4056__ $abc$285720$new_new_n4052__ $auto$alumacc.cc:485:replace_alu$578.B [16] $auto$alumacc.cc:485:replace_alu$578.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286585
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286586
    parameter \INIT_VALUE 685233960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$578.A [22] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.A [21] $abc$285720$new_new_n4057__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286587
    parameter \INIT_VALUE 16'1101011100101000
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [22] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.A [21] $abc$285720$new_new_n4057__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286588
    parameter \INIT_VALUE 32'10111111111111111111111111111101
    connect \A { $auto$alumacc.cc:485:replace_alu$566.A [18:17] $auto$alumacc.cc:485:replace_alu$566.A [20:19] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y $abc$285720$new_new_n4099__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286589
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$566.A [10] $auto$alumacc.cc:485:replace_alu$566.B [10] $auto$alumacc.cc:485:replace_alu$566.B [11] $auto$alumacc.cc:485:replace_alu$566.B [12] $auto$alumacc.cc:485:replace_alu$566.A [12:11] }
    connect \Y $abc$285720$new_new_n4100__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286590
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4100__ $auto$alumacc.cc:485:replace_alu$566.B [13] $auto$alumacc.cc:485:replace_alu$566.B [14] $auto$alumacc.cc:485:replace_alu$566.A [14:13] }
    connect \Y $abc$285720$new_new_n4101__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286591
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4101__ $auto$alumacc.cc:485:replace_alu$566.B [15] $auto$alumacc.cc:485:replace_alu$566.B [16] $auto$alumacc.cc:485:replace_alu$566.A [16:15] }
    connect \Y $abc$285720$new_new_n4102__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286592
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$566.A [22] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $auto$alumacc.cc:485:replace_alu$566.A [21] $abc$285720$new_new_n4099__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286593
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$566.A [22] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $auto$alumacc.cc:485:replace_alu$566.A [21] $abc$285720$new_new_n4099__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286594
    parameter \INIT_VALUE 64'1111111111111110101111111111111100000000000000010100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$566.A [23] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $auto$alumacc.cc:485:replace_alu$566.A [21] $auto$alumacc.cc:485:replace_alu$566.A [22] $abc$285720$new_new_n4099__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286595
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286596
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286597
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286598
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286599
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286600
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286601
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286602
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286603
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286604
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286605
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286606
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$578.B [10] $auto$alumacc.cc:485:replace_alu$578.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286607
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$578.B [10] $auto$alumacc.cc:485:replace_alu$578.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286608
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$578.A [11] $auto$alumacc.cc:485:replace_alu$578.B [11:10] $auto$alumacc.cc:485:replace_alu$578.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286609
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$578.A [11] $auto$alumacc.cc:485:replace_alu$578.B [11:10] $auto$alumacc.cc:485:replace_alu$578.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$674.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286610
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286611
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$566.A [10] $auto$alumacc.cc:485:replace_alu$566.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286612
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$566.A [10] $auto$alumacc.cc:485:replace_alu$566.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286613
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$566.B [11] $auto$alumacc.cc:485:replace_alu$566.A [11:10] $auto$alumacc.cc:485:replace_alu$566.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286614
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$566.B [11] $auto$alumacc.cc:485:replace_alu$566.A [11:10] $auto$alumacc.cc:485:replace_alu$566.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286615
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$566.B [12] $auto$alumacc.cc:485:replace_alu$566.A [12] $auto$alumacc.cc:485:replace_alu$566.B [11] $auto$alumacc.cc:485:replace_alu$566.A [11:10] $auto$alumacc.cc:485:replace_alu$566.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286616
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286617
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4100__ \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$566.B [13] $auto$alumacc.cc:485:replace_alu$566.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286618
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4100__ $auto$alumacc.cc:485:replace_alu$566.B [13] $auto$alumacc.cc:485:replace_alu$566.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286619
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$566.B [14] $auto$alumacc.cc:485:replace_alu$566.A [14] $auto$alumacc.cc:485:replace_alu$566.B [13] $abc$285720$new_new_n4100__ $auto$alumacc.cc:485:replace_alu$566.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286620
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$566.B [14] $auto$alumacc.cc:485:replace_alu$566.A [14] $abc$285720$new_new_n4100__ $auto$alumacc.cc:485:replace_alu$566.B [13] $auto$alumacc.cc:485:replace_alu$566.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286621
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4101__ \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$566.B [15] $auto$alumacc.cc:485:replace_alu$566.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286622
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4101__ $auto$alumacc.cc:485:replace_alu$566.B [15] $auto$alumacc.cc:485:replace_alu$566.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286623
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$566.B [16] $auto$alumacc.cc:485:replace_alu$566.A [16] $abc$285720$new_new_n4101__ $auto$alumacc.cc:485:replace_alu$566.B [15] $auto$alumacc.cc:485:replace_alu$566.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286624
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$566.B [16] $auto$alumacc.cc:485:replace_alu$566.A [16] $abc$285720$new_new_n4101__ $auto$alumacc.cc:485:replace_alu$566.B [15] $auto$alumacc.cc:485:replace_alu$566.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286625
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4102__ \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$566.A [17] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286626
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286627
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$566.A [18] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286628
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [18:17] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286629
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$566.A [19] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [18:17] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286630
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [19:17] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286631
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [20] $auto$alumacc.cc:485:replace_alu$566.A [18:17] $auto$alumacc.cc:485:replace_alu$566.A [19] $auto$alumacc.cc:485:replace_alu$566.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286632
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286633
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$566.A [21] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $abc$285720$new_new_n4099__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286634
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$566.A [21] $abc$285720$new_new_n4102__ $auto$alumacc.cc:485:replace_alu$566.A [17] $abc$285720$new_new_n4099__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286635
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$635.A [10] $auto$alumacc.cc:485:replace_alu$635.B [10] $auto$alumacc.cc:485:replace_alu$635.B [11] $auto$alumacc.cc:485:replace_alu$635.B [12] $auto$alumacc.cc:485:replace_alu$635.A [12:11] }
    connect \Y $abc$285720$new_new_n4146__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286636
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4146__ $auto$alumacc.cc:485:replace_alu$635.B [13] $auto$alumacc.cc:485:replace_alu$635.B [14] $auto$alumacc.cc:485:replace_alu$635.A [14:13] }
    connect \Y $abc$285720$new_new_n4147__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286637
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4147__ $auto$alumacc.cc:485:replace_alu$635.B [15] $auto$alumacc.cc:485:replace_alu$635.B [16] $auto$alumacc.cc:485:replace_alu$635.A [16:15] }
    connect \Y $abc$285720$new_new_n4148__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286638
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4148__ \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$635.A [19] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [17] $auto$alumacc.cc:485:replace_alu$635.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286639
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [19] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [17] $auto$alumacc.cc:485:replace_alu$635.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286640
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [20] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [19] $auto$alumacc.cc:485:replace_alu$635.A [17] $auto$alumacc.cc:485:replace_alu$635.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286641
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286642
    parameter \INIT_VALUE 32'11111110111111111111111101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$635.B [23] $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [19] $auto$alumacc.cc:485:replace_alu$635.A [17] $auto$alumacc.cc:485:replace_alu$635.A [18] }
    connect \Y $abc$285720$new_new_n4153__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286643
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$635.A [21:20] $auto$alumacc.cc:485:replace_alu$635.B [23] $abc$285720$new_new_n4153__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286644
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$635.A [21:20] $auto$alumacc.cc:485:replace_alu$635.B [23] $abc$285720$new_new_n4153__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286645
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [21:19] $auto$alumacc.cc:485:replace_alu$635.A [17] $auto$alumacc.cc:485:replace_alu$635.A [18] }
    connect \Y $abc$285720$new_new_n4156__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286646
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$635.A [22] $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [21] $abc$285720$new_new_n4156__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286647
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$635.A [22] $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [21] $abc$285720$new_new_n4156__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286648
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$635.A [23] $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [22:21] $abc$285720$new_new_n4156__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286649
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$635.A [23] $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [22:21] $abc$285720$new_new_n4156__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286650
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286651
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286652
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286653
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286654
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286655
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286656
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286657
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286658
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$671.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286659
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286660
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286661
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286662
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286663
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286664
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286665
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$635.A [10] $auto$alumacc.cc:485:replace_alu$635.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286666
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$635.A [10] $auto$alumacc.cc:485:replace_alu$635.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286667
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$635.B [11] $auto$alumacc.cc:485:replace_alu$635.A [11:10] $auto$alumacc.cc:485:replace_alu$635.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286668
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$635.B [11] $auto$alumacc.cc:485:replace_alu$635.A [11:10] $auto$alumacc.cc:485:replace_alu$635.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286669
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$635.B [12] $auto$alumacc.cc:485:replace_alu$635.A [12] $auto$alumacc.cc:485:replace_alu$635.B [11] $auto$alumacc.cc:485:replace_alu$635.A [11:10] $auto$alumacc.cc:485:replace_alu$635.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286670
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286671
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4146__ \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$635.B [13] $auto$alumacc.cc:485:replace_alu$635.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286672
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4146__ $auto$alumacc.cc:485:replace_alu$635.B [13] $auto$alumacc.cc:485:replace_alu$635.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286673
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$635.B [14] $auto$alumacc.cc:485:replace_alu$635.A [14] $auto$alumacc.cc:485:replace_alu$635.B [13] $abc$285720$new_new_n4146__ $auto$alumacc.cc:485:replace_alu$635.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286674
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$635.B [14] $auto$alumacc.cc:485:replace_alu$635.A [14] $abc$285720$new_new_n4146__ $auto$alumacc.cc:485:replace_alu$635.B [13] $auto$alumacc.cc:485:replace_alu$635.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286675
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4147__ \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$635.B [15] $auto$alumacc.cc:485:replace_alu$635.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286676
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4147__ $auto$alumacc.cc:485:replace_alu$635.B [15] $auto$alumacc.cc:485:replace_alu$635.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286677
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$635.B [16] $auto$alumacc.cc:485:replace_alu$635.A [16] $abc$285720$new_new_n4147__ $auto$alumacc.cc:485:replace_alu$635.B [15] $auto$alumacc.cc:485:replace_alu$635.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286678
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$635.B [16] $auto$alumacc.cc:485:replace_alu$635.A [16] $abc$285720$new_new_n4147__ $auto$alumacc.cc:485:replace_alu$635.B [15] $auto$alumacc.cc:485:replace_alu$635.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286679
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4148__ \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286680
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286681
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4148__ \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$635.A [18] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286682
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4148__ $auto$alumacc.cc:485:replace_alu$635.A [18] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286683
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$608.A [10] $auto$alumacc.cc:485:replace_alu$608.B [10] $auto$alumacc.cc:485:replace_alu$608.B [11] $auto$alumacc.cc:485:replace_alu$608.B [12] $auto$alumacc.cc:485:replace_alu$608.A [12:11] }
    connect \Y $abc$285720$new_new_n4194__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286684
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4194__ $auto$alumacc.cc:485:replace_alu$608.B [13] $auto$alumacc.cc:485:replace_alu$608.B [14] $auto$alumacc.cc:485:replace_alu$608.A [14:13] }
    connect \Y $abc$285720$new_new_n4195__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286685
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4195__ $auto$alumacc.cc:485:replace_alu$608.A [15] $auto$alumacc.cc:485:replace_alu$608.B [16] $auto$alumacc.cc:485:replace_alu$608.A [16] $auto$alumacc.cc:485:replace_alu$608.B [15] }
    connect \Y $abc$285720$new_new_n4196__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286686
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4196__ \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286687
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286688
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4196__ \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$608.A [18] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286689
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [18] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286690
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4196__ \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$608.A [19] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286691
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [19] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286692
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [20] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [19:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286693
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286694
    parameter \INIT_VALUE 32'11111110111111111111111101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$608.B [23] $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [19:17] }
    connect \Y $abc$285720$new_new_n4205__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286695
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$608.A [21:20] $auto$alumacc.cc:485:replace_alu$608.B [23] $abc$285720$new_new_n4205__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286696
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$608.A [21:20] $auto$alumacc.cc:485:replace_alu$608.B [23] $abc$285720$new_new_n4205__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286697
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.A [21:17] }
    connect \Y $abc$285720$new_new_n4208__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286698
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$608.A [22] $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [21] $abc$285720$new_new_n4208__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286699
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$608.A [22] $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [21] $abc$285720$new_new_n4208__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286700
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$608.A [23] $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [22:21] $abc$285720$new_new_n4208__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286701
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$608.A [23] $abc$285720$new_new_n4196__ $auto$alumacc.cc:485:replace_alu$608.A [22:21] $abc$285720$new_new_n4208__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286702
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286703
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286704
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286705
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$668.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286706
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286707
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286708
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286709
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286710
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286711
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286712
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286713
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286714
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286715
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286716
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$608.A [10] $auto$alumacc.cc:485:replace_alu$608.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286717
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$608.A [10] $auto$alumacc.cc:485:replace_alu$608.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286718
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$608.B [11] $auto$alumacc.cc:485:replace_alu$608.A [11:10] $auto$alumacc.cc:485:replace_alu$608.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286719
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$608.B [11] $auto$alumacc.cc:485:replace_alu$608.A [11:10] $auto$alumacc.cc:485:replace_alu$608.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286720
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$608.B [12] $auto$alumacc.cc:485:replace_alu$608.A [12] $auto$alumacc.cc:485:replace_alu$608.B [11] $auto$alumacc.cc:485:replace_alu$608.A [11:10] $auto$alumacc.cc:485:replace_alu$608.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286721
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286722
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4194__ \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$608.B [13] $auto$alumacc.cc:485:replace_alu$608.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286723
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4194__ $auto$alumacc.cc:485:replace_alu$608.B [13] $auto$alumacc.cc:485:replace_alu$608.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286724
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$608.B [14] $auto$alumacc.cc:485:replace_alu$608.A [14] $auto$alumacc.cc:485:replace_alu$608.B [13] $abc$285720$new_new_n4194__ $auto$alumacc.cc:485:replace_alu$608.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286725
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$608.B [14] $auto$alumacc.cc:485:replace_alu$608.A [14] $abc$285720$new_new_n4194__ $auto$alumacc.cc:485:replace_alu$608.B [13] $auto$alumacc.cc:485:replace_alu$608.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286726
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4195__ \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$608.A [15] $auto$alumacc.cc:485:replace_alu$608.B [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286727
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4195__ $auto$alumacc.cc:485:replace_alu$608.A [15] $auto$alumacc.cc:485:replace_alu$608.B [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286728
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$608.B [16] $auto$alumacc.cc:485:replace_alu$608.A [16] $abc$285720$new_new_n4195__ $auto$alumacc.cc:485:replace_alu$608.A [15] $auto$alumacc.cc:485:replace_alu$608.B [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286729
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$608.B [16] $auto$alumacc.cc:485:replace_alu$608.A [16] $abc$285720$new_new_n4195__ $auto$alumacc.cc:485:replace_alu$608.A [15] $auto$alumacc.cc:485:replace_alu$608.B [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$665.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286730
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$584.A [10] $auto$alumacc.cc:485:replace_alu$584.B [10] $auto$alumacc.cc:485:replace_alu$584.B [11] $auto$alumacc.cc:485:replace_alu$584.B [12] $auto$alumacc.cc:485:replace_alu$584.A [12:11] }
    connect \Y $abc$285720$new_new_n4241__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286731
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$584.B [14] $auto$alumacc.cc:485:replace_alu$584.A [14] $abc$285720$new_new_n4241__ $auto$alumacc.cc:485:replace_alu$584.B [13] $auto$alumacc.cc:485:replace_alu$584.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286732
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$584.B [14] $auto$alumacc.cc:485:replace_alu$584.A [14] $abc$285720$new_new_n4241__ $auto$alumacc.cc:485:replace_alu$584.B [13] $auto$alumacc.cc:485:replace_alu$584.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286733
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4241__ $auto$alumacc.cc:485:replace_alu$584.B [13] $auto$alumacc.cc:485:replace_alu$584.B [14] $auto$alumacc.cc:485:replace_alu$584.A [14:13] }
    connect \Y $abc$285720$new_new_n4244__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286734
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4244__ \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$584.B [15] $auto$alumacc.cc:485:replace_alu$584.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286735
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4244__ $auto$alumacc.cc:485:replace_alu$584.B [15] $auto$alumacc.cc:485:replace_alu$584.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286736
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$584.B [16] $auto$alumacc.cc:485:replace_alu$584.A [16] $abc$285720$new_new_n4244__ $auto$alumacc.cc:485:replace_alu$584.B [15] $auto$alumacc.cc:485:replace_alu$584.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286737
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$584.B [16] $auto$alumacc.cc:485:replace_alu$584.A [16] $abc$285720$new_new_n4244__ $auto$alumacc.cc:485:replace_alu$584.B [15] $auto$alumacc.cc:485:replace_alu$584.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286738
    parameter \INIT_VALUE 4'1001
    connect \A { $auto$alumacc.cc:485:replace_alu$584.A [17] $auto$alumacc.cc:485:replace_alu$584.B [23] }
    connect \Y $abc$285720$new_new_n4249__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286739
    parameter \INIT_VALUE 64'1110100011000000111111001110100000010111001111110000001100010111
    connect \A { $abc$285720$new_new_n4249__ $abc$285720$new_new_n4244__ $auto$alumacc.cc:485:replace_alu$584.B [15] $auto$alumacc.cc:485:replace_alu$584.B [16] $auto$alumacc.cc:485:replace_alu$584.A [16:15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286740
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286741
    parameter \INIT_VALUE 4'0100
    connect \A { $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.A [17] }
    connect \Y $abc$285720$new_new_n4252__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286742
    parameter \INIT_VALUE 64'0000000000000000000000000000000011101111100011001100111000001000
    connect \A { $abc$285720$new_new_n4249__ $auto$alumacc.cc:485:replace_alu$584.B [15] $auto$alumacc.cc:485:replace_alu$584.B [16] $abc$285720$new_new_n4244__ $auto$alumacc.cc:485:replace_alu$584.A [16:15] }
    connect \Y $abc$285720$new_new_n4253__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286743
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4253__ $abc$285720$new_new_n4252__ \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$584.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286744
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4253__ $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286745
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$584.A [19] $abc$285720$new_new_n4253__ $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286746
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4253__ $auto$alumacc.cc:485:replace_alu$584.A [19] $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286747
    parameter \INIT_VALUE 32'11110111000010001110111100010000
    connect \A { $abc$285720$new_new_n4253__ $auto$alumacc.cc:485:replace_alu$584.A [20] $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [19:18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286748
    parameter \INIT_VALUE 64'0000100000010000111101111110111111110111111011110000100000010000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$584.A [20] $abc$285720$new_new_n4253__ $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [19:18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286749
    parameter \INIT_VALUE 64'1111111101111111000000001000000011111110111111110000000100000000
    connect \A { $abc$285720$new_new_n4253__ $auto$alumacc.cc:485:replace_alu$584.A [21] $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [19] $auto$alumacc.cc:485:replace_alu$584.A [20] $auto$alumacc.cc:485:replace_alu$584.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286750
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286751
    parameter \INIT_VALUE 32'11111110000000010111111110000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$584.A [22] $auto$alumacc.cc:485:replace_alu$584.A [19] $auto$alumacc.cc:485:replace_alu$584.A [21:20] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286752
    parameter \INIT_VALUE 64'0000000111111110111111100000000110000000011111110111111110000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$584.A [22] $auto$alumacc.cc:485:replace_alu$584.A [19] $auto$alumacc.cc:485:replace_alu$584.A [21:20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286753
    parameter \INIT_VALUE 135329775
    connect \A { $auto$alumacc.cc:485:replace_alu$584.A [23:22] $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.A [21:20] }
    connect \Y $abc$285720$new_new_n4264__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286754
    parameter \INIT_VALUE 64'1111111101111111000000000100000011111101111111110000000100000000
    connect \A { $abc$285720$new_new_n4253__ $auto$alumacc.cc:485:replace_alu$584.A [23] $abc$285720$new_new_n4252__ $auto$alumacc.cc:485:replace_alu$584.A [19:18] $abc$285720$new_new_n4264__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286755
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286756
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286757
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286758
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286759
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286760
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286761
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286762
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286763
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286764
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286765
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286766
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$584.A [10] $auto$alumacc.cc:485:replace_alu$584.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286767
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$584.A [10] $auto$alumacc.cc:485:replace_alu$584.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286768
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$584.B [11] $auto$alumacc.cc:485:replace_alu$584.A [11:10] $auto$alumacc.cc:485:replace_alu$584.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286769
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$584.B [11] $auto$alumacc.cc:485:replace_alu$584.A [11:10] $auto$alumacc.cc:485:replace_alu$584.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286770
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$584.B [12] $auto$alumacc.cc:485:replace_alu$584.A [12] $auto$alumacc.cc:485:replace_alu$584.B [11] $auto$alumacc.cc:485:replace_alu$584.A [11:10] $auto$alumacc.cc:485:replace_alu$584.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286771
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286772
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4241__ \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$584.B [13] $auto$alumacc.cc:485:replace_alu$584.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$662.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286773
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4241__ $auto$alumacc.cc:485:replace_alu$584.B [13] $auto$alumacc.cc:485:replace_alu$584.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286774
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [10] $auto$alumacc.cc:485:replace_alu$560.A [10] $auto$alumacc.cc:485:replace_alu$560.A [12] $auto$alumacc.cc:485:replace_alu$560.B [11] $auto$alumacc.cc:485:replace_alu$560.A [11] $auto$alumacc.cc:485:replace_alu$560.B [12] }
    connect \Y $abc$285720$new_new_n4285__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286775
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4285__ \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$560.A [13] $auto$alumacc.cc:485:replace_alu$560.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286776
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4285__ $auto$alumacc.cc:485:replace_alu$560.A [13] $auto$alumacc.cc:485:replace_alu$560.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286777
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [14] $auto$alumacc.cc:485:replace_alu$560.A [14:13] $abc$285720$new_new_n4285__ $auto$alumacc.cc:485:replace_alu$560.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286778
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$560.B [14] $auto$alumacc.cc:485:replace_alu$560.A [14] $abc$285720$new_new_n4285__ $auto$alumacc.cc:485:replace_alu$560.A [13] $auto$alumacc.cc:485:replace_alu$560.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286779
    parameter \INIT_VALUE 360644951
    connect \A { $abc$285720$new_new_n4285__ $auto$alumacc.cc:485:replace_alu$560.B [14] $auto$alumacc.cc:485:replace_alu$560.A [13] $auto$alumacc.cc:485:replace_alu$560.B [13] $auto$alumacc.cc:485:replace_alu$560.A [14] }
    connect \Y $abc$285720$new_new_n4290__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286780
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4290__ $auto$alumacc.cc:485:replace_alu$560.B [15] $auto$alumacc.cc:485:replace_alu$560.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286781
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4290__ \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$560.B [15] $auto$alumacc.cc:485:replace_alu$560.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286782
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$560.B [16] $auto$alumacc.cc:485:replace_alu$560.A [16] $abc$285720$new_new_n4290__ $auto$alumacc.cc:485:replace_alu$560.B [15] $auto$alumacc.cc:485:replace_alu$560.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286783
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [16] $auto$alumacc.cc:485:replace_alu$560.A [16] $abc$285720$new_new_n4290__ $auto$alumacc.cc:485:replace_alu$560.B [15] $auto$alumacc.cc:485:replace_alu$560.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286784
    parameter \INIT_VALUE 360644951
    connect \A { $abc$285720$new_new_n4290__ $auto$alumacc.cc:485:replace_alu$560.B [16:15] $auto$alumacc.cc:485:replace_alu$560.A [15] $auto$alumacc.cc:485:replace_alu$560.A [16] }
    connect \Y $abc$285720$new_new_n4295__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286785
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286786
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4295__ \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286787
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.A [18] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286788
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4295__ \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$560.A [18] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286789
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4295__ \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$560.A [19] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286790
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.A [19] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286791
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.A [20] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [19:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286792
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286793
    parameter \INIT_VALUE 64'1111111111111110111111111111111111111111111111110111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [23] $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.A [20:17] }
    connect \Y $abc$285720$new_new_n4304__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286794
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4304__ \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$560.A [21] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286795
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n4304__ $auto$alumacc.cc:485:replace_alu$560.A [21] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286796
    parameter \INIT_VALUE 1103019585
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$560.A [22:20] $abc$285720$new_new_n4304__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286797
    parameter \INIT_VALUE 16'1011111001000001
    connect \A { $auto$alumacc.cc:485:replace_alu$560.A [22:20] $abc$285720$new_new_n4304__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286798
    parameter \INIT_VALUE 64'0100000000000000000000000000000000000000000000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$560.A [22:19] $auto$alumacc.cc:485:replace_alu$560.A [17] $auto$alumacc.cc:485:replace_alu$560.B [23] }
    connect \Y $abc$285720$new_new_n4309__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286799
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.A [22:19] $auto$alumacc.cc:485:replace_alu$560.A [17] }
    connect \Y $abc$285720$new_new_n4310__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286800
    parameter \INIT_VALUE 32'11110011000011000101111110100000
    connect \A { $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.A [23] $auto$alumacc.cc:485:replace_alu$560.A [18] $abc$285720$new_new_n4310__ $abc$285720$new_new_n4309__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286801
    parameter \INIT_VALUE 64'0000110011110011111100110000110010100000010111110101111110100000
    connect \A { $abc$285720$new_new_n4295__ $auto$alumacc.cc:485:replace_alu$560.A [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$560.A [18] $abc$285720$new_new_n4310__ $abc$285720$new_new_n4309__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286802
    parameter \INIT_VALUE 16'1111111001111111
    connect \A { $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.A [18:17] $auto$alumacc.cc:485:replace_alu$596.A [19] }
    connect \Y $abc$285720$new_new_n4313__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286803
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$596.A [10] $auto$alumacc.cc:485:replace_alu$596.B [10] $auto$alumacc.cc:485:replace_alu$596.B [11] $auto$alumacc.cc:485:replace_alu$596.B [12] $auto$alumacc.cc:485:replace_alu$596.A [12:11] }
    connect \Y $abc$285720$new_new_n4314__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286804
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4314__ $auto$alumacc.cc:485:replace_alu$596.B [13] $auto$alumacc.cc:485:replace_alu$596.B [14] $auto$alumacc.cc:485:replace_alu$596.A [14:13] }
    connect \Y $abc$285720$new_new_n4315__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286805
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4315__ $auto$alumacc.cc:485:replace_alu$596.B [15] $auto$alumacc.cc:485:replace_alu$596.B [16] $auto$alumacc.cc:485:replace_alu$596.A [16:15] }
    connect \Y $abc$285720$new_new_n4316__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286806
    parameter \INIT_VALUE 64'1111111111111110101111111111111100000000000000010100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$596.A [22] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18] $auto$alumacc.cc:485:replace_alu$596.A [20] $auto$alumacc.cc:485:replace_alu$596.A [21] $abc$285720$new_new_n4313__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286807
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286808
    parameter \INIT_VALUE 16'1110000101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22] $auto$alumacc.cc:485:replace_alu$596.A [23] $auto$alumacc.cc:485:replace_alu$596.A [21] $auto$alumacc.cc:485:replace_alu$596.A [22] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286809
    parameter \INIT_VALUE 518096760
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$596.A [23] $auto$alumacc.cc:485:replace_alu$596.A [21] $auto$alumacc.cc:485:replace_alu$596.A [22] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286810
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286811
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286812
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286813
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286814
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286815
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286816
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286817
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286818
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286819
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286820
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [10] $auto$alumacc.cc:485:replace_alu$560.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286821
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$560.B [10] $auto$alumacc.cc:485:replace_alu$560.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286822
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$560.B [11] $auto$alumacc.cc:485:replace_alu$560.A [11] $auto$alumacc.cc:485:replace_alu$560.B [10] $auto$alumacc.cc:485:replace_alu$560.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286823
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$560.B [11] $auto$alumacc.cc:485:replace_alu$560.A [11] $auto$alumacc.cc:485:replace_alu$560.B [10] $auto$alumacc.cc:485:replace_alu$560.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286824
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$560.A [12] $auto$alumacc.cc:485:replace_alu$560.B [12:11] $auto$alumacc.cc:485:replace_alu$560.A [11] $auto$alumacc.cc:485:replace_alu$560.B [10] $auto$alumacc.cc:485:replace_alu$560.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286825
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$659.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286826
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$596.B [11] $auto$alumacc.cc:485:replace_alu$596.A [11:10] $auto$alumacc.cc:485:replace_alu$596.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286827
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$596.B [11] $auto$alumacc.cc:485:replace_alu$596.A [11:10] $auto$alumacc.cc:485:replace_alu$596.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286828
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$596.B [12] $auto$alumacc.cc:485:replace_alu$596.A [12] $auto$alumacc.cc:485:replace_alu$596.B [11] $auto$alumacc.cc:485:replace_alu$596.A [11:10] $auto$alumacc.cc:485:replace_alu$596.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286829
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286830
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4314__ \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$596.B [13] $auto$alumacc.cc:485:replace_alu$596.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286831
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4314__ $auto$alumacc.cc:485:replace_alu$596.B [13] $auto$alumacc.cc:485:replace_alu$596.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286832
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$596.B [14] $auto$alumacc.cc:485:replace_alu$596.A [14] $auto$alumacc.cc:485:replace_alu$596.B [13] $abc$285720$new_new_n4314__ $auto$alumacc.cc:485:replace_alu$596.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286833
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$596.B [14] $auto$alumacc.cc:485:replace_alu$596.A [14] $abc$285720$new_new_n4314__ $auto$alumacc.cc:485:replace_alu$596.B [13] $auto$alumacc.cc:485:replace_alu$596.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286834
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4315__ \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$596.B [15] $auto$alumacc.cc:485:replace_alu$596.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286835
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4315__ $auto$alumacc.cc:485:replace_alu$596.B [15] $auto$alumacc.cc:485:replace_alu$596.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286836
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$596.B [16] $auto$alumacc.cc:485:replace_alu$596.A [16] $abc$285720$new_new_n4315__ $auto$alumacc.cc:485:replace_alu$596.B [15] $auto$alumacc.cc:485:replace_alu$596.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286837
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$596.B [16] $auto$alumacc.cc:485:replace_alu$596.A [16] $abc$285720$new_new_n4315__ $auto$alumacc.cc:485:replace_alu$596.B [15] $auto$alumacc.cc:485:replace_alu$596.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286838
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4316__ \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$596.A [17] $auto$alumacc.cc:485:replace_alu$596.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286839
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [17] $auto$alumacc.cc:485:replace_alu$596.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286840
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$596.A [18] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [17] $auto$alumacc.cc:485:replace_alu$596.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286841
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18:17] $auto$alumacc.cc:485:replace_alu$596.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286842
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$596.A [19] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18:17] $auto$alumacc.cc:485:replace_alu$596.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286843
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [19:17] $auto$alumacc.cc:485:replace_alu$596.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286844
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$596.A [20] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18] $abc$285720$new_new_n4313__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286845
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$596.A [20] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18] $abc$285720$new_new_n4313__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286846
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$596.A [21] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18] $auto$alumacc.cc:485:replace_alu$596.A [20] $abc$285720$new_new_n4313__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286847
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$596.A [21] $abc$285720$new_new_n4316__ $auto$alumacc.cc:485:replace_alu$596.A [18] $auto$alumacc.cc:485:replace_alu$596.A [20] $abc$285720$new_new_n4313__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286848
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$620.A [10] $auto$alumacc.cc:485:replace_alu$620.B [10] $auto$alumacc.cc:485:replace_alu$620.B [11] $auto$alumacc.cc:485:replace_alu$620.B [12] $auto$alumacc.cc:485:replace_alu$620.A [12:11] }
    connect \Y $abc$285720$new_new_n4359__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286849
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4359__ $auto$alumacc.cc:485:replace_alu$620.B [13] $auto$alumacc.cc:485:replace_alu$620.B [14] $auto$alumacc.cc:485:replace_alu$620.A [14:13] }
    connect \Y $abc$285720$new_new_n4360__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286850
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4360__ $auto$alumacc.cc:485:replace_alu$620.B [15] $auto$alumacc.cc:485:replace_alu$620.B [16] $auto$alumacc.cc:485:replace_alu$620.A [16:15] }
    connect \Y $abc$285720$new_new_n4361__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286851
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [20] $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.A [19:18] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286852
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286853
    parameter \INIT_VALUE 16'1110000101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$620.A [21] $auto$alumacc.cc:485:replace_alu$620.A [18] $auto$alumacc.cc:485:replace_alu$620.A [20] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286854
    parameter \INIT_VALUE 518096760
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$620.A [21] $auto$alumacc.cc:485:replace_alu$620.A [18] $auto$alumacc.cc:485:replace_alu$620.A [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286855
    parameter \INIT_VALUE 32'11111110000000010111111110000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$620.A [22] $auto$alumacc.cc:485:replace_alu$620.A [18] $auto$alumacc.cc:485:replace_alu$620.A [21:20] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286856
    parameter \INIT_VALUE 64'0000000111111110111111100000000110000000011111110111111110000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$620.A [22] $auto$alumacc.cc:485:replace_alu$620.A [18] $auto$alumacc.cc:485:replace_alu$620.A [21:20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286857
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.A [22] $auto$alumacc.cc:485:replace_alu$620.A [19:18] $auto$alumacc.cc:485:replace_alu$620.A [20] }
    connect \Y $abc$285720$new_new_n4368__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286858
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$620.A [23] $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [22:21] $abc$285720$new_new_n4368__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286859
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$620.A [23] $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [22:21] $abc$285720$new_new_n4368__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286860
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286861
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286862
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286863
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286864
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286865
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286866
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286867
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286868
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286869
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286870
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$596.A [10] $auto$alumacc.cc:485:replace_alu$596.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286871
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$596.A [10] $auto$alumacc.cc:485:replace_alu$596.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$656.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286872
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286873
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286874
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286875
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286876
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$620.A [10] $auto$alumacc.cc:485:replace_alu$620.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286877
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$620.A [10] $auto$alumacc.cc:485:replace_alu$620.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286878
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$620.B [11] $auto$alumacc.cc:485:replace_alu$620.A [11:10] $auto$alumacc.cc:485:replace_alu$620.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286879
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$620.B [11] $auto$alumacc.cc:485:replace_alu$620.A [11:10] $auto$alumacc.cc:485:replace_alu$620.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286880
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$620.B [12] $auto$alumacc.cc:485:replace_alu$620.A [12] $auto$alumacc.cc:485:replace_alu$620.B [11] $auto$alumacc.cc:485:replace_alu$620.A [11:10] $auto$alumacc.cc:485:replace_alu$620.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286881
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286882
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4359__ \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$620.B [13] $auto$alumacc.cc:485:replace_alu$620.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286883
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4359__ $auto$alumacc.cc:485:replace_alu$620.B [13] $auto$alumacc.cc:485:replace_alu$620.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286884
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$620.B [14] $auto$alumacc.cc:485:replace_alu$620.A [14] $auto$alumacc.cc:485:replace_alu$620.B [13] $abc$285720$new_new_n4359__ $auto$alumacc.cc:485:replace_alu$620.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286885
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$620.B [14] $auto$alumacc.cc:485:replace_alu$620.A [14] $abc$285720$new_new_n4359__ $auto$alumacc.cc:485:replace_alu$620.B [13] $auto$alumacc.cc:485:replace_alu$620.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286886
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4360__ \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$620.B [15] $auto$alumacc.cc:485:replace_alu$620.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286887
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4360__ $auto$alumacc.cc:485:replace_alu$620.B [15] $auto$alumacc.cc:485:replace_alu$620.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286888
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$620.B [16] $auto$alumacc.cc:485:replace_alu$620.A [16] $abc$285720$new_new_n4360__ $auto$alumacc.cc:485:replace_alu$620.B [15] $auto$alumacc.cc:485:replace_alu$620.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286889
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$620.B [16] $auto$alumacc.cc:485:replace_alu$620.A [16] $abc$285720$new_new_n4360__ $auto$alumacc.cc:485:replace_alu$620.B [15] $auto$alumacc.cc:485:replace_alu$620.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286890
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4361__ \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286891
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286892
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$620.A [18] $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286893
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [18:17] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286894
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$620.A [19] $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.A [18] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286895
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4361__ $auto$alumacc.cc:485:replace_alu$620.A [19] $auto$alumacc.cc:485:replace_alu$620.A [17] $auto$alumacc.cc:485:replace_alu$620.A [18] $auto$alumacc.cc:485:replace_alu$620.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286896
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$572.A [10] $auto$alumacc.cc:485:replace_alu$572.B [10] $auto$alumacc.cc:485:replace_alu$572.A [12:11] $auto$alumacc.cc:485:replace_alu$572.B [11] $auto$alumacc.cc:485:replace_alu$572.B [12] }
    connect \Y $abc$285720$new_new_n4407__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286897
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4407__ $auto$alumacc.cc:485:replace_alu$572.B [13] $auto$alumacc.cc:485:replace_alu$572.B [14] $auto$alumacc.cc:485:replace_alu$572.A [14:13] }
    connect \Y $abc$285720$new_new_n4408__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286898
    parameter \INIT_VALUE 360644951
    connect \A { $abc$285720$new_new_n4408__ $auto$alumacc.cc:485:replace_alu$572.B [16:15] $auto$alumacc.cc:485:replace_alu$572.A [15] $auto$alumacc.cc:485:replace_alu$572.A [16] }
    connect \Y $abc$285720$new_new_n4409__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286899
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [18] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286900
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4409__ \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$572.A [19] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286901
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [19] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286902
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [20] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [19:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286903
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286904
    parameter \INIT_VALUE 32'11111111111111100111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [20:17] }
    connect \Y $abc$285720$new_new_n4415__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286905
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$572.A [21] $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [20] $abc$285720$new_new_n4415__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286906
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$572.A [21] $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [20] $abc$285720$new_new_n4415__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286907
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$572.A [22] $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [21:20] $abc$285720$new_new_n4415__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286908
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$572.A [22] $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [21:20] $abc$285720$new_new_n4415__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286909
    parameter \INIT_VALUE 64'1111111111111110101111111111111100000000000000010100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$572.A [23] $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.A [22:20] $abc$285720$new_new_n4415__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286910
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286911
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286912
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286913
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286914
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286915
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286916
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$653.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286917
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286918
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286919
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286920
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286921
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286922
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286923
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$572.B [10] $auto$alumacc.cc:485:replace_alu$572.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286924
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$572.B [10] $auto$alumacc.cc:485:replace_alu$572.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286925
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$572.A [11] $auto$alumacc.cc:485:replace_alu$572.B [11:10] $auto$alumacc.cc:485:replace_alu$572.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286926
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$572.A [11] $auto$alumacc.cc:485:replace_alu$572.B [11:10] $auto$alumacc.cc:485:replace_alu$572.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286927
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$572.A [12] $auto$alumacc.cc:485:replace_alu$572.B [12] $auto$alumacc.cc:485:replace_alu$572.A [11] $auto$alumacc.cc:485:replace_alu$572.B [11:10] $auto$alumacc.cc:485:replace_alu$572.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286928
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286929
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4407__ \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$572.B [13] $auto$alumacc.cc:485:replace_alu$572.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286930
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4407__ $auto$alumacc.cc:485:replace_alu$572.B [13] $auto$alumacc.cc:485:replace_alu$572.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286931
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$572.B [14] $auto$alumacc.cc:485:replace_alu$572.A [14] $auto$alumacc.cc:485:replace_alu$572.B [13] $abc$285720$new_new_n4407__ $auto$alumacc.cc:485:replace_alu$572.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286932
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$572.B [14] $auto$alumacc.cc:485:replace_alu$572.A [14] $abc$285720$new_new_n4407__ $auto$alumacc.cc:485:replace_alu$572.B [13] $auto$alumacc.cc:485:replace_alu$572.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286933
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4408__ $auto$alumacc.cc:485:replace_alu$572.B [15] $auto$alumacc.cc:485:replace_alu$572.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286934
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4408__ \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$572.B [15] $auto$alumacc.cc:485:replace_alu$572.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286935
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$572.B [16] $auto$alumacc.cc:485:replace_alu$572.A [16] $abc$285720$new_new_n4408__ $auto$alumacc.cc:485:replace_alu$572.B [15] $auto$alumacc.cc:485:replace_alu$572.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286936
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$572.B [16] $auto$alumacc.cc:485:replace_alu$572.A [16] $abc$285720$new_new_n4408__ $auto$alumacc.cc:485:replace_alu$572.B [15] $auto$alumacc.cc:485:replace_alu$572.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286937
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4409__ $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286938
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4409__ \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286939
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4409__ \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$572.A [18] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286940
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286941
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286942
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286943
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$650.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286944
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [20:17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286945
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286946
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286947
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286948
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [10] $auto$alumacc.cc:485:replace_alu$557.B [10] $auto$alumacc.cc:485:replace_alu$557.A [11] $auto$alumacc.cc:485:replace_alu$557.B [12] $auto$alumacc.cc:485:replace_alu$557.A [12] $auto$alumacc.cc:485:replace_alu$557.B [11] }
    connect \Y $abc$285720$new_new_n4459__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286949
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4459__ $auto$alumacc.cc:485:replace_alu$557.B [13] $auto$alumacc.cc:485:replace_alu$557.A [14] $auto$alumacc.cc:485:replace_alu$557.B [14] $auto$alumacc.cc:485:replace_alu$557.A [13] }
    connect \Y $abc$285720$new_new_n4460__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286950
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4460__ $auto$alumacc.cc:485:replace_alu$557.B [15] $auto$alumacc.cc:485:replace_alu$557.B [16] $auto$alumacc.cc:485:replace_alu$557.A [16:15] }
    connect \Y $abc$285720$new_new_n4461__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286951
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.A [19] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [17] $auto$alumacc.cc:485:replace_alu$557.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286952
    parameter \INIT_VALUE 16'1111111001111111
    connect \A { $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [19] $auto$alumacc.cc:485:replace_alu$557.A [17] $auto$alumacc.cc:485:replace_alu$557.A [18] }
    connect \Y $abc$285720$new_new_n4463__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286953
    parameter \INIT_VALUE 16'1011111001000001
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [20] $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.B [23] $abc$285720$new_new_n4463__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286954
    parameter \INIT_VALUE 1103019585
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$557.A [20] $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.B [23] $abc$285720$new_new_n4463__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286955
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4461__ \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286956
    parameter \INIT_VALUE 64'1111111111111110101111111111111100000000000000010100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [22] $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.A [21:20] $auto$alumacc.cc:485:replace_alu$557.A [18] $abc$285720$new_new_n4463__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286957
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286958
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$563.A [21:20] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286959
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$605.A [10] $auto$alumacc.cc:485:replace_alu$605.B [10] $auto$alumacc.cc:485:replace_alu$605.B [11] $auto$alumacc.cc:485:replace_alu$605.B [12] $auto$alumacc.cc:485:replace_alu$605.A [12:11] }
    connect \Y $abc$285720$new_new_n4470__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286960
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4470__ $auto$alumacc.cc:485:replace_alu$605.B [13] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$605.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286961
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$605.B [12] $auto$alumacc.cc:485:replace_alu$605.A [12] $auto$alumacc.cc:485:replace_alu$605.B [11] $auto$alumacc.cc:485:replace_alu$605.A [11:10] $auto$alumacc.cc:485:replace_alu$605.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286962
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286963
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4470__ $auto$alumacc.cc:485:replace_alu$605.B [13] $auto$alumacc.cc:485:replace_alu$605.B [14] $auto$alumacc.cc:485:replace_alu$605.A [14:13] }
    connect \Y $abc$285720$new_new_n4474__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286964
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4474__ $auto$alumacc.cc:485:replace_alu$605.B [15] $auto$alumacc.cc:485:replace_alu$605.B [16] $auto$alumacc.cc:485:replace_alu$605.A [16:15] }
    connect \Y $abc$285720$new_new_n4475__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286965
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4475__ \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$605.A [19] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [17] $auto$alumacc.cc:485:replace_alu$605.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286966
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [18] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286967
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4475__ \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$605.A [18] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286968
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$605.B [11] $auto$alumacc.cc:485:replace_alu$605.A [11:10] $auto$alumacc.cc:485:replace_alu$605.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286969
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$605.B [11] $auto$alumacc.cc:485:replace_alu$605.A [11:10] $auto$alumacc.cc:485:replace_alu$605.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286970
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286971
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4475__ \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286972
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$605.A [10] $auto$alumacc.cc:485:replace_alu$605.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286973
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$605.A [10] $auto$alumacc.cc:485:replace_alu$605.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286974
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286975
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286976
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286977
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286978
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$605.B [16] $auto$alumacc.cc:485:replace_alu$605.A [16] $abc$285720$new_new_n4474__ $auto$alumacc.cc:485:replace_alu$605.B [15] $auto$alumacc.cc:485:replace_alu$605.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286979
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$605.B [16] $auto$alumacc.cc:485:replace_alu$605.A [16] $abc$285720$new_new_n4474__ $auto$alumacc.cc:485:replace_alu$605.B [15] $auto$alumacc.cc:485:replace_alu$605.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286980
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4474__ $auto$alumacc.cc:485:replace_alu$605.B [15] $auto$alumacc.cc:485:replace_alu$605.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286981
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286982
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286983
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4474__ \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$605.B [15] $auto$alumacc.cc:485:replace_alu$605.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286984
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$605.B [14] $auto$alumacc.cc:485:replace_alu$605.A [14] $abc$285720$new_new_n4470__ $auto$alumacc.cc:485:replace_alu$605.B [13] $auto$alumacc.cc:485:replace_alu$605.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286985
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$605.B [14] $auto$alumacc.cc:485:replace_alu$605.A [14] $abc$285720$new_new_n4470__ $auto$alumacc.cc:485:replace_alu$605.B [13] $auto$alumacc.cc:485:replace_alu$605.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286986
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286987
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286988
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286989
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$286990
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4470__ $auto$alumacc.cc:485:replace_alu$605.B [13] $auto$alumacc.cc:485:replace_alu$605.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286991
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [19] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [17] $auto$alumacc.cc:485:replace_alu$605.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286992
    parameter \INIT_VALUE 64'1111111011111111000000010000000011111111011111110000000010000000
    connect \A { $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [20] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [19] $auto$alumacc.cc:485:replace_alu$605.A [17] $auto$alumacc.cc:485:replace_alu$605.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$286993
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$286994
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$626.A [21] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.A [20] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286995
    parameter \INIT_VALUE 1270099410
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$626.A [21] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.A [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286996
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [10] $auto$alumacc.cc:485:replace_alu$611.B [10] $auto$alumacc.cc:485:replace_alu$611.B [11] $auto$alumacc.cc:485:replace_alu$611.B [12] $auto$alumacc.cc:485:replace_alu$611.A [12:11] }
    connect \Y $abc$285720$new_new_n4507__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286997
    parameter \INIT_VALUE 51844927
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [13] $auto$alumacc.cc:485:replace_alu$611.B [14] $auto$alumacc.cc:485:replace_alu$611.B [15] $auto$alumacc.cc:485:replace_alu$611.A [15:14] }
    connect \Y $abc$285720$new_new_n4508__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$286998
    parameter \INIT_VALUE 64'0000000000000000000001100110000000000110011000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [13] $auto$alumacc.cc:485:replace_alu$611.B [13] $auto$alumacc.cc:485:replace_alu$611.B [15] $auto$alumacc.cc:485:replace_alu$611.A [15] $auto$alumacc.cc:485:replace_alu$611.B [14] $auto$alumacc.cc:485:replace_alu$611.A [14] }
    connect \Y $abc$285720$new_new_n4509__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$286999
    parameter \INIT_VALUE 1403825235
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [16] $auto$alumacc.cc:485:replace_alu$611.A [16] $abc$285720$new_new_n4509__ $abc$285720$new_new_n4508__ $abc$285720$new_new_n4507__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287000
    parameter \INIT_VALUE 64'1010110001010011010100111010110001010011101011001010110001010011
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$611.B [16] $auto$alumacc.cc:485:replace_alu$611.A [16] $abc$285720$new_new_n4509__ $abc$285720$new_new_n4508__ $abc$285720$new_new_n4507__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287001
    parameter \INIT_VALUE 4'1001
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.A [17] }
    connect \Y $abc$285720$new_new_n4512__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287002
    parameter \INIT_VALUE 64'1111010101010000111100110011000000001010101011110000110011001111
    connect \A { $abc$285720$new_new_n4512__ $abc$285720$new_new_n4509__ $auto$alumacc.cc:485:replace_alu$611.B [16] $auto$alumacc.cc:485:replace_alu$611.A [16] $abc$285720$new_new_n4508__ $abc$285720$new_new_n4507__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287003
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287004
    parameter \INIT_VALUE 4'0100
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.A [17] }
    connect \Y $abc$285720$new_new_n4515__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287005
    parameter \INIT_VALUE 64'0000000000000000000000000000000011110101010100001111001100110000
    connect \A { $abc$285720$new_new_n4512__ $abc$285720$new_new_n4509__ $auto$alumacc.cc:485:replace_alu$611.B [16] $auto$alumacc.cc:485:replace_alu$611.A [16] $abc$285720$new_new_n4508__ $abc$285720$new_new_n4507__ }
    connect \Y $abc$285720$new_new_n4516__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287006
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4516__ $abc$285720$new_new_n4515__ \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$611.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287007
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4516__ $abc$285720$new_new_n4515__ $auto$alumacc.cc:485:replace_alu$611.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287008
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$611.A [19] $abc$285720$new_new_n4516__ $abc$285720$new_new_n4515__ $auto$alumacc.cc:485:replace_alu$611.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287009
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4516__ $auto$alumacc.cc:485:replace_alu$611.A [19] $abc$285720$new_new_n4515__ $auto$alumacc.cc:485:replace_alu$611.A [18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287010
    parameter \INIT_VALUE 32'11110111000010001110111100010000
    connect \A { $abc$285720$new_new_n4516__ $auto$alumacc.cc:485:replace_alu$611.A [20] $abc$285720$new_new_n4515__ $auto$alumacc.cc:485:replace_alu$611.A [19:18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287011
    parameter \INIT_VALUE 64'0000100000010000111101111110111111110111111011110000100000010000
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20] $abc$285720$new_new_n4516__ $abc$285720$new_new_n4515__ $auto$alumacc.cc:485:replace_alu$611.A [19:18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287012
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$611.A [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19] $auto$alumacc.cc:485:replace_alu$611.A [20:19] $auto$alumacc.cc:485:replace_alu$611.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287013
    parameter \INIT_VALUE 64'1111111101111111000000001000000011111110111111110000000100000000
    connect \A { $abc$285720$new_new_n4516__ $auto$alumacc.cc:485:replace_alu$611.A [21] $abc$285720$new_new_n4515__ $auto$alumacc.cc:485:replace_alu$611.A [20:18] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287014
    parameter \INIT_VALUE 32'11111111111111100111111111111111
    connect \A { $abc$285720$new_new_n4515__ $abc$285720$new_new_n4516__ $auto$alumacc.cc:485:replace_alu$611.A [20:18] }
    connect \Y $abc$285720$new_new_n4525__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287015
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$611.A [22:21] $auto$alumacc.cc:485:replace_alu$611.B [23] $abc$285720$new_new_n4525__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287016
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [22:21] $auto$alumacc.cc:485:replace_alu$611.B [23] $abc$285720$new_new_n4525__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287017
    parameter \INIT_VALUE 32'11101111111110110001000000000100
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [23:21] $auto$alumacc.cc:485:replace_alu$611.B [23] $abc$285720$new_new_n4525__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287018
    parameter \INIT_VALUE 64'0001000000000100111011111111101111101111111110110001000000000100
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$611.A [22:21] $auto$alumacc.cc:485:replace_alu$611.B [23] $abc$285720$new_new_n4525__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287019
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287020
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287021
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n4532__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287022
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4533__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287023
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4534__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287024
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4535__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287025
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4532__ $abc$285720$new_new_n4533__ $abc$285720$new_new_n4534__ $abc$285720$new_new_n4535__ }
    connect \Y $abc$285720$new_new_n4536__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287026
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4537__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287027
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4538__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287028
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4539__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287029
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4540__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287030
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4537__ $abc$285720$new_new_n4538__ $abc$285720$new_new_n4539__ $abc$285720$new_new_n4540__ }
    connect \Y $abc$285720$new_new_n4541__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287031
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4542__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287032
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4543__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287033
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4544__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287034
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4545__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287035
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4542__ $abc$285720$new_new_n4543__ $abc$285720$new_new_n4544__ $abc$285720$new_new_n4545__ }
    connect \Y $abc$285720$new_new_n4546__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287036
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4547__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287037
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4548__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287038
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n4549__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287039
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4550__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287040
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4547__ $abc$285720$new_new_n4548__ $abc$285720$new_new_n4549__ $abc$285720$new_new_n4550__ }
    connect \Y $abc$285720$new_new_n4551__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287041
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4536__ $abc$285720$new_new_n4541__ $abc$285720$new_new_n4546__ $abc$285720$new_new_n4551__ }
    connect \Y $abc$285720$new_new_n4552__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287042
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4553__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287043
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4554__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287044
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4555__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287045
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4556__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287046
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n4553__ $abc$285720$new_new_n4554__ $abc$285720$new_new_n4555__ $abc$285720$new_new_n4556__ }
    connect \Y $abc$285720$new_new_n4557__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287047
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4558__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287048
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n4559__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287049
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4560__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287050
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4561__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287051
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n4558__ $abc$285720$new_new_n4559__ $abc$285720$new_new_n4560__ $abc$285720$new_new_n4561__ }
    connect \Y $abc$285720$new_new_n4562__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287052
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4563__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287053
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4564__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287054
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n4565__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287055
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4566__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287056
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n4563__ $abc$285720$new_new_n4564__ $abc$285720$new_new_n4565__ $abc$285720$new_new_n4566__ }
    connect \Y $abc$285720$new_new_n4567__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287057
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4568__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287058
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n4569__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287059
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4570__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287060
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4571__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287061
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n4568__ $abc$285720$new_new_n4569__ $abc$285720$new_new_n4570__ $abc$285720$new_new_n4571__ }
    connect \Y $abc$285720$new_new_n4572__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287062
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7:6] $abc$285720$new_new_n4557__ $abc$285720$new_new_n4562__ $abc$285720$new_new_n4567__ $abc$285720$new_new_n4572__ }
    connect \Y $abc$285720$new_new_n4573__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287063
    parameter \INIT_VALUE 16'1100010100000000
    connect \A { $abc$285720$new_new_n3394__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n4552__ $abc$285720$new_new_n4573__ }
    connect \Y $abc$285720$new_new_n4574__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287064
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4575__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287065
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4576__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287066
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n4577__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287067
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4578__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287068
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4575__ $abc$285720$new_new_n4576__ $abc$285720$new_new_n4577__ $abc$285720$new_new_n4578__ }
    connect \Y $abc$285720$new_new_n4579__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287069
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4580__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287070
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n4581__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287071
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4582__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287072
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4583__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287073
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4580__ $abc$285720$new_new_n4581__ $abc$285720$new_new_n4582__ $abc$285720$new_new_n4583__ }
    connect \Y $abc$285720$new_new_n4584__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287074
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4585__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287075
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n4586__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287076
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4587__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287077
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4588__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287078
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4585__ $abc$285720$new_new_n4586__ $abc$285720$new_new_n4587__ $abc$285720$new_new_n4588__ }
    connect \Y $abc$285720$new_new_n4589__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287079
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4590__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287080
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4591__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287081
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4592__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287082
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4593__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287083
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4590__ $abc$285720$new_new_n4591__ $abc$285720$new_new_n4592__ $abc$285720$new_new_n4593__ }
    connect \Y $abc$285720$new_new_n4594__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287084
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n4579__ $abc$285720$new_new_n4584__ $abc$285720$new_new_n4589__ $abc$285720$new_new_n4594__ }
    connect \Y $abc$285720$new_new_n4595__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287085
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4596__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287086
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4597__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287087
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4598__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287088
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4599__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287089
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4596__ $abc$285720$new_new_n4597__ $abc$285720$new_new_n4598__ $abc$285720$new_new_n4599__ }
    connect \Y $abc$285720$new_new_n4600__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287090
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4601__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287091
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4602__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287092
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4603__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287093
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4604__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287094
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4601__ $abc$285720$new_new_n4602__ $abc$285720$new_new_n4603__ $abc$285720$new_new_n4604__ }
    connect \Y $abc$285720$new_new_n4605__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287095
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4606__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287096
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n4607__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287097
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4608__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287098
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4609__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287099
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4606__ $abc$285720$new_new_n4607__ $abc$285720$new_new_n4608__ $abc$285720$new_new_n4609__ }
    connect \Y $abc$285720$new_new_n4610__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287100
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4611__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287101
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4612__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287102
    parameter \INIT_VALUE 64'0000111100001111001100110011001100000000111111110101010101010101
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4613__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287103
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4614__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287104
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4611__ $abc$285720$new_new_n4612__ $abc$285720$new_new_n4613__ $abc$285720$new_new_n4614__ }
    connect \Y $abc$285720$new_new_n4615__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287105
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100000101010101010101
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n4600__ $abc$285720$new_new_n4605__ $abc$285720$new_new_n4610__ $abc$285720$new_new_n4615__ }
    connect \Y $abc$285720$new_new_n4616__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287106
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4617__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287107
    parameter \INIT_VALUE 64'0011101000000000001110100011101000000000001110100000000000000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3254__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n4617__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n4618__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287108
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000001100111110101111
    connect \A { $abc$285720$new_new_n4618__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4595__ $abc$285720$new_new_n4616__ }
    connect \Y $abc$285720$new_new_n4619__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287109
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4620__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287110
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4621__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287111
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4622__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287112
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4623__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287113
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4620__ $abc$285720$new_new_n4621__ $abc$285720$new_new_n4622__ $abc$285720$new_new_n4623__ }
    connect \Y $abc$285720$new_new_n4624__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287114
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4625__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287115
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4626__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287116
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4627__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287117
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4628__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287118
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4625__ $abc$285720$new_new_n4626__ $abc$285720$new_new_n4627__ $abc$285720$new_new_n4628__ }
    connect \Y $abc$285720$new_new_n4629__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287119
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4630__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287120
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n4631__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287121
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4632__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287122
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4633__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287123
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4630__ $abc$285720$new_new_n4631__ $abc$285720$new_new_n4632__ $abc$285720$new_new_n4633__ }
    connect \Y $abc$285720$new_new_n4634__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287124
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4635__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287125
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n4636__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287126
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n4637__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287127
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4638__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287128
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4635__ $abc$285720$new_new_n4636__ $abc$285720$new_new_n4637__ $abc$285720$new_new_n4638__ }
    connect \Y $abc$285720$new_new_n4639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287129
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4624__ $abc$285720$new_new_n4629__ $abc$285720$new_new_n4634__ $abc$285720$new_new_n4639__ }
    connect \Y $abc$285720$new_new_n4640__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287130
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4641__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287131
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n4642__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287132
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4643__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287133
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n4644__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287134
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4641__ $abc$285720$new_new_n4642__ $abc$285720$new_new_n4643__ $abc$285720$new_new_n4644__ }
    connect \Y $abc$285720$new_new_n4645__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287135
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4646__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287136
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n4647__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287137
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n4648__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287138
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n4649__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287139
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4646__ $abc$285720$new_new_n4647__ $abc$285720$new_new_n4648__ $abc$285720$new_new_n4649__ }
    connect \Y $abc$285720$new_new_n4650__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287140
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n4651__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287141
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n4652__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287142
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4653__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287143
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n4654__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287144
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4651__ $abc$285720$new_new_n4652__ $abc$285720$new_new_n4653__ $abc$285720$new_new_n4654__ }
    connect \Y $abc$285720$new_new_n4655__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287145
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n4656__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287146
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n4657__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287147
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n4658__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287148
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n4659__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287149
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4656__ $abc$285720$new_new_n4657__ $abc$285720$new_new_n4658__ $abc$285720$new_new_n4659__ }
    connect \Y $abc$285720$new_new_n4660__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287150
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4645__ $abc$285720$new_new_n4650__ $abc$285720$new_new_n4655__ $abc$285720$new_new_n4660__ }
    connect \Y $abc$285720$new_new_n4661__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287151
    parameter \INIT_VALUE 64'0011001100110000010101010101000011111111111100001111111111110000
    connect \A { $abc$285720$new_new_n3350__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3255__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0] $abc$285720$new_new_n4640__ $abc$285720$new_new_n4661__ }
    connect \Y $abc$285720$new_new_n4662__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287152
    parameter \INIT_VALUE 16'0001000000000000
    connect \A { $abc$285720$new_new_n4662__ $abc$55767$lo6 $abc$285720$new_new_n4619__ $abc$285720$new_new_n4574__ }
    connect \Y $iopadmap$o_data [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287153
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$563.B [16] $auto$alumacc.cc:485:replace_alu$563.A [16] $abc$285720$new_new_n3241__ $auto$alumacc.cc:485:replace_alu$563.A [15] $auto$alumacc.cc:485:replace_alu$563.B [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287154
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287155
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3249__ \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$563.A [17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287156
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [11] $auto$alumacc.cc:485:replace_alu$557.B [11:10] $auto$alumacc.cc:485:replace_alu$557.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287157
    parameter \INIT_VALUE 2022147960
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [11] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$557.B [11:10] $auto$alumacc.cc:485:replace_alu$557.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287158
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287159
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4459__ $auto$alumacc.cc:485:replace_alu$557.B [13] $auto$alumacc.cc:485:replace_alu$557.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287160
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287161
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3233__ $auto$alumacc.cc:485:replace_alu$626.B [15] $auto$alumacc.cc:485:replace_alu$626.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287162
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$626.B [16] $auto$alumacc.cc:485:replace_alu$626.A [16] $abc$285720$new_new_n3233__ $auto$alumacc.cc:485:replace_alu$626.B [15] $auto$alumacc.cc:485:replace_alu$626.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287163
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$626.B [16] $auto$alumacc.cc:485:replace_alu$626.A [16] $abc$285720$new_new_n3233__ $auto$alumacc.cc:485:replace_alu$626.B [15] $auto$alumacc.cc:485:replace_alu$626.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287164
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.A [18] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287165
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4461__ \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$557.A [18] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287166
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287167
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287168
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287169
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287170
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [14] $auto$alumacc.cc:485:replace_alu$557.B [14:13] $abc$285720$new_new_n4459__ $auto$alumacc.cc:485:replace_alu$557.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287171
    parameter \INIT_VALUE 64'0100110110110010101100100100110110110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [14] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$557.B [14:13] $abc$285720$new_new_n4459__ $auto$alumacc.cc:485:replace_alu$557.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287172
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287173
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$626.B [10] $auto$alumacc.cc:485:replace_alu$626.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287174
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$626.B [10] $auto$alumacc.cc:485:replace_alu$626.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287175
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287176
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [18:17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287177
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$563.A [18] $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287178
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287179
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$557.B [12] $auto$alumacc.cc:485:replace_alu$557.A [12:11] $auto$alumacc.cc:485:replace_alu$557.B [11:10] $auto$alumacc.cc:485:replace_alu$557.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287180
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287181
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287182
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$626.B [12] $auto$alumacc.cc:485:replace_alu$626.A [12] $auto$alumacc.cc:485:replace_alu$626.B [11] $auto$alumacc.cc:485:replace_alu$626.A [11] $auto$alumacc.cc:485:replace_alu$626.B [10] $auto$alumacc.cc:485:replace_alu$626.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287183
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3232__ \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$626.B [13] $auto$alumacc.cc:485:replace_alu$626.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287184
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$563.A [10] $auto$alumacc.cc:485:replace_alu$563.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287185
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$563.A [10] $auto$alumacc.cc:485:replace_alu$563.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287186
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [18:17] $auto$alumacc.cc:485:replace_alu$626.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287187
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$626.A [19] $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [18:17] $auto$alumacc.cc:485:replace_alu$626.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287188
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$563.A [11] $auto$alumacc.cc:485:replace_alu$563.B [11] $auto$alumacc.cc:485:replace_alu$563.A [10] $auto$alumacc.cc:485:replace_alu$563.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287189
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$563.A [11] $auto$alumacc.cc:485:replace_alu$563.B [11] $auto$alumacc.cc:485:replace_alu$563.A [10] $auto$alumacc.cc:485:replace_alu$563.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287190
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287191
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287192
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4460__ \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$557.B [15] $auto$alumacc.cc:485:replace_alu$557.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287193
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4460__ $auto$alumacc.cc:485:replace_alu$557.B [15] $auto$alumacc.cc:485:replace_alu$557.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287194
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$563.B [12] $auto$alumacc.cc:485:replace_alu$563.A [12:11] $auto$alumacc.cc:485:replace_alu$563.B [11] $auto$alumacc.cc:485:replace_alu$563.A [10] $auto$alumacc.cc:485:replace_alu$563.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287195
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287196
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287197
    parameter \INIT_VALUE 32'11111011111011110000010000010000
    connect \A { $auto$alumacc.cc:485:replace_alu$557.A [21] $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.A [20] $auto$alumacc.cc:485:replace_alu$557.B [23] $abc$285720$new_new_n4463__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287198
    parameter \INIT_VALUE 64'0000010000010000111110111110111111111011111011110000010000010000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$557.A [21] $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.A [20] $auto$alumacc.cc:485:replace_alu$557.B [23] $abc$285720$new_new_n4463__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287199
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [19:17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287200
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287201
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$563.A [19] $abc$285720$new_new_n3249__ $auto$alumacc.cc:485:replace_alu$563.A [18:17] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287202
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287203
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287204
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3240__ \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$563.A [13] $auto$alumacc.cc:485:replace_alu$563.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287205
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$626.B [11] $auto$alumacc.cc:485:replace_alu$626.A [11] $auto$alumacc.cc:485:replace_alu$626.B [10] $auto$alumacc.cc:485:replace_alu$626.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287206
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$626.B [11] $auto$alumacc.cc:485:replace_alu$626.A [11] $auto$alumacc.cc:485:replace_alu$626.B [10] $auto$alumacc.cc:485:replace_alu$626.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287207
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3240__ $auto$alumacc.cc:485:replace_alu$563.A [13] $auto$alumacc.cc:485:replace_alu$563.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287208
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$626.B [14] $auto$alumacc.cc:485:replace_alu$626.A [14] $abc$285720$new_new_n3232__ $auto$alumacc.cc:485:replace_alu$626.B [13] $auto$alumacc.cc:485:replace_alu$626.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287209
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$626.B [14] $auto$alumacc.cc:485:replace_alu$626.A [14] $abc$285720$new_new_n3232__ $auto$alumacc.cc:485:replace_alu$626.B [13] $auto$alumacc.cc:485:replace_alu$626.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287210
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$563.B [14] $auto$alumacc.cc:485:replace_alu$563.A [14:13] $abc$285720$new_new_n3240__ $auto$alumacc.cc:485:replace_alu$563.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287211
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$563.B [14] $auto$alumacc.cc:485:replace_alu$563.A [14] $abc$285720$new_new_n3240__ $auto$alumacc.cc:485:replace_alu$563.A [13] $auto$alumacc.cc:485:replace_alu$563.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287212
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3234__ \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$626.A [17] $auto$alumacc.cc:485:replace_alu$626.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287213
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [17] $auto$alumacc.cc:485:replace_alu$626.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287214
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$563.A [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$563.A [20] $auto$alumacc.cc:485:replace_alu$563.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287215
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287216
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287217
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287218
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287219
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4461__ $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287220
    parameter \INIT_VALUE 16'1110000101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22] $auto$alumacc.cc:485:replace_alu$557.A [23] $auto$alumacc.cc:485:replace_alu$557.A [21] $auto$alumacc.cc:485:replace_alu$557.A [22] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287221
    parameter \INIT_VALUE 518096760
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$557.A [23] $auto$alumacc.cc:485:replace_alu$557.A [21] $auto$alumacc.cc:485:replace_alu$557.A [22] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287222
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$285720$new_new_n4733__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287223
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$285720$new_new_n4734__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287224
    parameter \INIT_VALUE 64'0000000000000001000000000000000000000000000000000000000000000000
    connect \A { $abc$285720$new_new_n4734__ $abc$285720$new_new_n4733__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$285720$new_new_n4735__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287225
    parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \A { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$285720$new_new_n4736__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287226
    parameter \INIT_VALUE 64'0000000000000000000000000000000100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n4736__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$285720$new_new_n4737__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287227
    parameter \INIT_VALUE 64'1111111111111111111111111111111100000001000000000000000000000000
    connect \A { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk $abc$285720$new_new_n4735__ $abc$285720$new_new_n4737__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$147964$abc$66715$li7_li7
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287228
    parameter \INIT_VALUE 64'1111111111111110000000000000001111111111111111111111111111111111
    connect \A { $abc$55767$lo6 $abc$55767$lo5 $abc$55767$lo4 $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo3 $abc$55767$lo2 }
    connect \Y $abc$147964$abc$66715$li5_li5
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287229
    parameter \INIT_VALUE 64'1111111111111100000000010000001111111111111111111111111111111111
    connect \A { $abc$55767$lo6 $abc$55767$lo4 $abc$55767$lo2 $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo3 $abc$55767$lo5 }
    connect \Y $abc$147964$abc$66715$li4_li4
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287230
    parameter \INIT_VALUE 64'1111111111110000000000010000111111111111111111111111111111111111
    connect \A { $abc$55767$lo6 $abc$55767$lo3 $abc$55767$lo2 $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo5 $abc$55767$lo4 }
    connect \Y $abc$147964$abc$66715$li3_li3
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287231
    parameter \INIT_VALUE 64'1111111111111111000000001111111100000001111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo2 $abc$55767$lo6 $abc$55767$lo3 $abc$55767$lo5 $abc$55767$lo4 }
    connect \Y $abc$147964$abc$66715$li2_li2
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287232
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo2 }
    connect \Y $auto$alumacc.cc:485:replace_alu$638.Y [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287233
    parameter \INIT_VALUE 8'00011110
    connect \A { $abc$55767$lo3 $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo2 }
    connect \Y $auto$alumacc.cc:485:replace_alu$638.Y [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287234
    parameter \INIT_VALUE 16'0000000111111110
    connect \A { $abc$55767$lo4 $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo2 $abc$55767$lo3 }
    connect \Y $auto$alumacc.cc:485:replace_alu$638.Y [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287235
    parameter \INIT_VALUE 131070
    connect \A { $abc$55767$lo5 $abc$55767$lo4 $auto$alumacc.cc:485:replace_alu$535.BB [0] $abc$55767$lo2 $abc$55767$lo3 }
    connect \Y $auto$alumacc.cc:485:replace_alu$638.Y [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287236
    parameter \INIT_VALUE 64'1111111011111111111111111111111100000000000000000000000000000000
    connect \A { $iopadmap$i_ena $abc$285720$new_new_n4735__ $abc$285720$new_new_n4737__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk }
    connect \Y $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287237
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53316$auto$alumacc.cc:485:replace_alu$677.co \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$66292$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287238
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$677.S [25] $abc$147964$abc$53316$auto$alumacc.cc:485:replace_alu$677.co }
    connect \Y $abc$147964$abc$66292$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287239
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53424$auto$alumacc.cc:485:replace_alu$683.co \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$66188$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287240
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$683.S [25] $abc$147964$abc$53424$auto$alumacc.cc:485:replace_alu$683.co }
    connect \Y $abc$147964$abc$66188$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287241
    parameter \INIT_VALUE 64'1011101110110010001000100010101100101011101110111011001000100010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22] $auto$alumacc.cc:485:replace_alu$557.A [23] $auto$alumacc.cc:485:replace_alu$557.A [21] $auto$alumacc.cc:485:replace_alu$557.A [22] $abc$147964$abc$53530$auto$alumacc.cc:485:replace_alu$689.co \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$66084$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287242
    parameter \INIT_VALUE 64'1110000100011110000111101110000101111000100001111000011101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22] $abc$147964$abc$53530$auto$alumacc.cc:485:replace_alu$689.co \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$557.A [23] $auto$alumacc.cc:485:replace_alu$557.A [21] $auto$alumacc.cc:485:replace_alu$557.A [22] }
    connect \Y $abc$147964$abc$66084$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287243
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55014$auto$alumacc.cc:485:replace_alu$659.co \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65978$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287244
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$659.S [25] $abc$147964$abc$55014$auto$alumacc.cc:485:replace_alu$659.co }
    connect \Y $abc$147964$abc$65978$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287245
    parameter \INIT_VALUE 64'1011101110110010001000100010101100101011101110111011001000100010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22] $auto$alumacc.cc:485:replace_alu$596.A [23] $auto$alumacc.cc:485:replace_alu$596.A [21] $auto$alumacc.cc:485:replace_alu$596.A [22] $abc$147964$abc$54908$auto$alumacc.cc:485:replace_alu$656.co \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65872$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287246
    parameter \INIT_VALUE 64'1110000100011110000111101110000101111000100001111000011101111000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22] $abc$147964$abc$54908$auto$alumacc.cc:485:replace_alu$656.co \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25] $auto$alumacc.cc:485:replace_alu$596.A [23] $auto$alumacc.cc:485:replace_alu$596.A [21] $auto$alumacc.cc:485:replace_alu$596.A [22] }
    connect \Y $abc$147964$abc$65872$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287247
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54802$auto$alumacc.cc:485:replace_alu$674.co \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65766$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287248
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$674.S [25] $abc$147964$abc$54802$auto$alumacc.cc:485:replace_alu$674.co }
    connect \Y $abc$147964$abc$65766$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287249
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55226$auto$alumacc.cc:485:replace_alu$665.co \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65660$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287250
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$665.S [25] $abc$147964$abc$55226$auto$alumacc.cc:485:replace_alu$665.co }
    connect \Y $abc$147964$abc$65660$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287251
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54590$auto$alumacc.cc:485:replace_alu$647.co \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65554$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287252
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$647.S [25] $abc$147964$abc$54590$auto$alumacc.cc:485:replace_alu$647.co }
    connect \Y $abc$147964$abc$65554$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287253
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.A [21:19] $auto$alumacc.cc:485:replace_alu$605.A [17] $auto$alumacc.cc:485:replace_alu$605.A [18] }
    connect \Y $abc$285720$new_new_n4764__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287254
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$605.A [23] $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [22:21] $abc$285720$new_new_n4764__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287255
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54484$auto$alumacc.cc:485:replace_alu$644.co \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65448$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287256
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$605.A [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25] $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [22:21] $abc$285720$new_new_n4764__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287257
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$644.S [25] $abc$147964$abc$54484$auto$alumacc.cc:485:replace_alu$644.co }
    connect \Y $abc$147964$abc$65448$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287258
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.A [10] $auto$alumacc.cc:485:replace_alu$599.B [11] $auto$alumacc.cc:485:replace_alu$599.A [11] }
    connect \Y $abc$285720$new_new_n4769__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287259
    parameter \INIT_VALUE 64'0000000000000000000011101110000000001110111000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [13] $auto$alumacc.cc:485:replace_alu$599.A [13] $auto$alumacc.cc:485:replace_alu$599.B [12] $auto$alumacc.cc:485:replace_alu$599.A [12] $auto$alumacc.cc:485:replace_alu$599.B [14] $auto$alumacc.cc:485:replace_alu$599.A [14] }
    connect \Y $abc$285720$new_new_n4770__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287260
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$599.A [12] $auto$alumacc.cc:485:replace_alu$599.B [12] $auto$alumacc.cc:485:replace_alu$599.B [13] $auto$alumacc.cc:485:replace_alu$599.B [14] $auto$alumacc.cc:485:replace_alu$599.A [14:13] }
    connect \Y $abc$285720$new_new_n4771__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287261
    parameter \INIT_VALUE 32'11111111011101010111010100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [15] $auto$alumacc.cc:485:replace_alu$599.A [15] $abc$285720$new_new_n4770__ $abc$285720$new_new_n4769__ $abc$285720$new_new_n4771__ }
    connect \Y $abc$285720$new_new_n4772__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287262
    parameter \INIT_VALUE 8'10111101
    connect \A { $auto$alumacc.cc:485:replace_alu$599.A [19:18] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y $abc$285720$new_new_n4773__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287263
    parameter \INIT_VALUE 64'0000000000000000000000000001011111111111000101111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.A [17] $abc$285720$new_new_n4773__ $auto$alumacc.cc:485:replace_alu$599.B [16] $abc$285720$new_new_n4772__ $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y $abc$285720$new_new_n4774__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287264
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4774__ $auto$alumacc.cc:485:replace_alu$599.A [23:20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287265
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54378$auto$alumacc.cc:485:replace_alu$710.co \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65342$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287266
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54378$auto$alumacc.cc:485:replace_alu$710.co \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65342$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287267
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54272$auto$alumacc.cc:485:replace_alu$653.co \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65236$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287268
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [10] $auto$alumacc.cc:485:replace_alu$587.B [10] $auto$alumacc.cc:485:replace_alu$587.A [11] $auto$alumacc.cc:485:replace_alu$587.B [11] }
    connect \Y $abc$285720$new_new_n4779__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287269
    parameter \INIT_VALUE 64'0000000000000000000011101110000000001110111000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [12] $auto$alumacc.cc:485:replace_alu$587.A [12] $auto$alumacc.cc:485:replace_alu$587.A [13] $auto$alumacc.cc:485:replace_alu$587.B [13] $auto$alumacc.cc:485:replace_alu$587.B [14] $auto$alumacc.cc:485:replace_alu$587.A [14] }
    connect \Y $abc$285720$new_new_n4780__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287270
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [12] $auto$alumacc.cc:485:replace_alu$587.A [12] $auto$alumacc.cc:485:replace_alu$587.B [14] $auto$alumacc.cc:485:replace_alu$587.A [13] $auto$alumacc.cc:485:replace_alu$587.B [13] $auto$alumacc.cc:485:replace_alu$587.A [14] }
    connect \Y $abc$285720$new_new_n4781__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287271
    parameter \INIT_VALUE 32'11111111011101010111010100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [15] $auto$alumacc.cc:485:replace_alu$587.A [15] $abc$285720$new_new_n4780__ $abc$285720$new_new_n4779__ $abc$285720$new_new_n4781__ }
    connect \Y $abc$285720$new_new_n4782__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287272
    parameter \INIT_VALUE 8'10111101
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [19:18] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y $abc$285720$new_new_n4783__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287273
    parameter \INIT_VALUE 64'0000000000000000000000000001011111111111000101111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.A [17] $abc$285720$new_new_n4783__ $auto$alumacc.cc:485:replace_alu$587.B [16] $abc$285720$new_new_n4782__ $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y $abc$285720$new_new_n4784__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287274
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4784__ $auto$alumacc.cc:485:replace_alu$587.A [22:20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287275
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4784__ $auto$alumacc.cc:485:replace_alu$587.A [23:20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287276
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287277
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287278
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287279
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287280
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287281
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287282
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287283
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287284
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287285
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287286
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287287
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287288
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287289
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [11] $auto$alumacc.cc:485:replace_alu$593.A [11] $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287290
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$593.B [11] $auto$alumacc.cc:485:replace_alu$593.A [11] $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287291
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [12] $auto$alumacc.cc:485:replace_alu$593.A [12] $auto$alumacc.cc:485:replace_alu$593.B [11] $auto$alumacc.cc:485:replace_alu$593.A [11] $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287292
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287293
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$593.A [10] $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.B [11] $auto$alumacc.cc:485:replace_alu$593.B [12] $auto$alumacc.cc:485:replace_alu$593.A [12:11] }
    connect \Y $abc$285720$new_new_n4804__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287294
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4804__ \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$593.B [13] $auto$alumacc.cc:485:replace_alu$593.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287295
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4804__ $auto$alumacc.cc:485:replace_alu$593.B [13] $auto$alumacc.cc:485:replace_alu$593.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287296
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [14] $auto$alumacc.cc:485:replace_alu$593.A [14] $abc$285720$new_new_n4804__ $auto$alumacc.cc:485:replace_alu$593.B [13] $auto$alumacc.cc:485:replace_alu$593.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287297
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$593.B [14] $auto$alumacc.cc:485:replace_alu$593.A [14] $abc$285720$new_new_n4804__ $auto$alumacc.cc:485:replace_alu$593.B [13] $auto$alumacc.cc:485:replace_alu$593.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287298
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [10] $auto$alumacc.cc:485:replace_alu$593.A [10] $auto$alumacc.cc:485:replace_alu$593.B [11] $auto$alumacc.cc:485:replace_alu$593.A [11] }
    connect \Y $abc$285720$new_new_n4809__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287299
    parameter \INIT_VALUE 64'0000000000000000000011101110000000001110111000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [13] $auto$alumacc.cc:485:replace_alu$593.A [13] $auto$alumacc.cc:485:replace_alu$593.B [12] $auto$alumacc.cc:485:replace_alu$593.A [12] $auto$alumacc.cc:485:replace_alu$593.B [14] $auto$alumacc.cc:485:replace_alu$593.A [14] }
    connect \Y $abc$285720$new_new_n4810__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287300
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$593.A [12] $auto$alumacc.cc:485:replace_alu$593.B [12] $auto$alumacc.cc:485:replace_alu$593.B [13] $auto$alumacc.cc:485:replace_alu$593.B [14] $auto$alumacc.cc:485:replace_alu$593.A [14:13] }
    connect \Y $abc$285720$new_new_n4811__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287301
    parameter \INIT_VALUE 1336979535
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [15] $auto$alumacc.cc:485:replace_alu$593.A [15] $abc$285720$new_new_n4811__ $abc$285720$new_new_n4810__ $abc$285720$new_new_n4809__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287302
    parameter \INIT_VALUE 64'1011000001001111010011111011000001001111101100001011000001001111
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$593.B [15] $auto$alumacc.cc:485:replace_alu$593.A [15] $abc$285720$new_new_n4811__ $abc$285720$new_new_n4810__ $abc$285720$new_new_n4809__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287303
    parameter \INIT_VALUE 32'11111111011101010111010100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [15] $auto$alumacc.cc:485:replace_alu$593.A [15] $abc$285720$new_new_n4810__ $abc$285720$new_new_n4809__ $abc$285720$new_new_n4811__ }
    connect \Y $abc$285720$new_new_n4814__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287304
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.B [16] $auto$alumacc.cc:485:replace_alu$593.A [16] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287305
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$653.S [25] $abc$147964$abc$54272$auto$alumacc.cc:485:replace_alu$653.co }
    connect \Y $abc$147964$abc$65236$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287306
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [17] $auto$alumacc.cc:485:replace_alu$593.A [19:18] }
    connect \Y $abc$285720$new_new_n4817__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287307
    parameter \INIT_VALUE 16'1111111000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [17] $auto$alumacc.cc:485:replace_alu$593.A [19:18] }
    connect \Y $abc$285720$new_new_n4818__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287308
    parameter \INIT_VALUE 64'1111111111111111001100100010000000000000000000001100110111011111
    connect \A { $auto$alumacc.cc:485:replace_alu$593.A [22] $abc$285720$new_new_n4818__ $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.B [16] $abc$285720$new_new_n4817__ $auto$alumacc.cc:485:replace_alu$593.A [16] }
    connect \Y $abc$285720$new_new_n4819__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287309
    parameter \INIT_VALUE 64'1101111111111111111111111111011100100000000000000000000000001000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.A [23:20] $auto$alumacc.cc:485:replace_alu$593.B [23] $abc$285720$new_new_n4819__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287310
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54166$auto$alumacc.cc:485:replace_alu$707.co \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65130$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287311
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54166$auto$alumacc.cc:485:replace_alu$707.co \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65130$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287312
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54060$auto$alumacc.cc:485:replace_alu$704.co \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65024$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287313
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54060$auto$alumacc.cc:485:replace_alu$704.co \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$65024$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287314
    parameter \INIT_VALUE 64'1111111111111111111111111111111001111111111111111111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [21:17] }
    connect \Y $abc$285720$new_new_n4825__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287315
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$581.A [10] $auto$alumacc.cc:485:replace_alu$581.B [10] $auto$alumacc.cc:485:replace_alu$581.B [11] $auto$alumacc.cc:485:replace_alu$581.B [12] $auto$alumacc.cc:485:replace_alu$581.A [12:11] }
    connect \Y $abc$285720$new_new_n4826__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287316
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4826__ $auto$alumacc.cc:485:replace_alu$581.B [13] $auto$alumacc.cc:485:replace_alu$581.B [14] $auto$alumacc.cc:485:replace_alu$581.A [14:13] }
    connect \Y $abc$285720$new_new_n4827__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287317
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4827__ $auto$alumacc.cc:485:replace_alu$581.B [15] $auto$alumacc.cc:485:replace_alu$581.B [16] $auto$alumacc.cc:485:replace_alu$581.A [16:15] }
    connect \Y $abc$285720$new_new_n4828__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287318
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$581.A [23] $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [22:21] $abc$285720$new_new_n4825__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287319
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53954$auto$alumacc.cc:485:replace_alu$701.co \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64918$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287320
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$581.A [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25] $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [22:21] $abc$285720$new_new_n4825__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287321
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$701.S [25] $abc$147964$abc$53954$auto$alumacc.cc:485:replace_alu$701.co }
    connect \Y $abc$147964$abc$64918$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287322
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55120$auto$alumacc.cc:485:replace_alu$662.co \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64812$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287323
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55120$auto$alumacc.cc:485:replace_alu$662.co \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64812$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287324
    parameter \INIT_VALUE 32'11111111111111100111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.A [19:17] $auto$alumacc.cc:485:replace_alu$569.A [20] }
    connect \Y $abc$285720$new_new_n4835__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287325
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$569.A [10] $auto$alumacc.cc:485:replace_alu$569.B [10] $auto$alumacc.cc:485:replace_alu$569.B [11] $auto$alumacc.cc:485:replace_alu$569.B [12] $auto$alumacc.cc:485:replace_alu$569.A [12:11] }
    connect \Y $abc$285720$new_new_n4836__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287326
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4836__ $auto$alumacc.cc:485:replace_alu$569.B [13] $auto$alumacc.cc:485:replace_alu$569.B [14] $auto$alumacc.cc:485:replace_alu$569.A [14:13] }
    connect \Y $abc$285720$new_new_n4837__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287327
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4837__ $auto$alumacc.cc:485:replace_alu$569.B [15] $auto$alumacc.cc:485:replace_alu$569.B [16] $auto$alumacc.cc:485:replace_alu$569.A [16:15] }
    connect \Y $abc$285720$new_new_n4838__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287328
    parameter \INIT_VALUE 64'1111111111111110101111111111111100000000000000010100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$569.A [23] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [21:20] $auto$alumacc.cc:485:replace_alu$569.A [22] $abc$285720$new_new_n4835__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287329
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53742$auto$alumacc.cc:485:replace_alu$695.co \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64706$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287330
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287331
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53742$auto$alumacc.cc:485:replace_alu$695.co \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64706$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287332
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53636$auto$alumacc.cc:485:replace_alu$692.co \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64600$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287333
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$692.S [25] $abc$147964$abc$53636$auto$alumacc.cc:485:replace_alu$692.co }
    connect \Y $abc$147964$abc$64600$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287334
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55332$auto$alumacc.cc:485:replace_alu$668.co \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64494$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287335
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$668.S [25] $abc$147964$abc$55332$auto$alumacc.cc:485:replace_alu$668.co }
    connect \Y $abc$147964$abc$64494$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287336
    parameter \INIT_VALUE 16'1111111000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [17] $auto$alumacc.cc:485:replace_alu$575.A [19:18] }
    connect \Y $abc$285720$new_new_n4847__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287337
    parameter \INIT_VALUE 16'0001011101110111
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.A [10] $auto$alumacc.cc:485:replace_alu$575.B [11] $auto$alumacc.cc:485:replace_alu$575.A [11] }
    connect \Y $abc$285720$new_new_n4848__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287338
    parameter \INIT_VALUE 64'0000000000000000000011101110000000001110111000000000000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [13] $auto$alumacc.cc:485:replace_alu$575.A [13] $auto$alumacc.cc:485:replace_alu$575.B [12] $auto$alumacc.cc:485:replace_alu$575.A [12] $auto$alumacc.cc:485:replace_alu$575.B [14] $auto$alumacc.cc:485:replace_alu$575.A [14] }
    connect \Y $abc$285720$new_new_n4849__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287339
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$575.A [12] $auto$alumacc.cc:485:replace_alu$575.B [12] $auto$alumacc.cc:485:replace_alu$575.B [13] $auto$alumacc.cc:485:replace_alu$575.B [14] $auto$alumacc.cc:485:replace_alu$575.A [14:13] }
    connect \Y $abc$285720$new_new_n4850__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287340
    parameter \INIT_VALUE 32'11111111011101010111010100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [15] $auto$alumacc.cc:485:replace_alu$575.A [15] $abc$285720$new_new_n4849__ $abc$285720$new_new_n4848__ $abc$285720$new_new_n4850__ }
    connect \Y $abc$285720$new_new_n4851__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287341
    parameter \INIT_VALUE 16'0000000001111111
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [17] $auto$alumacc.cc:485:replace_alu$575.A [19:18] }
    connect \Y $abc$285720$new_new_n4852__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287342
    parameter \INIT_VALUE 65258
    connect \A { $abc$285720$new_new_n4852__ $auto$alumacc.cc:485:replace_alu$575.B [16] $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.A [16] $abc$285720$new_new_n4847__ }
    connect \Y $abc$285720$new_new_n4853__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287343
    parameter \INIT_VALUE 64'1011111111111111010000000000000011111111111111010000000000000010
    connect \A { $abc$285720$new_new_n4853__ $auto$alumacc.cc:485:replace_alu$575.A [23:20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287344
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53848$auto$alumacc.cc:485:replace_alu$698.co \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64388$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287345
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] $abc$147964$abc$53848$auto$alumacc.cc:485:replace_alu$698.co \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64388$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287346
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55544$auto$alumacc.cc:485:replace_alu$680.co \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64280$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287347
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55544$auto$alumacc.cc:485:replace_alu$680.co \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64280$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287348
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] $abc$147964$abc$54696$auto$alumacc.cc:485:replace_alu$686.co \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64172$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287349
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$686.S [25] $abc$147964$abc$54696$auto$alumacc.cc:485:replace_alu$686.co }
    connect \Y $abc$147964$abc$64172$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287350
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55438$auto$alumacc.cc:485:replace_alu$671.co \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64064$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287351
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] $abc$147964$abc$55438$auto$alumacc.cc:485:replace_alu$671.co \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$64064$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287352
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$632.A [10] $auto$alumacc.cc:485:replace_alu$632.B [10] $auto$alumacc.cc:485:replace_alu$632.B [11] $auto$alumacc.cc:485:replace_alu$632.B [12] $auto$alumacc.cc:485:replace_alu$632.A [12:11] }
    connect \Y $abc$285720$new_new_n4863__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287353
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4863__ $auto$alumacc.cc:485:replace_alu$632.B [13] $auto$alumacc.cc:485:replace_alu$632.B [14] $auto$alumacc.cc:485:replace_alu$632.A [14:13] }
    connect \Y $abc$285720$new_new_n4864__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287354
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4864__ $auto$alumacc.cc:485:replace_alu$632.B [15] $auto$alumacc.cc:485:replace_alu$632.B [16] $auto$alumacc.cc:485:replace_alu$632.A [16:15] }
    connect \Y $abc$285720$new_new_n4865__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287355
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111110111
    connect \A { $auto$alumacc.cc:485:replace_alu$632.A [17] $auto$alumacc.cc:485:replace_alu$632.A [20:18] $abc$285720$new_new_n4865__ $auto$alumacc.cc:485:replace_alu$632.B [23] }
    connect \Y $abc$285720$new_new_n4866__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287356
    parameter \INIT_VALUE 32'11101111111110110001000000000100
    connect \A { $auto$alumacc.cc:485:replace_alu$632.A [23:21] $auto$alumacc.cc:485:replace_alu$632.B [23] $abc$285720$new_new_n4866__ }
    connect \Y $abc$147964$abc$63895$li23_li23
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287357
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$632.A [22:21] $auto$alumacc.cc:485:replace_alu$632.B [23] $abc$285720$new_new_n4866__ }
    connect \Y $abc$147964$abc$63895$li22_li22
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287358
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n4866__ $auto$alumacc.cc:485:replace_alu$632.A [21] }
    connect \Y $abc$147964$abc$63895$li21_li21
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287359
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4865__ $auto$alumacc.cc:485:replace_alu$632.A [20:17] $auto$alumacc.cc:485:replace_alu$632.B [23] }
    connect \Y $abc$147964$abc$63895$li20_li20
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287360
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4865__ $auto$alumacc.cc:485:replace_alu$632.A [19:17] $auto$alumacc.cc:485:replace_alu$632.B [23] }
    connect \Y $abc$147964$abc$63895$li19_li19
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287361
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4865__ $auto$alumacc.cc:485:replace_alu$632.A [18:17] $auto$alumacc.cc:485:replace_alu$632.B [23] }
    connect \Y $abc$147964$abc$63895$li18_li18
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287362
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4865__ $auto$alumacc.cc:485:replace_alu$632.A [17] $auto$alumacc.cc:485:replace_alu$632.B [23] }
    connect \Y $abc$147964$abc$63895$li17_li17
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287363
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$632.B [16] $auto$alumacc.cc:485:replace_alu$632.A [16] $abc$285720$new_new_n4864__ $auto$alumacc.cc:485:replace_alu$632.B [15] $auto$alumacc.cc:485:replace_alu$632.A [15] }
    connect \Y $abc$147964$abc$63895$li16_li16
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287364
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4864__ $auto$alumacc.cc:485:replace_alu$632.B [15] $auto$alumacc.cc:485:replace_alu$632.A [15] }
    connect \Y $abc$147964$abc$63895$li15_li15
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287365
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$632.B [14] $auto$alumacc.cc:485:replace_alu$632.A [14] $auto$alumacc.cc:485:replace_alu$632.B [13] $abc$285720$new_new_n4863__ $auto$alumacc.cc:485:replace_alu$632.A [13] }
    connect \Y $abc$147964$abc$63895$li14_li14
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287366
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4863__ $auto$alumacc.cc:485:replace_alu$632.B [13] $auto$alumacc.cc:485:replace_alu$632.A [13] }
    connect \Y $abc$147964$abc$63895$li13_li13
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287367
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$632.B [12] $auto$alumacc.cc:485:replace_alu$632.A [12] $auto$alumacc.cc:485:replace_alu$632.B [11] $auto$alumacc.cc:485:replace_alu$632.A [11:10] $auto$alumacc.cc:485:replace_alu$632.B [10] }
    connect \Y $abc$147964$abc$63895$li12_li12
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287368
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$632.B [11] $auto$alumacc.cc:485:replace_alu$632.A [11:10] $auto$alumacc.cc:485:replace_alu$632.B [10] }
    connect \Y $abc$147964$abc$63895$li11_li11
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287369
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$632.A [10] $auto$alumacc.cc:485:replace_alu$632.B [10] }
    connect \Y $abc$147964$abc$63895$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287370
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$617.A [10] $auto$alumacc.cc:485:replace_alu$617.B [10] $auto$alumacc.cc:485:replace_alu$617.B [11] $auto$alumacc.cc:485:replace_alu$617.B [12] $auto$alumacc.cc:485:replace_alu$617.A [12:11] }
    connect \Y $abc$285720$new_new_n4881__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287371
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4881__ $auto$alumacc.cc:485:replace_alu$617.B [13] $auto$alumacc.cc:485:replace_alu$617.B [14] $auto$alumacc.cc:485:replace_alu$617.A [14:13] }
    connect \Y $abc$285720$new_new_n4882__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287372
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4882__ $auto$alumacc.cc:485:replace_alu$617.B [15] $auto$alumacc.cc:485:replace_alu$617.B [16] $auto$alumacc.cc:485:replace_alu$617.A [16:15] }
    connect \Y $abc$285720$new_new_n4883__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287373
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111110111
    connect \A { $auto$alumacc.cc:485:replace_alu$617.A [20:17] $abc$285720$new_new_n4883__ $auto$alumacc.cc:485:replace_alu$617.B [23] }
    connect \Y $abc$285720$new_new_n4884__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287374
    parameter \INIT_VALUE 32'11101111111110110001000000000100
    connect \A { $auto$alumacc.cc:485:replace_alu$617.A [23:21] $auto$alumacc.cc:485:replace_alu$617.B [23] $abc$285720$new_new_n4884__ }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287375
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$617.A [22:21] $auto$alumacc.cc:485:replace_alu$617.B [23] $abc$285720$new_new_n4884__ }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287376
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n4884__ $auto$alumacc.cc:485:replace_alu$617.A [21] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287377
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4461__ \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$557.A [19] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.A [17] $auto$alumacc.cc:485:replace_alu$557.A [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287378
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4883__ $auto$alumacc.cc:485:replace_alu$617.A [20:17] $auto$alumacc.cc:485:replace_alu$617.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287379
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4883__ $auto$alumacc.cc:485:replace_alu$617.A [19:17] $auto$alumacc.cc:485:replace_alu$617.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287380
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4883__ $auto$alumacc.cc:485:replace_alu$617.A [18:17] $auto$alumacc.cc:485:replace_alu$617.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287381
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4883__ $auto$alumacc.cc:485:replace_alu$617.A [17] $auto$alumacc.cc:485:replace_alu$617.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287382
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$617.B [16] $auto$alumacc.cc:485:replace_alu$617.A [16] $abc$285720$new_new_n4882__ $auto$alumacc.cc:485:replace_alu$617.B [15] $auto$alumacc.cc:485:replace_alu$617.A [15] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287383
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4882__ $auto$alumacc.cc:485:replace_alu$617.B [15] $auto$alumacc.cc:485:replace_alu$617.A [15] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287384
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$617.B [14] $auto$alumacc.cc:485:replace_alu$617.A [14] $auto$alumacc.cc:485:replace_alu$617.B [13] $abc$285720$new_new_n4881__ $auto$alumacc.cc:485:replace_alu$617.A [13] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287385
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4881__ $auto$alumacc.cc:485:replace_alu$617.B [13] $auto$alumacc.cc:485:replace_alu$617.A [13] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287386
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$617.B [12] $auto$alumacc.cc:485:replace_alu$617.A [12] $auto$alumacc.cc:485:replace_alu$617.B [11] $auto$alumacc.cc:485:replace_alu$617.A [11:10] $auto$alumacc.cc:485:replace_alu$617.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287387
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$617.B [11] $auto$alumacc.cc:485:replace_alu$617.A [11:10] $auto$alumacc.cc:485:replace_alu$617.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287388
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$617.A [10] $auto$alumacc.cc:485:replace_alu$617.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287389
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$623.A [10] $auto$alumacc.cc:485:replace_alu$623.B [10] $auto$alumacc.cc:485:replace_alu$623.B [11] $auto$alumacc.cc:485:replace_alu$623.B [12] $auto$alumacc.cc:485:replace_alu$623.A [12:11] }
    connect \Y $abc$285720$new_new_n4900__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287390
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4900__ $auto$alumacc.cc:485:replace_alu$623.B [13] $auto$alumacc.cc:485:replace_alu$623.B [14] $auto$alumacc.cc:485:replace_alu$623.A [14:13] }
    connect \Y $abc$285720$new_new_n4901__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287391
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4901__ $auto$alumacc.cc:485:replace_alu$623.B [15] $auto$alumacc.cc:485:replace_alu$623.B [16] $auto$alumacc.cc:485:replace_alu$623.A [16:15] }
    connect \Y $abc$285720$new_new_n4902__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287392
    parameter \INIT_VALUE 64'1110111111111111111111111111111111111111111111111111111111110111
    connect \A { $auto$alumacc.cc:485:replace_alu$623.A [17] $auto$alumacc.cc:485:replace_alu$623.A [20:18] $abc$285720$new_new_n4902__ $auto$alumacc.cc:485:replace_alu$623.B [23] }
    connect \Y $abc$285720$new_new_n4903__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287393
    parameter \INIT_VALUE 32'11101111111110110001000000000100
    connect \A { $auto$alumacc.cc:485:replace_alu$623.A [23:21] $auto$alumacc.cc:485:replace_alu$623.B [23] $abc$285720$new_new_n4903__ }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287394
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$623.A [22:21] $auto$alumacc.cc:485:replace_alu$623.B [23] $abc$285720$new_new_n4903__ }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287395
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n4903__ $auto$alumacc.cc:485:replace_alu$623.A [21] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287396
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4902__ $auto$alumacc.cc:485:replace_alu$623.A [20:17] $auto$alumacc.cc:485:replace_alu$623.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287397
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4902__ $auto$alumacc.cc:485:replace_alu$623.A [19:17] $auto$alumacc.cc:485:replace_alu$623.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287398
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4902__ $auto$alumacc.cc:485:replace_alu$623.A [18:17] $auto$alumacc.cc:485:replace_alu$623.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287399
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4902__ $auto$alumacc.cc:485:replace_alu$623.A [17] $auto$alumacc.cc:485:replace_alu$623.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287400
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$623.B [16] $auto$alumacc.cc:485:replace_alu$623.A [16] $abc$285720$new_new_n4901__ $auto$alumacc.cc:485:replace_alu$623.B [15] $auto$alumacc.cc:485:replace_alu$623.A [15] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287401
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4901__ $auto$alumacc.cc:485:replace_alu$623.B [15] $auto$alumacc.cc:485:replace_alu$623.A [15] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287402
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$623.B [14] $auto$alumacc.cc:485:replace_alu$623.A [14] $auto$alumacc.cc:485:replace_alu$623.B [13] $abc$285720$new_new_n4900__ $auto$alumacc.cc:485:replace_alu$623.A [13] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287403
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4900__ $auto$alumacc.cc:485:replace_alu$623.B [13] $auto$alumacc.cc:485:replace_alu$623.A [13] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287404
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$623.B [12] $auto$alumacc.cc:485:replace_alu$623.A [12] $auto$alumacc.cc:485:replace_alu$623.B [11] $auto$alumacc.cc:485:replace_alu$623.A [11:10] $auto$alumacc.cc:485:replace_alu$623.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287405
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$623.B [11] $auto$alumacc.cc:485:replace_alu$623.A [11:10] $auto$alumacc.cc:485:replace_alu$623.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287406
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$623.A [10] $auto$alumacc.cc:485:replace_alu$623.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287407
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$629.A [10] $auto$alumacc.cc:485:replace_alu$629.B [10] $auto$alumacc.cc:485:replace_alu$629.B [11] $auto$alumacc.cc:485:replace_alu$629.B [12] $auto$alumacc.cc:485:replace_alu$629.A [12:11] }
    connect \Y $abc$285720$new_new_n4918__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287408
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4918__ $auto$alumacc.cc:485:replace_alu$629.B [13] $auto$alumacc.cc:485:replace_alu$629.B [14] $auto$alumacc.cc:485:replace_alu$629.A [14:13] }
    connect \Y $abc$285720$new_new_n4919__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287409
    parameter \INIT_VALUE 390005527
    connect \A { $abc$285720$new_new_n4919__ $auto$alumacc.cc:485:replace_alu$629.B [15] $auto$alumacc.cc:485:replace_alu$629.B [16] $auto$alumacc.cc:485:replace_alu$629.A [16:15] }
    connect \Y $abc$285720$new_new_n4920__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287410
    parameter \INIT_VALUE 64'1111111111111110111111111111111111111111111111110111111111111111
    connect \A { $auto$alumacc.cc:485:replace_alu$629.B [23] $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [17] $auto$alumacc.cc:485:replace_alu$629.A [18] $auto$alumacc.cc:485:replace_alu$629.A [19] $auto$alumacc.cc:485:replace_alu$629.A [20] }
    connect \Y $abc$285720$new_new_n4921__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287411
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$629.A [23] $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [21] $auto$alumacc.cc:485:replace_alu$629.A [22] $abc$285720$new_new_n4921__ }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287412
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$629.A [22] $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [21] $abc$285720$new_new_n4921__ }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287413
    parameter \INIT_VALUE 4'1001
    connect \A { $abc$285720$new_new_n4921__ $auto$alumacc.cc:485:replace_alu$629.A [21] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287414
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [20] $auto$alumacc.cc:485:replace_alu$629.A [17] $auto$alumacc.cc:485:replace_alu$629.A [18] $auto$alumacc.cc:485:replace_alu$629.A [19] $auto$alumacc.cc:485:replace_alu$629.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287415
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [19] $auto$alumacc.cc:485:replace_alu$629.A [17] $auto$alumacc.cc:485:replace_alu$629.A [18] $auto$alumacc.cc:485:replace_alu$629.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287416
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [18:17] $auto$alumacc.cc:485:replace_alu$629.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287417
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4920__ $auto$alumacc.cc:485:replace_alu$629.A [17] $auto$alumacc.cc:485:replace_alu$629.B [23] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287418
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$629.B [16] $auto$alumacc.cc:485:replace_alu$629.A [16] $abc$285720$new_new_n4919__ $auto$alumacc.cc:485:replace_alu$629.B [15] $auto$alumacc.cc:485:replace_alu$629.A [15] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287419
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4919__ $auto$alumacc.cc:485:replace_alu$629.B [15] $auto$alumacc.cc:485:replace_alu$629.A [15] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287420
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$629.B [14] $auto$alumacc.cc:485:replace_alu$629.A [14] $auto$alumacc.cc:485:replace_alu$629.B [13] $abc$285720$new_new_n4918__ $auto$alumacc.cc:485:replace_alu$629.A [13] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287421
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287422
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4918__ $auto$alumacc.cc:485:replace_alu$629.B [13] $auto$alumacc.cc:485:replace_alu$629.A [13] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287423
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$629.B [12] $auto$alumacc.cc:485:replace_alu$629.A [12] $auto$alumacc.cc:485:replace_alu$629.B [11] $auto$alumacc.cc:485:replace_alu$629.A [11:10] $auto$alumacc.cc:485:replace_alu$629.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287424
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$629.B [11] $auto$alumacc.cc:485:replace_alu$629.A [11:10] $auto$alumacc.cc:485:replace_alu$629.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287425
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$629.A [10] $auto$alumacc.cc:485:replace_alu$629.B [10] }
    connect \Y \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287426
    parameter \INIT_VALUE 8'10110010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] $abc$147964$abc$49619$auto$alumacc.cc:485:replace_alu$650.co \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$60274$li25_li25
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287427
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] $abc$147964$abc$49619$auto$alumacc.cc:485:replace_alu$650.co \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25] }
    connect \Y $abc$147964$abc$60274$li24_li24
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287428
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3636__ $abc$285720$new_new_n3628__ $abc$285720$new_new_n3544__ $abc$285720$new_new_n3548__ }
    connect \Y $abc$285720$new_new_n4939__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287429
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3579__ $abc$285720$new_new_n3588__ $abc$285720$new_new_n3534__ $abc$285720$new_new_n3533__ }
    connect \Y $abc$285720$new_new_n4940__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287430
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3606__ $abc$285720$new_new_n3615__ $abc$285720$new_new_n3546__ $abc$285720$new_new_n3550__ }
    connect \Y $abc$285720$new_new_n4941__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287431
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3581__ $abc$285720$new_new_n3590__ $abc$285720$new_new_n3539__ $abc$285720$new_new_n3538__ }
    connect \Y $abc$285720$new_new_n4942__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287432
    parameter \INIT_VALUE 64'0011001100110011010101010101010100000000111111110000111100001111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3279__ $abc$285720$new_new_n4939__ $abc$285720$new_new_n4940__ $abc$285720$new_new_n4941__ $abc$285720$new_new_n4942__ }
    connect \Y $abc$285720$new_new_n4943__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287433
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3576__ $abc$285720$new_new_n3599__ $abc$285720$new_new_n3585__ $abc$285720$new_new_n3608__ }
    connect \Y $abc$285720$new_new_n4944__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287434
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3575__ $abc$285720$new_new_n3601__ $abc$285720$new_new_n3583__ $abc$285720$new_new_n3610__ }
    connect \Y $abc$285720$new_new_n4945__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287435
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3555__ $abc$285720$new_new_n3560__ $abc$285720$new_new_n3554__ $abc$285720$new_new_n3559__ }
    connect \Y $abc$285720$new_new_n4946__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287436
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3565__ $abc$285720$new_new_n3570__ $abc$285720$new_new_n3564__ $abc$285720$new_new_n3569__ }
    connect \Y $abc$285720$new_new_n4947__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287437
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4944__ $abc$285720$new_new_n4945__ $abc$285720$new_new_n4946__ $abc$285720$new_new_n4947__ }
    connect \Y $abc$285720$new_new_n4948__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287438
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3586__ $abc$285720$new_new_n3609__ $abc$285720$new_new_n3605__ $abc$285720$new_new_n3578__ }
    connect \Y $abc$285720$new_new_n4949__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287439
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3589__ $abc$285720$new_new_n3614__ $abc$285720$new_new_n3595__ $abc$285720$new_new_n3598__ }
    connect \Y $abc$285720$new_new_n4950__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287440
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3556__ $abc$285720$new_new_n3561__ $abc$285720$new_new_n3545__ $abc$285720$new_new_n3532__ }
    connect \Y $abc$285720$new_new_n4951__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287441
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3535__ $abc$285720$new_new_n3549__ $abc$285720$new_new_n3553__ $abc$285720$new_new_n3558__ }
    connect \Y $abc$285720$new_new_n4952__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287442
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4949__ $abc$285720$new_new_n4950__ $abc$285720$new_new_n4951__ $abc$285720$new_new_n4952__ }
    connect \Y $abc$285720$new_new_n4953__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287443
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3584__ $abc$285720$new_new_n3611__ $abc$285720$new_new_n3543__ $abc$285720$new_new_n3580__ }
    connect \Y $abc$285720$new_new_n4954__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287444
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3591__ $abc$285720$new_new_n3616__ $abc$285720$new_new_n3594__ $abc$285720$new_new_n3600__ }
    connect \Y $abc$285720$new_new_n4955__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287445
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3566__ $abc$285720$new_new_n3571__ $abc$285720$new_new_n3626__ $abc$285720$new_new_n3537__ }
    connect \Y $abc$285720$new_new_n4956__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287446
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3540__ $abc$285720$new_new_n3551__ $abc$285720$new_new_n3563__ $abc$285720$new_new_n3568__ }
    connect \Y $abc$285720$new_new_n4957__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287447
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4954__ $abc$285720$new_new_n4955__ $abc$285720$new_new_n4956__ $abc$285720$new_new_n4957__ }
    connect \Y $abc$285720$new_new_n4958__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287448
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3394__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4953__ $abc$285720$new_new_n4958__ }
    connect \Y $abc$285720$new_new_n4959__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287449
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3632__ $abc$285720$new_new_n3657__ $abc$285720$new_new_n3647__ $abc$285720$new_new_n3649__ }
    connect \Y $abc$285720$new_new_n4960__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287450
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3633__ $abc$285720$new_new_n3630__ $abc$285720$new_new_n3620__ $abc$285720$new_new_n3622__ }
    connect \Y $abc$285720$new_new_n4961__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287451
    parameter \INIT_VALUE 32'11001100101010100000111100001111
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] $abc$285720$new_new_n3653__ $abc$285720$new_new_n3662__ }
    connect \Y $abc$285720$new_new_n4962__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287452
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3654__ $abc$285720$new_new_n3651__ $abc$285720$new_new_n3641__ $abc$285720$new_new_n3643__ }
    connect \Y $abc$285720$new_new_n4963__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287453
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4960__ $abc$285720$new_new_n4961__ $abc$285720$new_new_n4962__ $abc$285720$new_new_n4963__ }
    connect \Y $abc$285720$new_new_n4964__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287454
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3637__ $abc$285720$new_new_n3638__ $abc$285720$new_new_n3631__ $abc$285720$new_new_n3635__ }
    connect \Y $abc$285720$new_new_n4965__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287455
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3658__ $abc$285720$new_new_n3659__ $abc$285720$new_new_n3652__ $abc$285720$new_new_n3656__ }
    connect \Y $abc$285720$new_new_n4966__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287456
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [5] $abc$285720$new_new_n3278__ $abc$285720$new_new_n3621__ $abc$285720$new_new_n3623__ $abc$285720$new_new_n3625__ $abc$285720$new_new_n3627__ }
    connect \Y $abc$285720$new_new_n4967__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287457
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [5] $abc$285720$new_new_n3278__ $abc$285720$new_new_n3642__ $abc$285720$new_new_n3644__ $abc$285720$new_new_n3646__ $abc$285720$new_new_n3648__ }
    connect \Y $abc$285720$new_new_n4968__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287458
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4965__ $abc$285720$new_new_n4966__ $abc$285720$new_new_n4967__ $abc$285720$new_new_n4968__ }
    connect \Y $abc$285720$new_new_n4969__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287459
    parameter \INIT_VALUE 64'0000000000000000111100001111000000000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3603__ $abc$285720$new_new_n3604__ $abc$285720$new_new_n3613__ }
    connect \Y $abc$285720$new_new_n4970__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287460
    parameter \INIT_VALUE 64'0000000000000000111100111111010100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n4970__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n4964__ $abc$285720$new_new_n4969__ }
    connect \Y $abc$285720$new_new_n4971__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287461
    parameter \INIT_VALUE 64'0000000000000000110011110101111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n4971__ $abc$285720$new_new_n4959__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3350__ $abc$285720$new_new_n4943__ $abc$285720$new_new_n4948__ }
    connect \Y $iopadmap$o_data [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287462
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3444__ $abc$285720$new_new_n3458__ $abc$285720$new_new_n3424__ $abc$285720$new_new_n3402__ }
    connect \Y $abc$285720$new_new_n4973__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287463
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3465__ $abc$285720$new_new_n3466__ $abc$285720$new_new_n3397__ $abc$285720$new_new_n3398__ }
    connect \Y $abc$285720$new_new_n4974__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287464
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3455__ $abc$285720$new_new_n3443__ $abc$285720$new_new_n3413__ $abc$285720$new_new_n3423__ }
    connect \Y $abc$285720$new_new_n4975__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287465
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3470__ $abc$285720$new_new_n3471__ $abc$285720$new_new_n3418__ $abc$285720$new_new_n3419__ }
    connect \Y $abc$285720$new_new_n4976__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287466
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4973__ $abc$285720$new_new_n4974__ $abc$285720$new_new_n4975__ $abc$285720$new_new_n4976__ }
    connect \Y $abc$285720$new_new_n4977__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287467
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3449__ $abc$285720$new_new_n3460__ $abc$285720$new_new_n3434__ $abc$285720$new_new_n3412__ }
    connect \Y $abc$285720$new_new_n4978__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287468
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3475__ $abc$285720$new_new_n3476__ $abc$285720$new_new_n3407__ $abc$285720$new_new_n3408__ }
    connect \Y $abc$285720$new_new_n4979__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287469
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3509__ $abc$285720$new_new_n3448__ $abc$285720$new_new_n3512__ $abc$285720$new_new_n3433__ }
    connect \Y $abc$285720$new_new_n4980__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287470
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3480__ $abc$285720$new_new_n3481__ $abc$285720$new_new_n3428__ $abc$285720$new_new_n3429__ }
    connect \Y $abc$285720$new_new_n4981__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287471
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4978__ $abc$285720$new_new_n4979__ $abc$285720$new_new_n4980__ $abc$285720$new_new_n4981__ }
    connect \Y $abc$285720$new_new_n4982__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287472
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3492__ $abc$285720$new_new_n3493__ $abc$285720$new_new_n3517__ $abc$285720$new_new_n3506__ }
    connect \Y $abc$285720$new_new_n4983__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287473
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3513__ $abc$285720$new_new_n3514__ $abc$285720$new_new_n3485__ $abc$285720$new_new_n3486__ }
    connect \Y $abc$285720$new_new_n4984__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287474
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3502__ $abc$285720$new_new_n3503__ $abc$285720$new_new_n3527__ $abc$285720$new_new_n3516__ }
    connect \Y $abc$285720$new_new_n4985__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287475
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3523__ $abc$285720$new_new_n3524__ $abc$285720$new_new_n3495__ $abc$285720$new_new_n3496__ }
    connect \Y $abc$285720$new_new_n4986__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287476
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4983__ $abc$285720$new_new_n4984__ $abc$285720$new_new_n4985__ $abc$285720$new_new_n4986__ }
    connect \Y $abc$285720$new_new_n4987__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287477
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3519__ $abc$285720$new_new_n3508__ $abc$285720$new_new_n3522__ $abc$285720$new_new_n3511__ }
    connect \Y $abc$285720$new_new_n4988__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287478
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3487__ $abc$285720$new_new_n3488__ $abc$285720$new_new_n3490__ $abc$285720$new_new_n3491__ }
    connect \Y $abc$285720$new_new_n4989__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287479
    parameter \INIT_VALUE 32'11110000111100001100110010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3528__ $abc$285720$new_new_n3518__ $abc$285720$new_new_n3521__ }
    connect \Y $abc$285720$new_new_n4990__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287480
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3497__ $abc$285720$new_new_n3498__ $abc$285720$new_new_n3500__ $abc$285720$new_new_n3501__ }
    connect \Y $abc$285720$new_new_n4991__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287481
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4988__ $abc$285720$new_new_n4989__ $abc$285720$new_new_n4990__ $abc$285720$new_new_n4991__ }
    connect \Y $abc$285720$new_new_n4992__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287482
    parameter \INIT_VALUE 16'0000001100001010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n4987__ $abc$285720$new_new_n4992__ }
    connect \Y $abc$285720$new_new_n4993__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287483
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3399__ $abc$285720$new_new_n3400__ $abc$285720$new_new_n3442__ $abc$285720$new_new_n3457__ }
    connect \Y $abc$285720$new_new_n4994__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287484
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3404__ $abc$285720$new_new_n3405__ $abc$285720$new_new_n3463__ $abc$285720$new_new_n3464__ }
    connect \Y $abc$285720$new_new_n4995__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287485
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3409__ $abc$285720$new_new_n3410__ $abc$285720$new_new_n3447__ $abc$285720$new_new_n3459__ }
    connect \Y $abc$285720$new_new_n4996__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287486
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3414__ $abc$285720$new_new_n3415__ $abc$285720$new_new_n3473__ $abc$285720$new_new_n3474__ }
    connect \Y $abc$285720$new_new_n4997__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287487
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4994__ $abc$285720$new_new_n4995__ $abc$285720$new_new_n4996__ $abc$285720$new_new_n4997__ }
    connect \Y $abc$285720$new_new_n4998__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287488
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3420__ $abc$285720$new_new_n3421__ $abc$285720$new_new_n3454__ $abc$285720$new_new_n3441__ }
    connect \Y $abc$285720$new_new_n4999__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287489
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3425__ $abc$285720$new_new_n3426__ $abc$285720$new_new_n3468__ $abc$285720$new_new_n3469__ }
    connect \Y $abc$285720$new_new_n5000__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287490
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3430__ $abc$285720$new_new_n3431__ $abc$285720$new_new_n3507__ $abc$285720$new_new_n3446__ }
    connect \Y $abc$285720$new_new_n5001__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287491
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3435__ $abc$285720$new_new_n3436__ $abc$285720$new_new_n3478__ $abc$285720$new_new_n3479__ }
    connect \Y $abc$285720$new_new_n5002__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287492
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4999__ $abc$285720$new_new_n5000__ $abc$285720$new_new_n5001__ $abc$285720$new_new_n5002__ }
    connect \Y $abc$285720$new_new_n5003__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287493
    parameter \INIT_VALUE 64'0000000000000000111100001111000000000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3452__ $abc$285720$new_new_n3453__ $abc$285720$new_new_n3403__ }
    connect \Y $abc$285720$new_new_n5004__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287494
    parameter \INIT_VALUE 64'0000000000000000001111111010111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5004__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3394__ $abc$285720$new_new_n4998__ $abc$285720$new_new_n5003__ }
    connect \Y $abc$285720$new_new_n5005__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287495
    parameter \INIT_VALUE 64'0000000000000000001111110101111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5005__ $abc$285720$new_new_n4993__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3350__ $abc$285720$new_new_n4977__ $abc$285720$new_new_n4982__ }
    connect \Y $iopadmap$o_data [24]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287496
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5007__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287497
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5008__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287498
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5009__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287499
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5010__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287500
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5007__ $abc$285720$new_new_n5008__ $abc$285720$new_new_n5009__ $abc$285720$new_new_n5010__ }
    connect \Y $abc$285720$new_new_n5011__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287501
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5012__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287502
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5013__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287503
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5014__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287504
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5015__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287505
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5012__ $abc$285720$new_new_n5013__ $abc$285720$new_new_n5014__ $abc$285720$new_new_n5015__ }
    connect \Y $abc$285720$new_new_n5016__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287506
    parameter \INIT_VALUE 64'0000110000001010000011110000111100001111000011110000111100001111
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5011__ $abc$285720$new_new_n5016__ }
    connect \Y $abc$285720$new_new_n5017__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287507
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n5018__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287508
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5019__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287509
    parameter \INIT_VALUE 16'0000110000001010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5018__ $abc$285720$new_new_n5019__ }
    connect \Y $abc$285720$new_new_n5020__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287510
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5021__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287511
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5022__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287512
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n5021__ $abc$285720$new_new_n5022__ }
    connect \Y $abc$285720$new_new_n5023__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287513
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5024__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287514
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5025__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287515
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5026__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287516
    parameter \INIT_VALUE 252663091
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5027__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287517
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5024__ $abc$285720$new_new_n5025__ $abc$285720$new_new_n5026__ $abc$285720$new_new_n5027__ }
    connect \Y $abc$285720$new_new_n5028__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287518
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5029__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287519
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5030__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287520
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5031__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287521
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5032__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287522
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5029__ $abc$285720$new_new_n5030__ $abc$285720$new_new_n5031__ $abc$285720$new_new_n5032__ }
    connect \Y $abc$285720$new_new_n5033__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287523
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5034__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287524
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5035__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287525
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5036__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287526
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5037__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287527
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5034__ $abc$285720$new_new_n5035__ $abc$285720$new_new_n5036__ $abc$285720$new_new_n5037__ }
    connect \Y $abc$285720$new_new_n5038__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287528
    parameter \INIT_VALUE 32'11111111000000000000110010101111
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n5033__ $abc$285720$new_new_n5038__ }
    connect \Y $abc$285720$new_new_n5039__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287529
    parameter \INIT_VALUE 64'1111111111101110111111111111111100000000000000001111000000000000
    connect \A { $abc$285720$new_new_n5039__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5028__ $abc$285720$new_new_n5020__ $abc$285720$new_new_n5023__ }
    connect \Y $abc$285720$new_new_n5040__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287530
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5041__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287531
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5042__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287532
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5043__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287533
    parameter \INIT_VALUE 64'1111111110101010111111111111000011111111111100001100110011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] $auto$maccmap.cc:240:synth$2515.A [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5044__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287534
    parameter \INIT_VALUE 64'0000000000000000111100001111000000000000000000000011001101010101
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5044__ $abc$285720$new_new_n5042__ $abc$285720$new_new_n5043__ }
    connect \Y $abc$285720$new_new_n5045__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287535
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5046__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287536
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5047__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287537
    parameter \INIT_VALUE 16'0011010100110011
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5048__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287538
    parameter \INIT_VALUE 64'0011001101010101000011110000111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n3261__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n5048__ $abc$285720$new_new_n5046__ $abc$285720$new_new_n5047__ }
    connect \Y $abc$285720$new_new_n5049__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287539
    parameter \INIT_VALUE 64'0000000000000000010000001111111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n5049__ $abc$285720$new_new_n5045__ $abc$285720$new_new_n5041__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3303__ }
    connect \Y $abc$285720$new_new_n5050__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287540
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5051__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287541
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5052__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287542
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5053__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287543
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5054__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287544
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5051__ $abc$285720$new_new_n5052__ $abc$285720$new_new_n5053__ $abc$285720$new_new_n5054__ }
    connect \Y $abc$285720$new_new_n5055__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287545
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5056__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287546
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5057__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287547
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5058__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287548
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5059__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287549
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5056__ $abc$285720$new_new_n5057__ $abc$285720$new_new_n5058__ $abc$285720$new_new_n5059__ }
    connect \Y $abc$285720$new_new_n5060__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287550
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5061__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287551
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n5062__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287552
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5063__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287553
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5064__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287554
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5061__ $abc$285720$new_new_n5062__ $abc$285720$new_new_n5063__ $abc$285720$new_new_n5064__ }
    connect \Y $abc$285720$new_new_n5065__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287555
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5066__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287556
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5067__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287557
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5068__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287558
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5069__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287559
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5066__ $abc$285720$new_new_n5067__ $abc$285720$new_new_n5068__ $abc$285720$new_new_n5069__ }
    connect \Y $abc$285720$new_new_n5070__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287560
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5055__ $abc$285720$new_new_n5060__ $abc$285720$new_new_n5065__ $abc$285720$new_new_n5070__ }
    connect \Y $abc$285720$new_new_n5071__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287561
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5072__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287562
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5073__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287563
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5074__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287564
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5075__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287565
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5072__ $abc$285720$new_new_n5073__ $abc$285720$new_new_n5074__ $abc$285720$new_new_n5075__ }
    connect \Y $abc$285720$new_new_n5076__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287566
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5077__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287567
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5078__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287568
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5079__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287569
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5080__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287570
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5077__ $abc$285720$new_new_n5078__ $abc$285720$new_new_n5079__ $abc$285720$new_new_n5080__ }
    connect \Y $abc$285720$new_new_n5081__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287571
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5082__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287572
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5083__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287573
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5084__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287574
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5085__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287575
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5082__ $abc$285720$new_new_n5083__ $abc$285720$new_new_n5084__ $abc$285720$new_new_n5085__ }
    connect \Y $abc$285720$new_new_n5086__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287576
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5087__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287577
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5088__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287578
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5089__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287579
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n5090__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287580
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5087__ $abc$285720$new_new_n5088__ $abc$285720$new_new_n5089__ $abc$285720$new_new_n5090__ }
    connect \Y $abc$285720$new_new_n5091__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287581
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5076__ $abc$285720$new_new_n5081__ $abc$285720$new_new_n5086__ $abc$285720$new_new_n5091__ }
    connect \Y $abc$285720$new_new_n5092__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287582
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5093__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287583
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5094__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287584
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n5095__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287585
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5096__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287586
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5093__ $abc$285720$new_new_n5094__ $abc$285720$new_new_n5095__ $abc$285720$new_new_n5096__ }
    connect \Y $abc$285720$new_new_n5097__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287587
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5098__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287588
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n5099__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287589
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5100__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287590
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5101__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287591
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5098__ $abc$285720$new_new_n5099__ $abc$285720$new_new_n5100__ $abc$285720$new_new_n5101__ }
    connect \Y $abc$285720$new_new_n5102__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287592
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5103__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287593
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5104__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287594
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5105__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287595
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5106__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287596
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5103__ $abc$285720$new_new_n5104__ $abc$285720$new_new_n5105__ $abc$285720$new_new_n5106__ }
    connect \Y $abc$285720$new_new_n5107__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287597
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5108__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287598
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5109__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287599
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5110__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287600
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5111__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287601
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5108__ $abc$285720$new_new_n5109__ $abc$285720$new_new_n5110__ $abc$285720$new_new_n5111__ }
    connect \Y $abc$285720$new_new_n5112__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287602
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5097__ $abc$285720$new_new_n5102__ $abc$285720$new_new_n5107__ $abc$285720$new_new_n5112__ }
    connect \Y $abc$285720$new_new_n5113__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287603
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13] }
    connect \Y $abc$285720$new_new_n5114__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287604
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5115__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287605
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5116__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287606
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9] }
    connect \Y $abc$285720$new_new_n5117__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287607
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5114__ $abc$285720$new_new_n5115__ $abc$285720$new_new_n5116__ $abc$285720$new_new_n5117__ }
    connect \Y $abc$285720$new_new_n5118__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287608
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7] }
    connect \Y $abc$285720$new_new_n5119__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287609
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5120__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287610
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15] }
    connect \Y $abc$285720$new_new_n5121__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287611
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5122__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287612
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5119__ $abc$285720$new_new_n5120__ $abc$285720$new_new_n5121__ $abc$285720$new_new_n5122__ }
    connect \Y $abc$285720$new_new_n5123__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287613
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5124__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287614
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17] }
    connect \Y $abc$285720$new_new_n5125__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287615
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5126__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287616
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5127__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287617
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5124__ $abc$285720$new_new_n5125__ $abc$285720$new_new_n5126__ $abc$285720$new_new_n5127__ }
    connect \Y $abc$285720$new_new_n5128__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287618
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23] }
    connect \Y $abc$285720$new_new_n5129__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287619
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5130__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287620
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5] }
    connect \Y $abc$285720$new_new_n5131__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287621
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5132__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287622
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5129__ $abc$285720$new_new_n5130__ $abc$285720$new_new_n5131__ $abc$285720$new_new_n5132__ }
    connect \Y $abc$285720$new_new_n5133__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287623
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5118__ $abc$285720$new_new_n5123__ $abc$285720$new_new_n5128__ $abc$285720$new_new_n5133__ }
    connect \Y $abc$285720$new_new_n5134__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287624
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5071__ $abc$285720$new_new_n5092__ $abc$285720$new_new_n5113__ $abc$285720$new_new_n5134__ }
    connect \Y $abc$285720$new_new_n5135__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287625
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11] }
    connect \Y $abc$285720$new_new_n5136__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287626
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19] }
    connect \Y $abc$285720$new_new_n5137__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287627
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3] }
    connect \Y $abc$285720$new_new_n5138__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287628
    parameter \INIT_VALUE 32'11110000111100001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5138__ $abc$285720$new_new_n5136__ $abc$285720$new_new_n5137__ }
    connect \Y $abc$285720$new_new_n5139__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287629
    parameter \INIT_VALUE 8'10110000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5139__ $abc$285720$new_new_n3255__ }
    connect \Y $abc$285720$new_new_n5140__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287630
    parameter \INIT_VALUE 64'0001010100010101000101010011111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5140__ $abc$285720$new_new_n5040__ $abc$285720$new_new_n5050__ $abc$285720$new_new_n5135__ $abc$285720$new_new_n3708__ $abc$285720$new_new_n5017__ }
    connect \Y $iopadmap$o_data [23]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287631
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$605.A [21] $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [20] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287632
    parameter \INIT_VALUE 1270099410
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$605.A [21] $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287633
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$605.A [22] $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [21] $abc$285720$new_new_n4764__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287634
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$605.A [22] $abc$285720$new_new_n4475__ $auto$alumacc.cc:485:replace_alu$605.A [21] $abc$285720$new_new_n4764__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$644.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287635
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287636
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287637
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287638
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287639
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287640
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287641
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287642
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287643
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287644
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287645
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$611.A [10] $auto$alumacc.cc:485:replace_alu$611.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287646
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$611.A [10] $auto$alumacc.cc:485:replace_alu$611.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287647
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [11] $auto$alumacc.cc:485:replace_alu$611.A [11:10] $auto$alumacc.cc:485:replace_alu$611.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287648
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$611.B [11] $auto$alumacc.cc:485:replace_alu$611.A [11:10] $auto$alumacc.cc:485:replace_alu$611.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287649
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [12] $auto$alumacc.cc:485:replace_alu$611.A [12] $auto$alumacc.cc:485:replace_alu$611.B [11] $auto$alumacc.cc:485:replace_alu$611.A [11:10] $auto$alumacc.cc:485:replace_alu$611.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287650
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287651
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4507__ \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$611.B [13] $auto$alumacc.cc:485:replace_alu$611.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287652
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4507__ $auto$alumacc.cc:485:replace_alu$611.B [13] $auto$alumacc.cc:485:replace_alu$611.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287653
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [14] $auto$alumacc.cc:485:replace_alu$611.A [14] $auto$alumacc.cc:485:replace_alu$611.B [13] $abc$285720$new_new_n4507__ $auto$alumacc.cc:485:replace_alu$611.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287654
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$611.B [14] $auto$alumacc.cc:485:replace_alu$611.A [14] $abc$285720$new_new_n4507__ $auto$alumacc.cc:485:replace_alu$611.B [13] $auto$alumacc.cc:485:replace_alu$611.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287655
    parameter \INIT_VALUE 8'01110001
    connect \A { $abc$285720$new_new_n4507__ $auto$alumacc.cc:485:replace_alu$611.B [13] $auto$alumacc.cc:485:replace_alu$611.A [13] }
    connect \Y $abc$285720$new_new_n5166__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287656
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$611.B [15] $auto$alumacc.cc:485:replace_alu$611.A [15] $abc$285720$new_new_n5166__ $auto$alumacc.cc:485:replace_alu$611.B [14] $auto$alumacc.cc:485:replace_alu$611.A [14] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287657
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$611.B [15] $auto$alumacc.cc:485:replace_alu$611.A [15] $abc$285720$new_new_n5166__ $auto$alumacc.cc:485:replace_alu$611.B [14] $auto$alumacc.cc:485:replace_alu$611.A [14] }
    connect \Y $auto$alumacc.cc:485:replace_alu$647.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287658
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$626.A [22] $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [21] $abc$285720$new_new_n3237__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287659
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$626.A [22] $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [21] $abc$285720$new_new_n3237__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287660
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5171__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287661
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n5172__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287662
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5173__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287663
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5174__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287664
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5171__ $abc$285720$new_new_n5172__ $abc$285720$new_new_n5173__ $abc$285720$new_new_n5174__ }
    connect \Y $abc$285720$new_new_n5175__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287665
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n5176__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287666
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5177__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287667
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5178__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287668
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5179__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287669
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5176__ $abc$285720$new_new_n5177__ $abc$285720$new_new_n5178__ $abc$285720$new_new_n5179__ }
    connect \Y $abc$285720$new_new_n5180__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287670
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5181__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287671
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5182__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287672
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5183__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287673
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5184__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287674
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5181__ $abc$285720$new_new_n5182__ $abc$285720$new_new_n5183__ $abc$285720$new_new_n5184__ }
    connect \Y $abc$285720$new_new_n5185__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287675
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5186__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287676
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5187__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287677
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5188__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287678
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5189__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287679
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5186__ $abc$285720$new_new_n5187__ $abc$285720$new_new_n5188__ $abc$285720$new_new_n5189__ }
    connect \Y $abc$285720$new_new_n5190__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287680
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5175__ $abc$285720$new_new_n5180__ $abc$285720$new_new_n5185__ $abc$285720$new_new_n5190__ }
    connect \Y $abc$285720$new_new_n5191__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287681
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5192__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287682
    parameter \INIT_VALUE 64'0011001100110011000011110000111100000000111111110101010101010101
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5193__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287683
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5194__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287684
    parameter \INIT_VALUE 64'0011001100110011010101010101010100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5195__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287685
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5192__ $abc$285720$new_new_n5193__ $abc$285720$new_new_n5194__ $abc$285720$new_new_n5195__ }
    connect \Y $abc$285720$new_new_n5196__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287686
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5197__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287687
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5198__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287688
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5199__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287689
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5200__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287690
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5197__ $abc$285720$new_new_n5198__ $abc$285720$new_new_n5199__ $abc$285720$new_new_n5200__ }
    connect \Y $abc$285720$new_new_n5201__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287691
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5202__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287692
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5203__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287693
    parameter \INIT_VALUE 257241871
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5204__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287694
    parameter \INIT_VALUE 32'11110000111100001100110010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5204__ $abc$285720$new_new_n5202__ $abc$285720$new_new_n5203__ }
    connect \Y $abc$285720$new_new_n5205__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287695
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5206__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287696
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5207__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287697
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5208__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287698
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5209__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287699
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5206__ $abc$285720$new_new_n5207__ $abc$285720$new_new_n5208__ $abc$285720$new_new_n5209__ }
    connect \Y $abc$285720$new_new_n5210__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287700
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5196__ $abc$285720$new_new_n5201__ $abc$285720$new_new_n5205__ $abc$285720$new_new_n5210__ }
    connect \Y $abc$285720$new_new_n5211__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287701
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5212__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287702
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5213__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287703
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5214__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287704
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5215__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287705
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5212__ $abc$285720$new_new_n5213__ $abc$285720$new_new_n5214__ $abc$285720$new_new_n5215__ }
    connect \Y $abc$285720$new_new_n5216__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287706
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5217__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287707
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5218__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287708
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5219__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287709
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5220__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287710
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5217__ $abc$285720$new_new_n5218__ $abc$285720$new_new_n5219__ $abc$285720$new_new_n5220__ }
    connect \Y $abc$285720$new_new_n5221__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287711
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5222__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287712
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5223__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287713
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5224__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287714
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5225__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287715
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5222__ $abc$285720$new_new_n5223__ $abc$285720$new_new_n5224__ $abc$285720$new_new_n5225__ }
    connect \Y $abc$285720$new_new_n5226__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287716
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5227__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287717
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5228__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287718
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5229__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287719
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n5230__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287720
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5227__ $abc$285720$new_new_n5228__ $abc$285720$new_new_n5229__ $abc$285720$new_new_n5230__ }
    connect \Y $abc$285720$new_new_n5231__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287721
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5216__ $abc$285720$new_new_n5221__ $abc$285720$new_new_n5226__ $abc$285720$new_new_n5231__ }
    connect \Y $abc$285720$new_new_n5232__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287722
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5233__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287723
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n5234__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287724
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n5235__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287725
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5236__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287726
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5233__ $abc$285720$new_new_n5234__ $abc$285720$new_new_n5235__ $abc$285720$new_new_n5236__ }
    connect \Y $abc$285720$new_new_n5237__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287727
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5238__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287728
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n5239__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287729
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5240__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287730
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5241__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287731
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5238__ $abc$285720$new_new_n5239__ $abc$285720$new_new_n5240__ $abc$285720$new_new_n5241__ }
    connect \Y $abc$285720$new_new_n5242__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287732
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5243__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287733
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5244__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287734
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5245__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287735
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5246__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287736
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5243__ $abc$285720$new_new_n5244__ $abc$285720$new_new_n5245__ $abc$285720$new_new_n5246__ }
    connect \Y $abc$285720$new_new_n5247__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287737
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5248__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287738
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5249__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287739
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5250__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287740
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5251__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287741
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5248__ $abc$285720$new_new_n5249__ $abc$285720$new_new_n5250__ $abc$285720$new_new_n5251__ }
    connect \Y $abc$285720$new_new_n5252__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287742
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5237__ $abc$285720$new_new_n5242__ $abc$285720$new_new_n5247__ $abc$285720$new_new_n5252__ }
    connect \Y $abc$285720$new_new_n5253__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287743
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3394__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5232__ $abc$285720$new_new_n5253__ }
    connect \Y $abc$285720$new_new_n5254__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287744
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5255__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287745
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5256__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287746
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5257__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287747
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n5258__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287748
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5255__ $abc$285720$new_new_n5256__ $abc$285720$new_new_n5257__ $abc$285720$new_new_n5258__ }
    connect \Y $abc$285720$new_new_n5259__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287749
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5260__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287750
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5261__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287751
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5262__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287752
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5263__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287753
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5260__ $abc$285720$new_new_n5261__ $abc$285720$new_new_n5262__ $abc$285720$new_new_n5263__ }
    connect \Y $abc$285720$new_new_n5264__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287754
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n5265__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287755
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5266__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287756
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5267__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287757
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5268__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287758
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5265__ $abc$285720$new_new_n5266__ $abc$285720$new_new_n5267__ $abc$285720$new_new_n5268__ }
    connect \Y $abc$285720$new_new_n5269__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287759
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5270__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287760
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5271__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287761
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5272__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287762
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n5273__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287763
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5270__ $abc$285720$new_new_n5271__ $abc$285720$new_new_n5272__ $abc$285720$new_new_n5273__ }
    connect \Y $abc$285720$new_new_n5274__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287764
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5259__ $abc$285720$new_new_n5264__ $abc$285720$new_new_n5269__ $abc$285720$new_new_n5274__ }
    connect \Y $abc$285720$new_new_n5275__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287765
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5276__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287766
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16] }
    connect \Y $abc$285720$new_new_n5277__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287767
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5278__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287768
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n5279__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287769
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5276__ $abc$285720$new_new_n5277__ $abc$285720$new_new_n5278__ $abc$285720$new_new_n5279__ }
    connect \Y $abc$285720$new_new_n5280__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287770
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5281__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287771
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14] }
    connect \Y $abc$285720$new_new_n5282__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287772
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8] }
    connect \Y $abc$285720$new_new_n5283__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287773
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5284__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287774
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5281__ $abc$285720$new_new_n5282__ $abc$285720$new_new_n5283__ $abc$285720$new_new_n5284__ }
    connect \Y $abc$285720$new_new_n5285__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287775
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24] }
    connect \Y $abc$285720$new_new_n5286__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287776
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12] }
    connect \Y $abc$285720$new_new_n5287__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287777
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6] }
    connect \Y $abc$285720$new_new_n5288__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287778
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20] }
    connect \Y $abc$285720$new_new_n5289__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287779
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5286__ $abc$285720$new_new_n5287__ $abc$285720$new_new_n5288__ $abc$285720$new_new_n5289__ }
    connect \Y $abc$285720$new_new_n5290__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287780
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22] }
    connect \Y $abc$285720$new_new_n5291__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287781
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5292__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287782
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4] }
    connect \Y $abc$285720$new_new_n5293__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287783
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5294__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287784
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5291__ $abc$285720$new_new_n5292__ $abc$285720$new_new_n5293__ $abc$285720$new_new_n5294__ }
    connect \Y $abc$285720$new_new_n5295__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287785
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5280__ $abc$285720$new_new_n5285__ $abc$285720$new_new_n5290__ $abc$285720$new_new_n5295__ }
    connect \Y $abc$285720$new_new_n5296__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287786
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10] }
    connect \Y $abc$285720$new_new_n5297__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287787
    parameter \INIT_VALUE 64'0101010101010101001100110011001100001111000011110000000011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18] }
    connect \Y $abc$285720$new_new_n5298__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287788
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2] }
    connect \Y $abc$285720$new_new_n5299__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287789
    parameter \INIT_VALUE 64'0000000000000000111100001111000000000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5299__ $abc$285720$new_new_n5297__ $abc$285720$new_new_n5298__ }
    connect \Y $abc$285720$new_new_n5300__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287790
    parameter \INIT_VALUE 64'0000000000000000001111110101111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5300__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3350__ $abc$285720$new_new_n5275__ $abc$285720$new_new_n5296__ }
    connect \Y $abc$285720$new_new_n5301__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287791
    parameter \INIT_VALUE 64'0000000000000000111100111111010100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5301__ $abc$285720$new_new_n5254__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5191__ $abc$285720$new_new_n5211__ }
    connect \Y $iopadmap$o_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287792
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3923__ $abc$285720$new_new_n3913__ $abc$285720$new_new_n3924__ $abc$285720$new_new_n3915__ }
    connect \Y $abc$285720$new_new_n5303__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287793
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3857__ $abc$285720$new_new_n3849__ $abc$285720$new_new_n3858__ $abc$285720$new_new_n3850__ }
    connect \Y $abc$285720$new_new_n5304__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287794
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5303__ $abc$285720$new_new_n3912__ $abc$285720$new_new_n5304__ $abc$285720$new_new_n3846__ }
    connect \Y $abc$285720$new_new_n5305__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287795
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3847__ $abc$285720$new_new_n3925__ $abc$285720$new_new_n3848__ $abc$285720$new_new_n3926__ }
    connect \Y $abc$285720$new_new_n5306__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287796
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3886__ $abc$285720$new_new_n3859__ $abc$285720$new_new_n3888__ $abc$285720$new_new_n3860__ }
    connect \Y $abc$285720$new_new_n5307__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287797
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5306__ $abc$285720$new_new_n3922__ $abc$285720$new_new_n5307__ $abc$285720$new_new_n3856__ }
    connect \Y $abc$285720$new_new_n5308__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287798
    parameter \INIT_VALUE 64'1111000011001100000000001010101000000000000000000000000000000000
    connect \A { $abc$285720$new_new_n3708__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3820__ $abc$285720$new_new_n3841__ $abc$285720$new_new_n5308__ }
    connect \Y $abc$285720$new_new_n5309__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287799
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100000101010101010101
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3873__ $abc$285720$new_new_n3894__ $abc$285720$new_new_n3883__ $abc$285720$new_new_n3904__ }
    connect \Y $abc$285720$new_new_n5310__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287800
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3865__ $abc$285720$new_new_n3866__ $abc$285720$new_new_n3875__ $abc$285720$new_new_n3877__ }
    connect \Y $abc$285720$new_new_n5311__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287801
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3885__ $abc$285720$new_new_n3887__ $abc$285720$new_new_n3895__ $abc$285720$new_new_n3897__ }
    connect \Y $abc$285720$new_new_n5312__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287802
    parameter \INIT_VALUE 64'0000111100001111000011110000110000001111000011110000111100001010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5311__ $abc$285720$new_new_n5312__ }
    connect \Y $abc$285720$new_new_n5313__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287803
    parameter \INIT_VALUE 64'1100110011001100101010101010101011110000111111110000000011111111
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3867__ $abc$285720$new_new_n3864__ $abc$285720$new_new_n3896__ $abc$285720$new_new_n3898__ }
    connect \Y $abc$285720$new_new_n5314__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287804
    parameter \INIT_VALUE 32'11110000111100001100110010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3906__ $abc$285720$new_new_n3874__ $abc$285720$new_new_n3876__ }
    connect \Y $abc$285720$new_new_n5315__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287805
    parameter \INIT_VALUE 50659328
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5314__ $abc$285720$new_new_n5315__ }
    connect \Y $abc$285720$new_new_n5316__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287806
    parameter \INIT_VALUE 64'0000000000000000111100001111000000000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3929__ $abc$285720$new_new_n3914__ $abc$285720$new_new_n3916__ }
    connect \Y $abc$285720$new_new_n5317__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287807
    parameter \INIT_VALUE 64'0000000000000000111101001111111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5317__ $abc$285720$new_new_n5313__ $abc$285720$new_new_n5316__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5310__ }
    connect \Y $abc$285720$new_new_n5318__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287808
    parameter \INIT_VALUE 8323072
    connect \A { $abc$285720$new_new_n5318__ $abc$285720$new_new_n5309__ $abc$285720$new_new_n5305__ $abc$285720$new_new_n3350__ $abc$285720$new_new_n3303__ }
    connect \Y $iopadmap$o_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287809
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4459__ \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$557.B [13] $auto$alumacc.cc:485:replace_alu$557.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287810
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3303__ $abc$285720$new_new_n3781__ $abc$285720$new_new_n3715__ $abc$285720$new_new_n3783__ $abc$285720$new_new_n3782__ }
    connect \Y $abc$285720$new_new_n5321__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287811
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3716__ $abc$285720$new_new_n3791__ $abc$285720$new_new_n3792__ $abc$285720$new_new_n3793__ }
    connect \Y $abc$285720$new_new_n5322__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287812
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5321__ $abc$285720$new_new_n3779__ $abc$285720$new_new_n5322__ $abc$285720$new_new_n3789__ }
    connect \Y $abc$285720$new_new_n5323__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287813
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3737__ $abc$285720$new_new_n3717__ $abc$285720$new_new_n3739__ $abc$285720$new_new_n3718__ }
    connect \Y $abc$285720$new_new_n5324__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287814
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3724__ $abc$285720$new_new_n3729__ $abc$285720$new_new_n5324__ $abc$285720$new_new_n3714__ }
    connect \Y $abc$285720$new_new_n5325__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287815
    parameter \INIT_VALUE 32'11110000111100001100110010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3752__ $abc$285720$new_new_n3736__ $abc$285720$new_new_n3738__ }
    connect \Y $abc$285720$new_new_n5326__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287816
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3745__ $abc$285720$new_new_n3750__ $abc$285720$new_new_n5326__ $abc$285720$new_new_n3735__ }
    connect \Y $abc$285720$new_new_n5327__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287817
    parameter \INIT_VALUE 64'0000000000000000111100001111000000000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3796__ $abc$285720$new_new_n3780__ $abc$285720$new_new_n3790__ }
    connect \Y $abc$285720$new_new_n5328__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287818
    parameter \INIT_VALUE 64'0000000000000000111100111111010100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5328__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5325__ $abc$285720$new_new_n5327__ }
    connect \Y $abc$285720$new_new_n5329__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287819
    parameter \INIT_VALUE 64'0011001101010101000011110000111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5329__ $abc$285720$new_new_n3350__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3709__ $abc$285720$new_new_n5323__ $abc$285720$new_new_n3774__ }
    connect \Y $iopadmap$o_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287820
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3257__ $abc$285720$new_new_n3259__ $abc$285720$new_new_n3282__ $abc$285720$new_new_n3284__ }
    connect \Y $abc$285720$new_new_n5331__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287821
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3263__ $abc$285720$new_new_n3265__ $abc$285720$new_new_n3287__ $abc$285720$new_new_n3288__ }
    connect \Y $abc$285720$new_new_n5332__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287822
    parameter \INIT_VALUE 64'0000111100001111000011110000110000001111000011110000111100001010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5331__ $abc$285720$new_new_n5332__ }
    connect \Y $abc$285720$new_new_n5333__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287823
    parameter \INIT_VALUE 64'0000000011111111111100001111111111001100110011001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3289__ $abc$285720$new_new_n3286__ $abc$285720$new_new_n3256__ $abc$285720$new_new_n3258__ }
    connect \Y $abc$285720$new_new_n5334__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287824
    parameter \INIT_VALUE 64'1111000011110000010101010101010111111111000000001100110011001100
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3281__ $abc$285720$new_new_n3305__ $abc$285720$new_new_n3283__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5335__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287825
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3272__ $abc$285720$new_new_n5334__ $abc$285720$new_new_n3295__ $abc$285720$new_new_n5335__ }
    connect \Y $abc$285720$new_new_n5336__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287826
    parameter \INIT_VALUE 64'1111000011110000111100001111000010101010110011001111111111111111
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n5336__ $abc$285720$new_new_n3277__ $abc$285720$new_new_n3300__ }
    connect \Y $abc$285720$new_new_n5337__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287827
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3367__ $abc$285720$new_new_n3357__ $abc$285720$new_new_n3368__ $abc$285720$new_new_n3359__ }
    connect \Y $abc$285720$new_new_n5338__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287828
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3388__ $abc$285720$new_new_n3380__ $abc$285720$new_new_n3389__ $abc$285720$new_new_n3381__ }
    connect \Y $abc$285720$new_new_n5339__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287829
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5338__ $abc$285720$new_new_n3356__ $abc$285720$new_new_n5339__ $abc$285720$new_new_n3377__ }
    connect \Y $abc$285720$new_new_n5340__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287830
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3378__ $abc$285720$new_new_n3369__ $abc$285720$new_new_n3379__ $abc$285720$new_new_n3370__ }
    connect \Y $abc$285720$new_new_n5341__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287831
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3264__ $abc$285720$new_new_n3390__ $abc$285720$new_new_n3266__ $abc$285720$new_new_n3391__ }
    connect \Y $abc$285720$new_new_n5342__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287832
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5341__ $abc$285720$new_new_n3366__ $abc$285720$new_new_n5342__ $abc$285720$new_new_n3387__ }
    connect \Y $abc$285720$new_new_n5343__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287833
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3328__ $abc$285720$new_new_n5340__ $abc$285720$new_new_n3349__ $abc$285720$new_new_n5343__ }
    connect \Y $abc$285720$new_new_n5344__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287834
    parameter \INIT_VALUE 64'0000000000000000000011110000111100000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1] $abc$285720$new_new_n3358__ $abc$285720$new_new_n3360__ }
    connect \Y $abc$285720$new_new_n5345__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287835
    parameter \INIT_VALUE 64'0000000000000000000101010011111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5345__ $abc$285720$new_new_n5344__ $abc$285720$new_new_n5337__ $abc$285720$new_new_n5333__ $abc$285720$new_new_n3708__ }
    connect \Y $iopadmap$o_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287836
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4563__ $abc$285720$new_new_n4558__ $abc$285720$new_new_n4564__ $abc$285720$new_new_n4559__ }
    connect \Y $abc$285720$new_new_n5347__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287837
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4555__ $abc$285720$new_new_n4568__ $abc$285720$new_new_n4556__ $abc$285720$new_new_n4569__ }
    connect \Y $abc$285720$new_new_n5348__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287838
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4565__ $abc$285720$new_new_n4560__ $abc$285720$new_new_n4566__ $abc$285720$new_new_n4561__ }
    connect \Y $abc$285720$new_new_n5349__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287839
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4581__ $abc$285720$new_new_n4570__ $abc$285720$new_new_n4583__ $abc$285720$new_new_n4571__ }
    connect \Y $abc$285720$new_new_n5350__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287840
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5347__ $abc$285720$new_new_n5348__ $abc$285720$new_new_n5349__ $abc$285720$new_new_n5350__ }
    connect \Y $abc$285720$new_new_n5351__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287841
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3394__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4640__ $abc$285720$new_new_n4661__ }
    connect \Y $abc$285720$new_new_n5352__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287842
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4602__ $abc$285720$new_new_n4575__ $abc$285720$new_new_n4604__ $abc$285720$new_new_n4577__ }
    connect \Y $abc$285720$new_new_n5353__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287843
    parameter \INIT_VALUE 64'1111111100000000010101010101010111110000111100001100110011001100
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4617__ $abc$285720$new_new_n4596__ $abc$285720$new_new_n4598__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5354__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287844
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4589__ $abc$285720$new_new_n5353__ $abc$285720$new_new_n4610__ $abc$285720$new_new_n5354__ }
    connect \Y $abc$285720$new_new_n5355__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287845
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4576__ $abc$285720$new_new_n4580__ $abc$285720$new_new_n4578__ $abc$285720$new_new_n4582__ }
    connect \Y $abc$285720$new_new_n5356__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287846
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4597__ $abc$285720$new_new_n4601__ $abc$285720$new_new_n4599__ $abc$285720$new_new_n4603__ }
    connect \Y $abc$285720$new_new_n5357__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287847
    parameter \INIT_VALUE 64'0011001100110011101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [7] $abc$285720$new_new_n3278__ $abc$285720$new_new_n4594__ $abc$285720$new_new_n5356__ $abc$285720$new_new_n4615__ $abc$285720$new_new_n5357__ }
    connect \Y $abc$285720$new_new_n5358__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287848
    parameter \INIT_VALUE 64'0000000000000000000011110000111100000000000000001100110010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3260__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0] $abc$285720$new_new_n4553__ $abc$285720$new_new_n4554__ }
    connect \Y $abc$285720$new_new_n5359__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287849
    parameter \INIT_VALUE 64'0000000000000000111100111111010100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5359__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5355__ $abc$285720$new_new_n5358__ }
    connect \Y $abc$285720$new_new_n5360__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287850
    parameter \INIT_VALUE 64'0000000000000000001111110101111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5360__ $abc$285720$new_new_n5352__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3350__ $abc$285720$new_new_n5351__ $abc$285720$new_new_n4552__ }
    connect \Y $iopadmap$o_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287851
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$692.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287852
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3622__ $abc$285720$new_new_n3623__ $abc$285720$new_new_n3647__ $abc$285720$new_new_n3620__ }
    connect \Y $abc$285720$new_new_n5363__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287853
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3643__ $abc$285720$new_new_n3644__ $abc$285720$new_new_n3662__ $abc$285720$new_new_n3641__ }
    connect \Y $abc$285720$new_new_n5364__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287854
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3632__ $abc$285720$new_new_n3633__ $abc$285720$new_new_n3657__ $abc$285720$new_new_n3630__ }
    connect \Y $abc$285720$new_new_n5365__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287855
    parameter \INIT_VALUE 64'1111111100000000010101010101010111110000111100001100110011001100
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3653__ $abc$285720$new_new_n3654__ $abc$285720$new_new_n3651__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
    connect \Y $abc$285720$new_new_n5366__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287856
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5363__ $abc$285720$new_new_n5364__ $abc$285720$new_new_n5365__ $abc$285720$new_new_n5366__ }
    connect \Y $abc$285720$new_new_n5367__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287857
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3627__ $abc$285720$new_new_n3628__ $abc$285720$new_new_n3621__ $abc$285720$new_new_n3625__ }
    connect \Y $abc$285720$new_new_n5368__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287858
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3648__ $abc$285720$new_new_n3649__ $abc$285720$new_new_n3642__ $abc$285720$new_new_n3646__ }
    connect \Y $abc$285720$new_new_n5369__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287859
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5368__ $abc$285720$new_new_n5369__ $abc$285720$new_new_n4965__ $abc$285720$new_new_n4966__ }
    connect \Y $abc$285720$new_new_n5370__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287860
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3585__ $abc$285720$new_new_n3605__ $abc$285720$new_new_n3586__ $abc$285720$new_new_n3606__ }
    connect \Y $abc$285720$new_new_n5371__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287861
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3588__ $abc$285720$new_new_n3595__ $abc$285720$new_new_n3589__ $abc$285720$new_new_n3576__ }
    connect \Y $abc$285720$new_new_n5372__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287862
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3608__ $abc$285720$new_new_n3578__ $abc$285720$new_new_n3609__ $abc$285720$new_new_n3579__ }
    connect \Y $abc$285720$new_new_n5373__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287863
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3613__ $abc$285720$new_new_n3598__ $abc$285720$new_new_n3614__ $abc$285720$new_new_n3599__ }
    connect \Y $abc$285720$new_new_n5374__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287864
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5371__ $abc$285720$new_new_n5372__ $abc$285720$new_new_n5373__ $abc$285720$new_new_n5374__ }
    connect \Y $abc$285720$new_new_n5375__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287865
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3583__ $abc$285720$new_new_n3543__ $abc$285720$new_new_n3584__ $abc$285720$new_new_n3544__ }
    connect \Y $abc$285720$new_new_n5376__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287866
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3590__ $abc$285720$new_new_n3594__ $abc$285720$new_new_n3591__ $abc$285720$new_new_n3575__ }
    connect \Y $abc$285720$new_new_n5377__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287867
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3610__ $abc$285720$new_new_n3580__ $abc$285720$new_new_n3611__ $abc$285720$new_new_n3581__ }
    connect \Y $abc$285720$new_new_n5378__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287868
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3615__ $abc$285720$new_new_n3600__ $abc$285720$new_new_n3616__ $abc$285720$new_new_n3601__ }
    connect \Y $abc$285720$new_new_n5379__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287869
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5376__ $abc$285720$new_new_n5377__ $abc$285720$new_new_n5378__ $abc$285720$new_new_n5379__ }
    connect \Y $abc$285720$new_new_n5380__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287870
    parameter \INIT_VALUE 32'11001010000000000000000000000000
    connect \A { $abc$285720$new_new_n3708__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5375__ $abc$285720$new_new_n5380__ }
    connect \Y $abc$285720$new_new_n5381__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287871
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3554__ $abc$285720$new_new_n3545__ $abc$285720$new_new_n3556__ $abc$285720$new_new_n3546__ }
    connect \Y $abc$285720$new_new_n5382__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287872
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3533__ $abc$285720$new_new_n3553__ $abc$285720$new_new_n3535__ $abc$285720$new_new_n3555__ }
    connect \Y $abc$285720$new_new_n5383__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287873
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3564__ $abc$285720$new_new_n3626__ $abc$285720$new_new_n3566__ $abc$285720$new_new_n3636__ }
    connect \Y $abc$285720$new_new_n5384__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287874
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3538__ $abc$285720$new_new_n3563__ $abc$285720$new_new_n3540__ $abc$285720$new_new_n3565__ }
    connect \Y $abc$285720$new_new_n5385__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287875
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5382__ $abc$285720$new_new_n5383__ $abc$285720$new_new_n5384__ $abc$285720$new_new_n5385__ }
    connect \Y $abc$285720$new_new_n5386__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287876
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3559__ $abc$285720$new_new_n3532__ $abc$285720$new_new_n3561__ $abc$285720$new_new_n3534__ }
    connect \Y $abc$285720$new_new_n5387__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287877
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3548__ $abc$285720$new_new_n3558__ $abc$285720$new_new_n3549__ $abc$285720$new_new_n3560__ }
    connect \Y $abc$285720$new_new_n5388__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287878
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3569__ $abc$285720$new_new_n3537__ $abc$285720$new_new_n3571__ $abc$285720$new_new_n3539__ }
    connect \Y $abc$285720$new_new_n5389__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287879
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3550__ $abc$285720$new_new_n3568__ $abc$285720$new_new_n3551__ $abc$285720$new_new_n3570__ }
    connect \Y $abc$285720$new_new_n5390__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287880
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5387__ $abc$285720$new_new_n5388__ $abc$285720$new_new_n5389__ $abc$285720$new_new_n5390__ }
    connect \Y $abc$285720$new_new_n5391__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287881
    parameter \INIT_VALUE 32'11110011111101010000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3260__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3603__ $abc$285720$new_new_n3604__ }
    connect \Y $abc$285720$new_new_n5392__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287882
    parameter \INIT_VALUE 64'1111000000110000111100000101000011110000111100001111000011110000
    connect \A { $abc$285720$new_new_n3708__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5392__ $abc$285720$new_new_n5386__ $abc$285720$new_new_n5391__ }
    connect \Y $abc$285720$new_new_n5393__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287883
    parameter \INIT_VALUE 64'0000000000000000111100111111010100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5393__ $abc$285720$new_new_n5381__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5367__ $abc$285720$new_new_n5370__ }
    connect \Y $iopadmap$o_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287884
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3441__ $abc$285720$new_new_n3443__ $abc$285720$new_new_n3446__ $abc$285720$new_new_n3448__ }
    connect \Y $abc$285720$new_new_n5395__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287885
    parameter \INIT_VALUE 201981952
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3461__ $abc$285720$new_new_n5395__ }
    connect \Y $abc$285720$new_new_n5396__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287886
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3507__ $abc$285720$new_new_n3442__ $abc$285720$new_new_n3454__ $abc$285720$new_new_n3447__ }
    connect \Y $abc$285720$new_new_n5397__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287887
    parameter \INIT_VALUE 64'1010101010101010110011001100110011110000111100001111111100000000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8:7] $abc$285720$new_new_n3509__ $abc$285720$new_new_n3444__ $abc$285720$new_new_n3455__ $abc$285720$new_new_n3449__ }
    connect \Y $abc$285720$new_new_n5398__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287888
    parameter \INIT_VALUE 64'0011001101010101111111111111111100001111000011110000111100001111
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3483__ $abc$285720$new_new_n5397__ $abc$285720$new_new_n5398__ }
    connect \Y $abc$285720$new_new_n5399__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287889
    parameter \INIT_VALUE 64'1111111100000000101010101010101011110000111100001100110011001100
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3527__ $abc$285720$new_new_n3516__ $abc$285720$new_new_n3518__ $abc$285720$new_new_n3528__ }
    connect \Y $abc$285720$new_new_n5400__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287890
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3504__ $abc$285720$new_new_n3525__ $abc$285720$new_new_n5400__ $abc$285720$new_new_n3499__ }
    connect \Y $abc$285720$new_new_n5401__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287891
    parameter \INIT_VALUE 53167
    connect \A { $abc$285720$new_new_n3304__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3494__ $abc$285720$new_new_n3515__ }
    connect \Y $abc$285720$new_new_n5402__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287892
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3517__ $abc$285720$new_new_n3485__ $abc$285720$new_new_n3519__ $abc$285720$new_new_n3487__ }
    connect \Y $abc$285720$new_new_n5403__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287893
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [5] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3506__ $abc$285720$new_new_n3508__ $abc$285720$new_new_n3486__ $abc$285720$new_new_n3488__ }
    connect \Y $abc$285720$new_new_n5404__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287894
    parameter \INIT_VALUE 32'11111100111110100000000000000000
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5403__ $abc$285720$new_new_n5404__ }
    connect \Y $abc$285720$new_new_n5405__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287895
    parameter \INIT_VALUE 32'11110011111101010000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3260__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3452__ $abc$285720$new_new_n3453__ }
    connect \Y $abc$285720$new_new_n5406__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287896
    parameter \INIT_VALUE 64'0000000011101111111011111110111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5406__ $abc$285720$new_new_n5405__ $abc$285720$new_new_n5402__ $abc$285720$new_new_n5401__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ }
    connect \Y $abc$285720$new_new_n5407__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287897
    parameter \INIT_VALUE 64'0000111111111111010001001111111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5407__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3708__ $abc$285720$new_new_n3439__ $abc$285720$new_new_n5399__ $abc$285720$new_new_n5396__ }
    connect \Y $iopadmap$o_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287898
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$581.B [12] $auto$alumacc.cc:485:replace_alu$581.A [12] $auto$alumacc.cc:485:replace_alu$581.B [11] $auto$alumacc.cc:485:replace_alu$581.A [11:10] $auto$alumacc.cc:485:replace_alu$581.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287899
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287900
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4826__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$581.B [13] $auto$alumacc.cc:485:replace_alu$581.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287901
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4826__ $auto$alumacc.cc:485:replace_alu$581.B [13] $auto$alumacc.cc:485:replace_alu$581.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287902
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$581.B [14] $auto$alumacc.cc:485:replace_alu$581.A [14] $abc$285720$new_new_n4826__ $auto$alumacc.cc:485:replace_alu$581.B [13] $auto$alumacc.cc:485:replace_alu$581.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287903
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$581.B [14] $auto$alumacc.cc:485:replace_alu$581.A [14] $abc$285720$new_new_n4826__ $auto$alumacc.cc:485:replace_alu$581.B [13] $auto$alumacc.cc:485:replace_alu$581.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287904
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4827__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$581.B [15] $auto$alumacc.cc:485:replace_alu$581.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287905
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4827__ $auto$alumacc.cc:485:replace_alu$581.B [15] $auto$alumacc.cc:485:replace_alu$581.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287906
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$581.B [16] $auto$alumacc.cc:485:replace_alu$581.A [16] $abc$285720$new_new_n4827__ $auto$alumacc.cc:485:replace_alu$581.B [15] $auto$alumacc.cc:485:replace_alu$581.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287907
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$581.B [16] $auto$alumacc.cc:485:replace_alu$581.A [16] $abc$285720$new_new_n4827__ $auto$alumacc.cc:485:replace_alu$581.B [15] $auto$alumacc.cc:485:replace_alu$581.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287908
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4828__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287909
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287910
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4828__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$581.A [18] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287911
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [18] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287912
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n4828__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$581.A [19] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287913
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [19] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287914
    parameter \INIT_VALUE 16'0100000000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$581.A [19:17] $auto$alumacc.cc:485:replace_alu$581.B [23] }
    connect \Y $abc$285720$new_new_n5425__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287915
    parameter \INIT_VALUE 16'0000000100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.A [19:17] }
    connect \Y $abc$285720$new_new_n5426__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287916
    parameter \INIT_VALUE 16'0011110001011010
    connect \A { $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [20] $abc$285720$new_new_n5426__ $abc$285720$new_new_n5425__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287917
    parameter \INIT_VALUE 32'11000011001111001010010101011010
    connect \A { $abc$285720$new_new_n4828__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$581.A [20] $abc$285720$new_new_n5426__ $abc$285720$new_new_n5425__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287918
    parameter \INIT_VALUE 32'11110011000001000101111100100000
    connect \A { $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [21:20] $abc$285720$new_new_n5426__ $abc$285720$new_new_n5425__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287919
    parameter \INIT_VALUE 64'0000110011111011111100110000010010100000110111110101111100100000
    connect \A { $abc$285720$new_new_n4828__ \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$581.A [21:20] $abc$285720$new_new_n5426__ $abc$285720$new_new_n5425__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287920
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$581.A [22] $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [21] $abc$285720$new_new_n4825__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287921
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$581.A [22] $abc$285720$new_new_n4828__ $auto$alumacc.cc:485:replace_alu$581.A [21] $abc$285720$new_new_n4825__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287922
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287923
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287924
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287925
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287926
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n3232__ $auto$alumacc.cc:485:replace_alu$626.B [13] $auto$alumacc.cc:485:replace_alu$626.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287927
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n5138__ $abc$285720$new_new_n5136__ }
    connect \Y $abc$285720$new_new_n5438__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287928
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5068__ $abc$285720$new_new_n5053__ $abc$285720$new_new_n5051__ $abc$285720$new_new_n5061__ }
    connect \Y $abc$285720$new_new_n5439__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287929
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5064__ $abc$285720$new_new_n5058__ $abc$285720$new_new_n5056__ $abc$285720$new_new_n5066__ }
    connect \Y $abc$285720$new_new_n5440__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287930
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5069__ $abc$285720$new_new_n5054__ $abc$285720$new_new_n5052__ $abc$285720$new_new_n5062__ }
    connect \Y $abc$285720$new_new_n5441__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287931
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5137__ $abc$285720$new_new_n5059__ $abc$285720$new_new_n5057__ $abc$285720$new_new_n5067__ }
    connect \Y $abc$285720$new_new_n5442__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287932
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5439__ $abc$285720$new_new_n5440__ $abc$285720$new_new_n5441__ $abc$285720$new_new_n5442__ }
    connect \Y $abc$285720$new_new_n5443__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287933
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5089__ $abc$285720$new_new_n5074__ $abc$285720$new_new_n5072__ $abc$285720$new_new_n5082__ }
    connect \Y $abc$285720$new_new_n5444__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287934
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5085__ $abc$285720$new_new_n5079__ $abc$285720$new_new_n5077__ $abc$285720$new_new_n5087__ }
    connect \Y $abc$285720$new_new_n5445__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287935
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5090__ $abc$285720$new_new_n5075__ $abc$285720$new_new_n5073__ $abc$285720$new_new_n5083__ }
    connect \Y $abc$285720$new_new_n5446__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287936
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5063__ $abc$285720$new_new_n5080__ $abc$285720$new_new_n5078__ $abc$285720$new_new_n5088__ }
    connect \Y $abc$285720$new_new_n5447__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287937
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5444__ $abc$285720$new_new_n5445__ $abc$285720$new_new_n5446__ $abc$285720$new_new_n5447__ }
    connect \Y $abc$285720$new_new_n5448__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287938
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5110__ $abc$285720$new_new_n5095__ $abc$285720$new_new_n5093__ $abc$285720$new_new_n5103__ }
    connect \Y $abc$285720$new_new_n5449__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287939
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5106__ $abc$285720$new_new_n5100__ $abc$285720$new_new_n5098__ $abc$285720$new_new_n5108__ }
    connect \Y $abc$285720$new_new_n5450__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287940
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5111__ $abc$285720$new_new_n5096__ $abc$285720$new_new_n5094__ $abc$285720$new_new_n5104__ }
    connect \Y $abc$285720$new_new_n5451__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287941
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5084__ $abc$285720$new_new_n5101__ $abc$285720$new_new_n5099__ $abc$285720$new_new_n5109__ }
    connect \Y $abc$285720$new_new_n5452__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287942
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5449__ $abc$285720$new_new_n5450__ $abc$285720$new_new_n5451__ $abc$285720$new_new_n5452__ }
    connect \Y $abc$285720$new_new_n5453__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287943
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5131__ $abc$285720$new_new_n5116__ $abc$285720$new_new_n5114__ $abc$285720$new_new_n5124__ }
    connect \Y $abc$285720$new_new_n5454__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287944
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5127__ $abc$285720$new_new_n5121__ $abc$285720$new_new_n5119__ $abc$285720$new_new_n5129__ }
    connect \Y $abc$285720$new_new_n5455__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287945
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5132__ $abc$285720$new_new_n5117__ $abc$285720$new_new_n5115__ $abc$285720$new_new_n5125__ }
    connect \Y $abc$285720$new_new_n5456__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287946
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5105__ $abc$285720$new_new_n5122__ $abc$285720$new_new_n5120__ $abc$285720$new_new_n5130__ }
    connect \Y $abc$285720$new_new_n5457__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287947
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5454__ $abc$285720$new_new_n5455__ $abc$285720$new_new_n5456__ $abc$285720$new_new_n5457__ }
    connect \Y $abc$285720$new_new_n5458__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287948
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5443__ $abc$285720$new_new_n5448__ $abc$285720$new_new_n5453__ $abc$285720$new_new_n5458__ }
    connect \Y $abc$285720$new_new_n5459__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287949
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5043__ $abc$285720$new_new_n5009__ $abc$285720$new_new_n5007__ $abc$285720$new_new_n5046__ }
    connect \Y $abc$285720$new_new_n5460__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287950
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5018__ $abc$285720$new_new_n5010__ $abc$285720$new_new_n5008__ $abc$285720$new_new_n5042__ }
    connect \Y $abc$285720$new_new_n5461__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287951
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5019__ $abc$285720$new_new_n5031__ $abc$285720$new_new_n5029__ $abc$285720$new_new_n5021__ }
    connect \Y $abc$285720$new_new_n5462__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287952
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5126__ $abc$285720$new_new_n5032__ $abc$285720$new_new_n5030__ $abc$285720$new_new_n5022__ }
    connect \Y $abc$285720$new_new_n5463__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287953
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5460__ $abc$285720$new_new_n5461__ $abc$285720$new_new_n5462__ $abc$285720$new_new_n5463__ }
    connect \Y $abc$285720$new_new_n5464__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287954
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5465__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287955
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5465__ $abc$285720$new_new_n5014__ $abc$285720$new_new_n5012__ $abc$285720$new_new_n5048__ }
    connect \Y $abc$285720$new_new_n5466__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287956
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5036__ $abc$285720$new_new_n5015__ $abc$285720$new_new_n5013__ $abc$285720$new_new_n5041__ }
    connect \Y $abc$285720$new_new_n5467__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287957
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5037__ $abc$285720$new_new_n5026__ $abc$285720$new_new_n5024__ $abc$285720$new_new_n5034__ }
    connect \Y $abc$285720$new_new_n5468__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287958
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5047__ $abc$285720$new_new_n5027__ $abc$285720$new_new_n5025__ $abc$285720$new_new_n5035__ }
    connect \Y $abc$285720$new_new_n5469__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287959
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5466__ $abc$285720$new_new_n5467__ $abc$285720$new_new_n5468__ $abc$285720$new_new_n5469__ }
    connect \Y $abc$285720$new_new_n5470__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287960
    parameter \INIT_VALUE 16'0000110000001010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5464__ $abc$285720$new_new_n5470__ }
    connect \Y $abc$285720$new_new_n5471__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287961
    parameter \INIT_VALUE 64'0000000000110011000000000101111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n5471__ $abc$285720$new_new_n5438__ $abc$285720$new_new_n5459__ $abc$285720$new_new_n3304__ }
    connect \Y $iopadmap$o_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$287962
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n5299__ $abc$285720$new_new_n5297__ }
    connect \Y $abc$285720$new_new_n5473__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287963
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5278__ $abc$285720$new_new_n5214__ $abc$285720$new_new_n5212__ $abc$285720$new_new_n5255__ }
    connect \Y $abc$285720$new_new_n5474__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287964
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5258__ $abc$285720$new_new_n5219__ $abc$285720$new_new_n5217__ $abc$285720$new_new_n5276__ }
    connect \Y $abc$285720$new_new_n5475__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287965
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5279__ $abc$285720$new_new_n5215__ $abc$285720$new_new_n5213__ $abc$285720$new_new_n5256__ }
    connect \Y $abc$285720$new_new_n5476__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287966
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5298__ $abc$285720$new_new_n5220__ $abc$285720$new_new_n5218__ $abc$285720$new_new_n5277__ }
    connect \Y $abc$285720$new_new_n5477__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287967
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5474__ $abc$285720$new_new_n5475__ $abc$285720$new_new_n5476__ $abc$285720$new_new_n5477__ }
    connect \Y $abc$285720$new_new_n5478__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287968
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5283__ $abc$285720$new_new_n5235__ $abc$285720$new_new_n5233__ $abc$285720$new_new_n5260__ }
    connect \Y $abc$285720$new_new_n5479__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287969
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5263__ $abc$285720$new_new_n5240__ $abc$285720$new_new_n5238__ $abc$285720$new_new_n5281__ }
    connect \Y $abc$285720$new_new_n5480__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287970
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5284__ $abc$285720$new_new_n5236__ $abc$285720$new_new_n5234__ $abc$285720$new_new_n5261__ }
    connect \Y $abc$285720$new_new_n5481__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287971
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5257__ $abc$285720$new_new_n5241__ $abc$285720$new_new_n5239__ $abc$285720$new_new_n5282__ }
    connect \Y $abc$285720$new_new_n5482__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287972
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5479__ $abc$285720$new_new_n5480__ $abc$285720$new_new_n5481__ $abc$285720$new_new_n5482__ }
    connect \Y $abc$285720$new_new_n5483__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287973
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5288__ $abc$285720$new_new_n5224__ $abc$285720$new_new_n5222__ $abc$285720$new_new_n5265__ }
    connect \Y $abc$285720$new_new_n5484__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287974
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5268__ $abc$285720$new_new_n5229__ $abc$285720$new_new_n5227__ $abc$285720$new_new_n5286__ }
    connect \Y $abc$285720$new_new_n5485__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287975
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5289__ $abc$285720$new_new_n5225__ $abc$285720$new_new_n5223__ $abc$285720$new_new_n5266__ }
    connect \Y $abc$285720$new_new_n5486__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287976
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5262__ $abc$285720$new_new_n5230__ $abc$285720$new_new_n5228__ $abc$285720$new_new_n5287__ }
    connect \Y $abc$285720$new_new_n5487__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287977
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5484__ $abc$285720$new_new_n5485__ $abc$285720$new_new_n5486__ $abc$285720$new_new_n5487__ }
    connect \Y $abc$285720$new_new_n5488__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287978
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5293__ $abc$285720$new_new_n5245__ $abc$285720$new_new_n5243__ $abc$285720$new_new_n5270__ }
    connect \Y $abc$285720$new_new_n5489__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287979
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5273__ $abc$285720$new_new_n5250__ $abc$285720$new_new_n5248__ $abc$285720$new_new_n5291__ }
    connect \Y $abc$285720$new_new_n5490__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287980
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5294__ $abc$285720$new_new_n5246__ $abc$285720$new_new_n5244__ $abc$285720$new_new_n5271__ }
    connect \Y $abc$285720$new_new_n5491__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287981
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5267__ $abc$285720$new_new_n5251__ $abc$285720$new_new_n5249__ $abc$285720$new_new_n5292__ }
    connect \Y $abc$285720$new_new_n5492__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287982
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5489__ $abc$285720$new_new_n5490__ $abc$285720$new_new_n5491__ $abc$285720$new_new_n5492__ }
    connect \Y $abc$285720$new_new_n5493__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287983
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5478__ $abc$285720$new_new_n5483__ $abc$285720$new_new_n5488__ $abc$285720$new_new_n5493__ }
    connect \Y $abc$285720$new_new_n5494__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287984
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5188__ $abc$285720$new_new_n5173__ $abc$285720$new_new_n5171__ $abc$285720$new_new_n5181__ }
    connect \Y $abc$285720$new_new_n5495__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287985
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5184__ $abc$285720$new_new_n5178__ $abc$285720$new_new_n5176__ $abc$285720$new_new_n5186__ }
    connect \Y $abc$285720$new_new_n5496__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287986
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5189__ $abc$285720$new_new_n5174__ $abc$285720$new_new_n5172__ $abc$285720$new_new_n5182__ }
    connect \Y $abc$285720$new_new_n5497__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287987
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5272__ $abc$285720$new_new_n5179__ $abc$285720$new_new_n5177__ $abc$285720$new_new_n5187__ }
    connect \Y $abc$285720$new_new_n5498__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287988
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5495__ $abc$285720$new_new_n5496__ $abc$285720$new_new_n5497__ $abc$285720$new_new_n5498__ }
    connect \Y $abc$285720$new_new_n5499__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287989
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5208__ $abc$285720$new_new_n5194__ $abc$285720$new_new_n5192__ $abc$285720$new_new_n5204__ }
    connect \Y $abc$285720$new_new_n5500__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287990
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5203__ $abc$285720$new_new_n5199__ $abc$285720$new_new_n5197__ $abc$285720$new_new_n5206__ }
    connect \Y $abc$285720$new_new_n5501__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287991
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5209__ $abc$285720$new_new_n5195__ $abc$285720$new_new_n5193__ $abc$285720$new_new_n5202__ }
    connect \Y $abc$285720$new_new_n5502__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287992
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5183__ $abc$285720$new_new_n5200__ $abc$285720$new_new_n5198__ $abc$285720$new_new_n5207__ }
    connect \Y $abc$285720$new_new_n5503__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287993
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5500__ $abc$285720$new_new_n5501__ $abc$285720$new_new_n5502__ $abc$285720$new_new_n5503__ }
    connect \Y $abc$285720$new_new_n5504__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287994
    parameter \INIT_VALUE 16'0000110000001010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5499__ $abc$285720$new_new_n5504__ }
    connect \Y $abc$285720$new_new_n5505__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287995
    parameter \INIT_VALUE 64'0000000000110011000000000101111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n5505__ $abc$285720$new_new_n5473__ $abc$285720$new_new_n5494__ $abc$285720$new_new_n3304__ }
    connect \Y $iopadmap$o_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$287996
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [11] $auto$alumacc.cc:485:replace_alu$599.A [11] $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$287997
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$599.B [11] $auto$alumacc.cc:485:replace_alu$599.A [11] $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$287998
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [12] $auto$alumacc.cc:485:replace_alu$599.A [12] $auto$alumacc.cc:485:replace_alu$599.B [11] $auto$alumacc.cc:485:replace_alu$599.A [11] $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$287999
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288000
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$599.A [10] $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.B [11] $auto$alumacc.cc:485:replace_alu$599.B [12] $auto$alumacc.cc:485:replace_alu$599.A [12:11] }
    connect \Y $abc$285720$new_new_n5511__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288001
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n5511__ \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$599.B [13] $auto$alumacc.cc:485:replace_alu$599.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288002
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n5511__ $auto$alumacc.cc:485:replace_alu$599.B [13] $auto$alumacc.cc:485:replace_alu$599.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288003
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [14] $auto$alumacc.cc:485:replace_alu$599.A [14] $abc$285720$new_new_n5511__ $auto$alumacc.cc:485:replace_alu$599.B [13] $auto$alumacc.cc:485:replace_alu$599.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288004
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$599.B [14] $auto$alumacc.cc:485:replace_alu$599.A [14] $abc$285720$new_new_n5511__ $auto$alumacc.cc:485:replace_alu$599.B [13] $auto$alumacc.cc:485:replace_alu$599.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288005
    parameter \INIT_VALUE 1336979535
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [15] $auto$alumacc.cc:485:replace_alu$599.A [15] $abc$285720$new_new_n4771__ $abc$285720$new_new_n4770__ $abc$285720$new_new_n4769__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288006
    parameter \INIT_VALUE 64'1011000001001111010011111011000001001111101100001011000001001111
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$599.B [15] $auto$alumacc.cc:485:replace_alu$599.A [15] $abc$285720$new_new_n4771__ $abc$285720$new_new_n4770__ $abc$285720$new_new_n4769__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288007
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4772__ \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$599.B [16] $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288008
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4772__ $auto$alumacc.cc:485:replace_alu$599.B [16] $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288009
    parameter \INIT_VALUE 32'11101000000101110001011111101000
    connect \A { $auto$alumacc.cc:485:replace_alu$599.A [17] $auto$alumacc.cc:485:replace_alu$599.B [23] $abc$285720$new_new_n4772__ $auto$alumacc.cc:485:replace_alu$599.B [16] $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288010
    parameter \INIT_VALUE 64'0001011111101000111010000001011111101000000101110001011111101000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$599.A [17] $auto$alumacc.cc:485:replace_alu$599.B [23] $abc$285720$new_new_n4772__ $auto$alumacc.cc:485:replace_alu$599.B [16] $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288011
    parameter \INIT_VALUE 64'1111111100010111000000001110100011101000111111110001011100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$599.A [17] $auto$alumacc.cc:485:replace_alu$599.A [18] $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [16] $abc$285720$new_new_n4772__ $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288012
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288013
    parameter \INIT_VALUE 8'00010111
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [16] $abc$285720$new_new_n4772__ $auto$alumacc.cc:485:replace_alu$599.A [16] }
    connect \Y $abc$285720$new_new_n5524__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288014
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$599.A [19] $abc$285720$new_new_n5524__ $auto$alumacc.cc:485:replace_alu$599.A [17] $auto$alumacc.cc:485:replace_alu$599.A [18] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288015
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n5524__ $auto$alumacc.cc:485:replace_alu$599.A [19] $auto$alumacc.cc:485:replace_alu$599.A [17] $auto$alumacc.cc:485:replace_alu$599.A [18] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288016
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4774__ \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$599.A [20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288017
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4774__ $auto$alumacc.cc:485:replace_alu$599.A [20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288018
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$599.A [21] $abc$285720$new_new_n4774__ $auto$alumacc.cc:485:replace_alu$599.A [20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288019
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4774__ $auto$alumacc.cc:485:replace_alu$599.A [21:20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288020
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$599.A [22] $abc$285720$new_new_n4774__ $auto$alumacc.cc:485:replace_alu$599.A [21:20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288021
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4774__ $auto$alumacc.cc:485:replace_alu$599.A [22:20] $auto$alumacc.cc:485:replace_alu$599.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288022
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288023
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [19:17] $auto$alumacc.cc:485:replace_alu$626.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288024
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n3929__ $abc$285720$new_new_n3914__ }
    connect \Y $abc$285720$new_new_n5535__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288025
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3910__ $abc$285720$new_new_n3802__ $abc$285720$new_new_n3800__ $abc$285720$new_new_n3923__ }
    connect \Y $abc$285720$new_new_n5536__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288026
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3915__ $abc$285720$new_new_n3807__ $abc$285720$new_new_n3805__ $abc$285720$new_new_n3908__ }
    connect \Y $abc$285720$new_new_n5537__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288027
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3911__ $abc$285720$new_new_n3803__ $abc$285720$new_new_n3801__ $abc$285720$new_new_n3913__ }
    connect \Y $abc$285720$new_new_n5538__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288028
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3916__ $abc$285720$new_new_n3808__ $abc$285720$new_new_n3806__ $abc$285720$new_new_n3909__ }
    connect \Y $abc$285720$new_new_n5539__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288029
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5536__ $abc$285720$new_new_n5537__ $abc$285720$new_new_n5538__ $abc$285720$new_new_n5539__ }
    connect \Y $abc$285720$new_new_n5540__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288030
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3920__ $abc$285720$new_new_n3823__ $abc$285720$new_new_n3821__ $abc$285720$new_new_n3847__ }
    connect \Y $abc$285720$new_new_n5541__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288031
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3926__ $abc$285720$new_new_n3828__ $abc$285720$new_new_n3826__ $abc$285720$new_new_n3918__ }
    connect \Y $abc$285720$new_new_n5542__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288032
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3921__ $abc$285720$new_new_n3824__ $abc$285720$new_new_n3822__ $abc$285720$new_new_n3925__ }
    connect \Y $abc$285720$new_new_n5543__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288033
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3924__ $abc$285720$new_new_n3829__ $abc$285720$new_new_n3827__ $abc$285720$new_new_n3919__ }
    connect \Y $abc$285720$new_new_n5544__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288034
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5541__ $abc$285720$new_new_n5542__ $abc$285720$new_new_n5543__ $abc$285720$new_new_n5544__ }
    connect \Y $abc$285720$new_new_n5545__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288035
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3844__ $abc$285720$new_new_n3812__ $abc$285720$new_new_n3810__ $abc$285720$new_new_n3857__ }
    connect \Y $abc$285720$new_new_n5546__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288036
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3850__ $abc$285720$new_new_n3817__ $abc$285720$new_new_n3815__ $abc$285720$new_new_n3842__ }
    connect \Y $abc$285720$new_new_n5547__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288037
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3845__ $abc$285720$new_new_n3813__ $abc$285720$new_new_n3811__ $abc$285720$new_new_n3849__ }
    connect \Y $abc$285720$new_new_n5548__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288038
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3848__ $abc$285720$new_new_n3818__ $abc$285720$new_new_n3816__ $abc$285720$new_new_n3843__ }
    connect \Y $abc$285720$new_new_n5549__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288039
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5546__ $abc$285720$new_new_n5547__ $abc$285720$new_new_n5548__ $abc$285720$new_new_n5549__ }
    connect \Y $abc$285720$new_new_n5550__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288040
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3854__ $abc$285720$new_new_n3833__ $abc$285720$new_new_n3831__ $abc$285720$new_new_n3886__ }
    connect \Y $abc$285720$new_new_n5551__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288041
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3860__ $abc$285720$new_new_n3838__ $abc$285720$new_new_n3836__ $abc$285720$new_new_n3852__ }
    connect \Y $abc$285720$new_new_n5552__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288042
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3855__ $abc$285720$new_new_n3834__ $abc$285720$new_new_n3832__ $abc$285720$new_new_n3859__ }
    connect \Y $abc$285720$new_new_n5553__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288043
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3858__ $abc$285720$new_new_n3839__ $abc$285720$new_new_n3837__ $abc$285720$new_new_n3853__ }
    connect \Y $abc$285720$new_new_n5554__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288044
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5551__ $abc$285720$new_new_n5552__ $abc$285720$new_new_n5553__ $abc$285720$new_new_n5554__ }
    connect \Y $abc$285720$new_new_n5555__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288045
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5540__ $abc$285720$new_new_n5545__ $abc$285720$new_new_n5550__ $abc$285720$new_new_n5555__ }
    connect \Y $abc$285720$new_new_n5556__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288046
    parameter \INIT_VALUE 1427050291
    connect \A { $auto$maccmap.cc:240:synth$2515.B [1] $auto$maccmap.cc:240:synth$2515.B [2] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5557__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288047
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5557__ $abc$285720$new_new_n3871__ $abc$285720$new_new_n3869__ $abc$285720$new_new_n3896__ }
    connect \Y $abc$285720$new_new_n5558__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288048
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3866__ $abc$285720$new_new_n3872__ $abc$285720$new_new_n3870__ $abc$285720$new_new_n3864__ }
    connect \Y $abc$285720$new_new_n5559__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288049
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3887__ $abc$285720$new_new_n3892__ $abc$285720$new_new_n3890__ $abc$285720$new_new_n3865__ }
    connect \Y $abc$285720$new_new_n5560__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288050
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3888__ $abc$285720$new_new_n3893__ $abc$285720$new_new_n3891__ $abc$285720$new_new_n3885__ }
    connect \Y $abc$285720$new_new_n5561__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288051
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5558__ $abc$285720$new_new_n5559__ $abc$285720$new_new_n5560__ $abc$285720$new_new_n5561__ }
    connect \Y $abc$285720$new_new_n5562__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288052
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3876__ $abc$285720$new_new_n3881__ $abc$285720$new_new_n3879__ $abc$285720$new_new_n3906__ }
    connect \Y $abc$285720$new_new_n5563__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288053
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3877__ $abc$285720$new_new_n3882__ $abc$285720$new_new_n3880__ $abc$285720$new_new_n3874__ }
    connect \Y $abc$285720$new_new_n5564__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288054
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3897__ $abc$285720$new_new_n3902__ $abc$285720$new_new_n3900__ $abc$285720$new_new_n3875__ }
    connect \Y $abc$285720$new_new_n5565__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288055
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3898__ $abc$285720$new_new_n3903__ $abc$285720$new_new_n3901__ $abc$285720$new_new_n3895__ }
    connect \Y $abc$285720$new_new_n5566__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288056
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5563__ $abc$285720$new_new_n5564__ $abc$285720$new_new_n5565__ $abc$285720$new_new_n5566__ }
    connect \Y $abc$285720$new_new_n5567__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288057
    parameter \INIT_VALUE 16'0000110000000101
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5562__ $abc$285720$new_new_n5567__ }
    connect \Y $abc$285720$new_new_n5568__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288058
    parameter \INIT_VALUE 64'0000000000110011000000000101111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n5568__ $abc$285720$new_new_n5535__ $abc$285720$new_new_n5556__ $abc$285720$new_new_n3304__ }
    connect \Y $iopadmap$o_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288059
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n3796__ $abc$285720$new_new_n3780__ }
    connect \Y $abc$285720$new_new_n5570__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288060
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3756__ $abc$285720$new_new_n3668__ $abc$285720$new_new_n3666__ $abc$285720$new_new_n3781__ }
    connect \Y $abc$285720$new_new_n5571__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288061
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3785__ $abc$285720$new_new_n3673__ $abc$285720$new_new_n3671__ $abc$285720$new_new_n3754__ }
    connect \Y $abc$285720$new_new_n5572__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288062
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3757__ $abc$285720$new_new_n3669__ $abc$285720$new_new_n3667__ $abc$285720$new_new_n3775__ }
    connect \Y $abc$285720$new_new_n5573__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288063
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3790__ $abc$285720$new_new_n3674__ $abc$285720$new_new_n3672__ $abc$285720$new_new_n3755__ }
    connect \Y $abc$285720$new_new_n5574__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288064
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5571__ $abc$285720$new_new_n5572__ $abc$285720$new_new_n5573__ $abc$285720$new_new_n5574__ }
    connect \Y $abc$285720$new_new_n5575__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288065
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3761__ $abc$285720$new_new_n3689__ $abc$285720$new_new_n3687__ $abc$285720$new_new_n3782__ }
    connect \Y $abc$285720$new_new_n5576__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288066
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3786__ $abc$285720$new_new_n3694__ $abc$285720$new_new_n3692__ $abc$285720$new_new_n3759__ }
    connect \Y $abc$285720$new_new_n5577__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288067
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3762__ $abc$285720$new_new_n3690__ $abc$285720$new_new_n3688__ $abc$285720$new_new_n3776__ }
    connect \Y $abc$285720$new_new_n5578__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288068
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3791__ $abc$285720$new_new_n3695__ $abc$285720$new_new_n3693__ $abc$285720$new_new_n3760__ }
    connect \Y $abc$285720$new_new_n5579__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288069
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5576__ $abc$285720$new_new_n5577__ $abc$285720$new_new_n5578__ $abc$285720$new_new_n5579__ }
    connect \Y $abc$285720$new_new_n5580__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288070
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3766__ $abc$285720$new_new_n3678__ $abc$285720$new_new_n3676__ $abc$285720$new_new_n3783__ }
    connect \Y $abc$285720$new_new_n5581__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288071
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3787__ $abc$285720$new_new_n3683__ $abc$285720$new_new_n3681__ $abc$285720$new_new_n3764__ }
    connect \Y $abc$285720$new_new_n5582__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288072
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3767__ $abc$285720$new_new_n3679__ $abc$285720$new_new_n3677__ $abc$285720$new_new_n3777__ }
    connect \Y $abc$285720$new_new_n5583__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288073
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3792__ $abc$285720$new_new_n3684__ $abc$285720$new_new_n3682__ $abc$285720$new_new_n3765__ }
    connect \Y $abc$285720$new_new_n5584__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288074
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5581__ $abc$285720$new_new_n5582__ $abc$285720$new_new_n5583__ $abc$285720$new_new_n5584__ }
    connect \Y $abc$285720$new_new_n5585__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288075
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3771__ $abc$285720$new_new_n3699__ $abc$285720$new_new_n3697__ $abc$285720$new_new_n3715__ }
    connect \Y $abc$285720$new_new_n5586__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288076
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3788__ $abc$285720$new_new_n3704__ $abc$285720$new_new_n3702__ $abc$285720$new_new_n3769__ }
    connect \Y $abc$285720$new_new_n5587__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288077
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3772__ $abc$285720$new_new_n3700__ $abc$285720$new_new_n3698__ $abc$285720$new_new_n3778__ }
    connect \Y $abc$285720$new_new_n5588__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288078
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3793__ $abc$285720$new_new_n3705__ $abc$285720$new_new_n3703__ $abc$285720$new_new_n3770__ }
    connect \Y $abc$285720$new_new_n5589__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288079
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5586__ $abc$285720$new_new_n5587__ $abc$285720$new_new_n5588__ $abc$285720$new_new_n5589__ }
    connect \Y $abc$285720$new_new_n5590__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288080
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5575__ $abc$285720$new_new_n5580__ $abc$285720$new_new_n5585__ $abc$285720$new_new_n5590__ }
    connect \Y $abc$285720$new_new_n5591__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288081
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3712__ $abc$285720$new_new_n3722__ $abc$285720$new_new_n3720__ $abc$285720$new_new_n3737__ }
    connect \Y $abc$285720$new_new_n5592__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288082
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3718__ $abc$285720$new_new_n3727__ $abc$285720$new_new_n3725__ $abc$285720$new_new_n3710__ }
    connect \Y $abc$285720$new_new_n5593__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288083
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3713__ $abc$285720$new_new_n3723__ $abc$285720$new_new_n3721__ $abc$285720$new_new_n3717__ }
    connect \Y $abc$285720$new_new_n5594__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288084
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3716__ $abc$285720$new_new_n3728__ $abc$285720$new_new_n3726__ $abc$285720$new_new_n3711__ }
    connect \Y $abc$285720$new_new_n5595__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288085
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5592__ $abc$285720$new_new_n5593__ $abc$285720$new_new_n5594__ $abc$285720$new_new_n5595__ }
    connect \Y $abc$285720$new_new_n5596__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288086
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3733__ $abc$285720$new_new_n3743__ $abc$285720$new_new_n3741__ $abc$285720$new_new_n3752__ }
    connect \Y $abc$285720$new_new_n5597__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288087
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3738__ $abc$285720$new_new_n3748__ $abc$285720$new_new_n3746__ $abc$285720$new_new_n3731__ }
    connect \Y $abc$285720$new_new_n5598__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288088
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3734__ $abc$285720$new_new_n3744__ $abc$285720$new_new_n3742__ $abc$285720$new_new_n3736__ }
    connect \Y $abc$285720$new_new_n5599__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288089
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3739__ $abc$285720$new_new_n3749__ $abc$285720$new_new_n3747__ $abc$285720$new_new_n3732__ }
    connect \Y $abc$285720$new_new_n5600__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288090
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5597__ $abc$285720$new_new_n5598__ $abc$285720$new_new_n5599__ $abc$285720$new_new_n5600__ }
    connect \Y $abc$285720$new_new_n5601__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288091
    parameter \INIT_VALUE 8'11001010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n5596__ $abc$285720$new_new_n5601__ }
    connect \Y $abc$285720$new_new_n5602__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288092
    parameter \INIT_VALUE 64'0011001100000011010101010000111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5602__ $abc$285720$new_new_n5591__ $abc$285720$new_new_n5570__ }
    connect \Y $iopadmap$o_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288093
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$557.B [10] $auto$alumacc.cc:485:replace_alu$557.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288094
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$557.B [10] $auto$alumacc.cc:485:replace_alu$557.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288095
    parameter \INIT_VALUE 8'01011100
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n3358__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1] }
    connect \Y $abc$285720$new_new_n5606__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288096
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3354__ $abc$285720$new_new_n3310__ $abc$285720$new_new_n3308__ $abc$285720$new_new_n3367__ }
    connect \Y $abc$285720$new_new_n5607__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288097
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3359__ $abc$285720$new_new_n3315__ $abc$285720$new_new_n3313__ $abc$285720$new_new_n3352__ }
    connect \Y $abc$285720$new_new_n5608__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288098
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3355__ $abc$285720$new_new_n3311__ $abc$285720$new_new_n3309__ $abc$285720$new_new_n3357__ }
    connect \Y $abc$285720$new_new_n5609__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288099
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3360__ $abc$285720$new_new_n3316__ $abc$285720$new_new_n3314__ $abc$285720$new_new_n3353__ }
    connect \Y $abc$285720$new_new_n5610__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288100
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5607__ $abc$285720$new_new_n5608__ $abc$285720$new_new_n5609__ $abc$285720$new_new_n5610__ }
    connect \Y $abc$285720$new_new_n5611__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288101
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3364__ $abc$285720$new_new_n3331__ $abc$285720$new_new_n3329__ $abc$285720$new_new_n3378__ }
    connect \Y $abc$285720$new_new_n5612__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288102
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3370__ $abc$285720$new_new_n3336__ $abc$285720$new_new_n3334__ $abc$285720$new_new_n3362__ }
    connect \Y $abc$285720$new_new_n5613__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288103
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3365__ $abc$285720$new_new_n3332__ $abc$285720$new_new_n3330__ $abc$285720$new_new_n3369__ }
    connect \Y $abc$285720$new_new_n5614__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288104
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3368__ $abc$285720$new_new_n3337__ $abc$285720$new_new_n3335__ $abc$285720$new_new_n3363__ }
    connect \Y $abc$285720$new_new_n5615__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288105
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5612__ $abc$285720$new_new_n5613__ $abc$285720$new_new_n5614__ $abc$285720$new_new_n5615__ }
    connect \Y $abc$285720$new_new_n5616__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288106
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3375__ $abc$285720$new_new_n3320__ $abc$285720$new_new_n3318__ $abc$285720$new_new_n3388__ }
    connect \Y $abc$285720$new_new_n5617__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288107
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3381__ $abc$285720$new_new_n3325__ $abc$285720$new_new_n3323__ $abc$285720$new_new_n3373__ }
    connect \Y $abc$285720$new_new_n5618__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288108
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3376__ $abc$285720$new_new_n3321__ $abc$285720$new_new_n3319__ $abc$285720$new_new_n3380__ }
    connect \Y $abc$285720$new_new_n5619__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288109
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3379__ $abc$285720$new_new_n3326__ $abc$285720$new_new_n3324__ $abc$285720$new_new_n3374__ }
    connect \Y $abc$285720$new_new_n5620__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288110
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5617__ $abc$285720$new_new_n5618__ $abc$285720$new_new_n5619__ $abc$285720$new_new_n5620__ }
    connect \Y $abc$285720$new_new_n5621__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288111
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3385__ $abc$285720$new_new_n3341__ $abc$285720$new_new_n3339__ $abc$285720$new_new_n3264__ }
    connect \Y $abc$285720$new_new_n5622__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288112
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3391__ $abc$285720$new_new_n3346__ $abc$285720$new_new_n3344__ $abc$285720$new_new_n3383__ }
    connect \Y $abc$285720$new_new_n5623__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288113
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3386__ $abc$285720$new_new_n3342__ $abc$285720$new_new_n3340__ $abc$285720$new_new_n3390__ }
    connect \Y $abc$285720$new_new_n5624__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288114
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3389__ $abc$285720$new_new_n3347__ $abc$285720$new_new_n3345__ $abc$285720$new_new_n3384__ }
    connect \Y $abc$285720$new_new_n5625__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288115
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5622__ $abc$285720$new_new_n5623__ $abc$285720$new_new_n5624__ $abc$285720$new_new_n5625__ }
    connect \Y $abc$285720$new_new_n5626__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288116
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5611__ $abc$285720$new_new_n5616__ $abc$285720$new_new_n5621__ $abc$285720$new_new_n5626__ }
    connect \Y $abc$285720$new_new_n5627__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288117
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3283__ $abc$285720$new_new_n3293__ $abc$285720$new_new_n3291__ $abc$285720$new_new_n3305__ }
    connect \Y $abc$285720$new_new_n5628__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288118
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011110101010101010101
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3284__ $abc$285720$new_new_n3294__ $abc$285720$new_new_n3292__ $abc$285720$new_new_n3281__ }
    connect \Y $abc$285720$new_new_n5629__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288119
    parameter \INIT_VALUE 16'0011101000000000
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n5628__ $abc$285720$new_new_n5629__ }
    connect \Y $abc$285720$new_new_n5630__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288120
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3288__ $abc$285720$new_new_n3286__ $abc$285720$new_new_n3298__ $abc$285720$new_new_n3299__ }
    connect \Y $abc$285720$new_new_n5631__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288121
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3296__ $abc$285720$new_new_n3297__ $abc$285720$new_new_n3282__ $abc$285720$new_new_n3287__ }
    connect \Y $abc$285720$new_new_n5632__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288122
    parameter \INIT_VALUE 16'0000001100000101
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5631__ $abc$285720$new_new_n5632__ }
    connect \Y $abc$285720$new_new_n5633__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288123
    parameter \INIT_VALUE 64'1111111111111111111111111111000011110000101010101100110011111111
    connect \A { $auto$maccmap.cc:240:synth$2515.A [3] $auto$maccmap.cc:240:synth$2515.B [2:1] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21] }
    connect \Y $abc$285720$new_new_n5634__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288124
    parameter \INIT_VALUE 64'1100110011001100101010101010101011110000111111110000000011111111
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5634__ $abc$285720$new_new_n3270__ $abc$285720$new_new_n3258__ $abc$285720$new_new_n3268__ }
    connect \Y $abc$285720$new_new_n5635__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288125
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3259__ $abc$285720$new_new_n3271__ $abc$285720$new_new_n3269__ $abc$285720$new_new_n3256__ }
    connect \Y $abc$285720$new_new_n5636__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288126
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3265__ $abc$285720$new_new_n3275__ $abc$285720$new_new_n3273__ $abc$285720$new_new_n3257__ }
    connect \Y $abc$285720$new_new_n5637__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288127
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3266__ $abc$285720$new_new_n3276__ $abc$285720$new_new_n3274__ $abc$285720$new_new_n3263__ }
    connect \Y $abc$285720$new_new_n5638__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288128
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5635__ $abc$285720$new_new_n5636__ $abc$285720$new_new_n5637__ $abc$285720$new_new_n5638__ }
    connect \Y $abc$285720$new_new_n5639__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288129
    parameter \INIT_VALUE 64'0000111100001111111011101110111011111111000000001111111100000000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3303__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] $abc$285720$new_new_n5639__ $abc$285720$new_new_n5630__ $abc$285720$new_new_n5633__ }
    connect \Y $abc$285720$new_new_n5640__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288130
    parameter \INIT_VALUE 64'0011001100110000010101011111000000000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5640__ $abc$285720$new_new_n5627__ $abc$285720$new_new_n5606__ }
    connect \Y $iopadmap$o_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288131
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$557.B [16] $auto$alumacc.cc:485:replace_alu$557.A [16] $abc$285720$new_new_n4460__ $auto$alumacc.cc:485:replace_alu$557.B [15] $auto$alumacc.cc:485:replace_alu$557.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288132
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$557.B [16] $auto$alumacc.cc:485:replace_alu$557.A [16] $abc$285720$new_new_n4460__ $auto$alumacc.cc:485:replace_alu$557.B [15] $auto$alumacc.cc:485:replace_alu$557.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$689.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288133
    parameter \INIT_VALUE 8'01011100
    connect \A { $abc$285720$new_new_n3260__ $abc$285720$new_new_n4553__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0] }
    connect \Y $abc$285720$new_new_n5644__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288134
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4534__ $abc$285720$new_new_n4622__ $abc$285720$new_new_n4620__ $abc$285720$new_new_n4563__ }
    connect \Y $abc$285720$new_new_n5645__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288135
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4559__ $abc$285720$new_new_n4627__ $abc$285720$new_new_n4625__ $abc$285720$new_new_n4532__ }
    connect \Y $abc$285720$new_new_n5646__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288136
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4535__ $abc$285720$new_new_n4623__ $abc$285720$new_new_n4621__ $abc$285720$new_new_n4558__ }
    connect \Y $abc$285720$new_new_n5647__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288137
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4554__ $abc$285720$new_new_n4628__ $abc$285720$new_new_n4626__ $abc$285720$new_new_n4533__ }
    connect \Y $abc$285720$new_new_n5648__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288138
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5645__ $abc$285720$new_new_n5646__ $abc$285720$new_new_n5647__ $abc$285720$new_new_n5648__ }
    connect \Y $abc$285720$new_new_n5649__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288139
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4539__ $abc$285720$new_new_n4632__ $abc$285720$new_new_n4630__ $abc$285720$new_new_n4555__ }
    connect \Y $abc$285720$new_new_n5650__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288140
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4569__ $abc$285720$new_new_n4637__ $abc$285720$new_new_n4635__ $abc$285720$new_new_n4537__ }
    connect \Y $abc$285720$new_new_n5651__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288141
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4540__ $abc$285720$new_new_n4633__ $abc$285720$new_new_n4631__ $abc$285720$new_new_n4568__ }
    connect \Y $abc$285720$new_new_n5652__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288142
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4564__ $abc$285720$new_new_n4638__ $abc$285720$new_new_n4636__ $abc$285720$new_new_n4538__ }
    connect \Y $abc$285720$new_new_n5653__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288143
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5650__ $abc$285720$new_new_n5651__ $abc$285720$new_new_n5652__ $abc$285720$new_new_n5653__ }
    connect \Y $abc$285720$new_new_n5654__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288144
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4544__ $abc$285720$new_new_n4643__ $abc$285720$new_new_n4641__ $abc$285720$new_new_n4565__ }
    connect \Y $abc$285720$new_new_n5655__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288145
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4561__ $abc$285720$new_new_n4648__ $abc$285720$new_new_n4646__ $abc$285720$new_new_n4542__ }
    connect \Y $abc$285720$new_new_n5656__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288146
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4545__ $abc$285720$new_new_n4644__ $abc$285720$new_new_n4642__ $abc$285720$new_new_n4560__ }
    connect \Y $abc$285720$new_new_n5657__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288147
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4556__ $abc$285720$new_new_n4649__ $abc$285720$new_new_n4647__ $abc$285720$new_new_n4543__ }
    connect \Y $abc$285720$new_new_n5658__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288148
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5655__ $abc$285720$new_new_n5656__ $abc$285720$new_new_n5657__ $abc$285720$new_new_n5658__ }
    connect \Y $abc$285720$new_new_n5659__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288149
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4549__ $abc$285720$new_new_n4653__ $abc$285720$new_new_n4651__ $abc$285720$new_new_n4581__ }
    connect \Y $abc$285720$new_new_n5660__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288150
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4571__ $abc$285720$new_new_n4658__ $abc$285720$new_new_n4656__ $abc$285720$new_new_n4547__ }
    connect \Y $abc$285720$new_new_n5661__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288151
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4550__ $abc$285720$new_new_n4654__ $abc$285720$new_new_n4652__ $abc$285720$new_new_n4570__ }
    connect \Y $abc$285720$new_new_n5662__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288152
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4566__ $abc$285720$new_new_n4659__ $abc$285720$new_new_n4657__ $abc$285720$new_new_n4548__ }
    connect \Y $abc$285720$new_new_n5663__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288153
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5660__ $abc$285720$new_new_n5661__ $abc$285720$new_new_n5662__ $abc$285720$new_new_n5663__ }
    connect \Y $abc$285720$new_new_n5664__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288154
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5649__ $abc$285720$new_new_n5654__ $abc$285720$new_new_n5659__ $abc$285720$new_new_n5664__ }
    connect \Y $abc$285720$new_new_n5665__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288155
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4577__ $abc$285720$new_new_n4587__ $abc$285720$new_new_n4585__ $abc$285720$new_new_n4602__ }
    connect \Y $abc$285720$new_new_n5666__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288156
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4578__ $abc$285720$new_new_n4588__ $abc$285720$new_new_n4586__ $abc$285720$new_new_n4575__ }
    connect \Y $abc$285720$new_new_n5667__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288157
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4582__ $abc$285720$new_new_n4592__ $abc$285720$new_new_n4590__ $abc$285720$new_new_n4576__ }
    connect \Y $abc$285720$new_new_n5668__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288158
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4583__ $abc$285720$new_new_n4593__ $abc$285720$new_new_n4591__ $abc$285720$new_new_n4580__ }
    connect \Y $abc$285720$new_new_n5669__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288159
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5666__ $abc$285720$new_new_n5667__ $abc$285720$new_new_n5668__ $abc$285720$new_new_n5669__ }
    connect \Y $abc$285720$new_new_n5670__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288160
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4598__ $abc$285720$new_new_n4608__ $abc$285720$new_new_n4606__ $abc$285720$new_new_n4617__ }
    connect \Y $abc$285720$new_new_n5671__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288161
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4599__ $abc$285720$new_new_n4609__ $abc$285720$new_new_n4607__ $abc$285720$new_new_n4596__ }
    connect \Y $abc$285720$new_new_n5672__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288162
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4603__ $abc$285720$new_new_n4613__ $abc$285720$new_new_n4611__ $abc$285720$new_new_n4597__ }
    connect \Y $abc$285720$new_new_n5673__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288163
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n4604__ $abc$285720$new_new_n4614__ $abc$285720$new_new_n4612__ $abc$285720$new_new_n4601__ }
    connect \Y $abc$285720$new_new_n5674__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288164
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5671__ $abc$285720$new_new_n5672__ $abc$285720$new_new_n5673__ $abc$285720$new_new_n5674__ }
    connect \Y $abc$285720$new_new_n5675__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288165
    parameter \INIT_VALUE 64'0000000000000000110011001010101000000000000000000000111100001111
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3303__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] $abc$285720$new_new_n5670__ $abc$285720$new_new_n5675__ }
    connect \Y $abc$285720$new_new_n5676__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288166
    parameter \INIT_VALUE 64'0000000000000000010001011100111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5676__ $abc$285720$new_new_n5665__ $abc$285720$new_new_n5644__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3708__ }
    connect \Y $iopadmap$o_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288167
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [8] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3604__ $abc$285720$new_new_n3613__ $abc$285720$new_new_n3544__ $abc$285720$new_new_n3548__ }
    connect \Y $abc$285720$new_new_n5678__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288168
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4940__ $abc$285720$new_new_n5678__ $abc$285720$new_new_n4942__ $abc$285720$new_new_n4941__ }
    connect \Y $abc$285720$new_new_n5679__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288169
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3634__ $abc$285720$new_new_n3639__ $abc$285720$new_new_n5363__ $abc$285720$new_new_n5368__ }
    connect \Y $abc$285720$new_new_n5680__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288170
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3655__ $abc$285720$new_new_n3660__ $abc$285720$new_new_n5364__ $abc$285720$new_new_n5369__ }
    connect \Y $abc$285720$new_new_n5681__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288171
    parameter \INIT_VALUE 64'0000000000000000110011001010101000000000000000000000111100001111
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3303__ \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] $abc$285720$new_new_n5680__ $abc$285720$new_new_n5681__ }
    connect \Y $abc$285720$new_new_n5682__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288172
    parameter \INIT_VALUE 16'1100101000000000
    connect \A { $abc$285720$new_new_n3350__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4953__ $abc$285720$new_new_n4958__ }
    connect \Y $abc$285720$new_new_n5683__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288173
    parameter \INIT_VALUE 64'0111111100000000011111110111111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3603__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n4948__ $abc$285720$new_new_n3394__ }
    connect \Y $abc$285720$new_new_n5684__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288174
    parameter \INIT_VALUE 64'0000000000000000000000001011111100000000000000000000000000000000
    connect \A { $abc$285720$new_new_n5684__ $abc$285720$new_new_n5683__ $abc$285720$new_new_n5682__ $abc$285720$new_new_n5679__ $abc$285720$new_new_n3394__ $abc$285720$new_new_n3261__ }
    connect \Y $iopadmap$o_data [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288175
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288176
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288177
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288178
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288179
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288180
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288181
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288182
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288183
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288184
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288185
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288186
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288187
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [11] $auto$alumacc.cc:485:replace_alu$575.A [11] $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288188
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$575.B [11] $auto$alumacc.cc:485:replace_alu$575.A [11] $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288189
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [12] $auto$alumacc.cc:485:replace_alu$575.A [12] $auto$alumacc.cc:485:replace_alu$575.B [11] $auto$alumacc.cc:485:replace_alu$575.A [11] $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288190
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288191
    parameter \INIT_VALUE 64'0000001100010111000101110011111100010111001111110001011100111111
    connect \A { $auto$alumacc.cc:485:replace_alu$575.A [10] $auto$alumacc.cc:485:replace_alu$575.B [10] $auto$alumacc.cc:485:replace_alu$575.B [11] $auto$alumacc.cc:485:replace_alu$575.B [12] $auto$alumacc.cc:485:replace_alu$575.A [12:11] }
    connect \Y $abc$285720$new_new_n5702__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288192
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n5702__ \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$575.B [13] $auto$alumacc.cc:485:replace_alu$575.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288193
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n5702__ $auto$alumacc.cc:485:replace_alu$575.B [13] $auto$alumacc.cc:485:replace_alu$575.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288194
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [14] $auto$alumacc.cc:485:replace_alu$575.A [14] $abc$285720$new_new_n5702__ $auto$alumacc.cc:485:replace_alu$575.B [13] $auto$alumacc.cc:485:replace_alu$575.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288195
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$575.B [14] $auto$alumacc.cc:485:replace_alu$575.A [14] $abc$285720$new_new_n5702__ $auto$alumacc.cc:485:replace_alu$575.B [13] $auto$alumacc.cc:485:replace_alu$575.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288196
    parameter \INIT_VALUE 1336979535
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [15] $auto$alumacc.cc:485:replace_alu$575.A [15] $abc$285720$new_new_n4850__ $abc$285720$new_new_n4849__ $abc$285720$new_new_n4848__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288197
    parameter \INIT_VALUE 64'1011000001001111010011111011000001001111101100001011000001001111
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$575.B [15] $auto$alumacc.cc:485:replace_alu$575.A [15] $abc$285720$new_new_n4850__ $abc$285720$new_new_n4849__ $abc$285720$new_new_n4848__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288198
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.B [16] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$575.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288199
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.B [16] $auto$alumacc.cc:485:replace_alu$575.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288200
    parameter \INIT_VALUE 32'11101000000101110001011111101000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [17] $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.B [16] $auto$alumacc.cc:485:replace_alu$575.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288201
    parameter \INIT_VALUE 64'0001011111101000111010000001011111101000000101110001011111101000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [17] $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.B [16] $auto$alumacc.cc:485:replace_alu$575.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288202
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3458__ $abc$285720$new_new_n3453__ $abc$285720$new_new_n3402__ $abc$285720$new_new_n3403__ }
    connect \Y $abc$285720$new_new_n5713__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288203
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3460__ $abc$285720$new_new_n3455__ $abc$285720$new_new_n3412__ $abc$285720$new_new_n3413__ }
    connect \Y $abc$285720$new_new_n5714__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288204
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4974__ $abc$285720$new_new_n5713__ $abc$285720$new_new_n4979__ $abc$285720$new_new_n5714__ }
    connect \Y $abc$285720$new_new_n5715__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288205
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3444__ $abc$285720$new_new_n3424__ $abc$285720$new_new_n3443__ $abc$285720$new_new_n3423__ }
    connect \Y $abc$285720$new_new_n5716__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288206
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3448__ $abc$285720$new_new_n3449__ $abc$285720$new_new_n3433__ $abc$285720$new_new_n3434__ }
    connect \Y $abc$285720$new_new_n5717__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288207
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n4976__ $abc$285720$new_new_n5716__ $abc$285720$new_new_n4981__ $abc$285720$new_new_n5717__ }
    connect \Y $abc$285720$new_new_n5718__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288208
    parameter \INIT_VALUE 64'0000000011111111001100110011001100001111000011111010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5715__ $abc$285720$new_new_n4998__ $abc$285720$new_new_n5718__ $abc$285720$new_new_n5003__ }
    connect \Y $abc$285720$new_new_n5719__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288209
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n3509__ $abc$285720$new_new_n3512__ $abc$285720$new_new_n3508__ $abc$285720$new_new_n3511__ }
    connect \Y $abc$285720$new_new_n5720__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288210
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n3518__ $abc$285720$new_new_n3519__ $abc$285720$new_new_n3521__ $abc$285720$new_new_n3522__ }
    connect \Y $abc$285720$new_new_n5721__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288211
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n4989__ $abc$285720$new_new_n5720__ $abc$285720$new_new_n4991__ $abc$285720$new_new_n5721__ }
    connect \Y $abc$285720$new_new_n5722__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288212
    parameter \INIT_VALUE 866782991
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n3528__ $abc$285720$new_new_n5722__ $abc$285720$new_new_n4987__ }
    connect \Y $abc$285720$new_new_n5723__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288213
    parameter \INIT_VALUE 64'1100110011000000010101011111000000000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5723__ $abc$285720$new_new_n5719__ $abc$285720$new_new_n3452__ }
    connect \Y $iopadmap$o_data [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288214
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5070__ $abc$285720$new_new_n5055__ $abc$285720$new_new_n5112__ $abc$285720$new_new_n5097__ }
    connect \Y $abc$285720$new_new_n5725__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288215
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5062__ $abc$285720$new_new_n5136__ $abc$285720$new_new_n5064__ $abc$285720$new_new_n5137__ }
    connect \Y $abc$285720$new_new_n5726__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288216
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5104__ $abc$285720$new_new_n5082__ $abc$285720$new_new_n5106__ $abc$285720$new_new_n5084__ }
    connect \Y $abc$285720$new_new_n5727__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288217
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5726__ $abc$285720$new_new_n5060__ $abc$285720$new_new_n5727__ $abc$285720$new_new_n5102__ }
    connect \Y $abc$285720$new_new_n5728__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288218
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5091__ $abc$285720$new_new_n5076__ $abc$285720$new_new_n5133__ $abc$285720$new_new_n5118__ }
    connect \Y $abc$285720$new_new_n5729__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288219
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5083__ $abc$285720$new_new_n5061__ $abc$285720$new_new_n5085__ $abc$285720$new_new_n5063__ }
    connect \Y $abc$285720$new_new_n5730__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288220
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5125__ $abc$285720$new_new_n5103__ $abc$285720$new_new_n5127__ $abc$285720$new_new_n5105__ }
    connect \Y $abc$285720$new_new_n5731__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288221
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5730__ $abc$285720$new_new_n5081__ $abc$285720$new_new_n5731__ $abc$285720$new_new_n5123__ }
    connect \Y $abc$285720$new_new_n5732__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288222
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5725__ $abc$285720$new_new_n5728__ $abc$285720$new_new_n5729__ $abc$285720$new_new_n5732__ }
    connect \Y $abc$285720$new_new_n5733__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288223
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5042__ $abc$285720$new_new_n5021__ $abc$285720$new_new_n5043__ $abc$285720$new_new_n5018__ }
    connect \Y $abc$285720$new_new_n5734__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288224
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5022__ $abc$285720$new_new_n5124__ $abc$285720$new_new_n5019__ $abc$285720$new_new_n5126__ }
    connect \Y $abc$285720$new_new_n5735__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288225
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5734__ $abc$285720$new_new_n5735__ $abc$285720$new_new_n5011__ $abc$285720$new_new_n5033__ }
    connect \Y $abc$285720$new_new_n5736__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288226
    parameter \INIT_VALUE 64'1111000011111111000000001111111111001100110011001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5044__ $abc$285720$new_new_n5041__ $abc$285720$new_new_n5012__ $abc$285720$new_new_n5014__ }
    connect \Y $abc$285720$new_new_n5737__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288227
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5034__ $abc$285720$new_new_n5013__ $abc$285720$new_new_n5036__ $abc$285720$new_new_n5015__ }
    connect \Y $abc$285720$new_new_n5738__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288228
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5035__ $abc$285720$new_new_n5024__ $abc$285720$new_new_n5037__ $abc$285720$new_new_n5026__ }
    connect \Y $abc$285720$new_new_n5739__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288229
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5046__ $abc$285720$new_new_n5025__ $abc$285720$new_new_n5047__ $abc$285720$new_new_n5027__ }
    connect \Y $abc$285720$new_new_n5740__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288230
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3279__ $abc$285720$new_new_n5737__ $abc$285720$new_new_n5738__ $abc$285720$new_new_n5739__ $abc$285720$new_new_n5740__ }
    connect \Y $abc$285720$new_new_n5741__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288231
    parameter \INIT_VALUE 32'11001100101010101111000011110000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5048__ $abc$285720$new_new_n5736__ $abc$285720$new_new_n5741__ }
    connect \Y $abc$285720$new_new_n5742__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288232
    parameter \INIT_VALUE 64'0011001100000011010101010000111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n3708__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n5742__ $abc$285720$new_new_n5733__ $abc$285720$new_new_n5138__ }
    connect \Y $iopadmap$o_data [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288233
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288234
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288235
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288236
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288237
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288238
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288239
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$569.A [10] $auto$alumacc.cc:485:replace_alu$569.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288240
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$569.A [10] $auto$alumacc.cc:485:replace_alu$569.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288241
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$569.B [11] $auto$alumacc.cc:485:replace_alu$569.A [11:10] $auto$alumacc.cc:485:replace_alu$569.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288242
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$569.B [11] $auto$alumacc.cc:485:replace_alu$569.A [11:10] $auto$alumacc.cc:485:replace_alu$569.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288243
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$569.B [12] $auto$alumacc.cc:485:replace_alu$569.A [12] $auto$alumacc.cc:485:replace_alu$569.B [11] $auto$alumacc.cc:485:replace_alu$569.A [11:10] $auto$alumacc.cc:485:replace_alu$569.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288244
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288245
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4836__ \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$569.B [13] $auto$alumacc.cc:485:replace_alu$569.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288246
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4836__ $auto$alumacc.cc:485:replace_alu$569.B [13] $auto$alumacc.cc:485:replace_alu$569.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288247
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$569.B [14] $auto$alumacc.cc:485:replace_alu$569.A [14] $auto$alumacc.cc:485:replace_alu$569.B [13] $abc$285720$new_new_n4836__ $auto$alumacc.cc:485:replace_alu$569.A [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288248
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$569.B [14] $auto$alumacc.cc:485:replace_alu$569.A [14] $abc$285720$new_new_n4836__ $auto$alumacc.cc:485:replace_alu$569.B [13] $auto$alumacc.cc:485:replace_alu$569.A [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288249
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4837__ \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$569.B [15] $auto$alumacc.cc:485:replace_alu$569.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288250
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4837__ $auto$alumacc.cc:485:replace_alu$569.B [15] $auto$alumacc.cc:485:replace_alu$569.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288251
    parameter \INIT_VALUE 32'10001110011100010111000110001110
    connect \A { $auto$alumacc.cc:485:replace_alu$569.B [16] $auto$alumacc.cc:485:replace_alu$569.A [16] $abc$285720$new_new_n4837__ $auto$alumacc.cc:485:replace_alu$569.B [15] $auto$alumacc.cc:485:replace_alu$569.A [15] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288252
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$569.B [16] $auto$alumacc.cc:485:replace_alu$569.A [16] $abc$285720$new_new_n4837__ $auto$alumacc.cc:485:replace_alu$569.B [15] $auto$alumacc.cc:485:replace_alu$569.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288253
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4838__ \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$569.A [17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288254
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288255
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$569.A [18] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288256
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [18:17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288257
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$569.A [19] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [18:17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288258
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [19:17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288259
    parameter \INIT_VALUE 64'1111111111111101000000000000001010111111111111110100000000000000
    connect \A { $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [20:17] $auto$alumacc.cc:485:replace_alu$569.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288260
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20] }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288261
    parameter \INIT_VALUE 16'1110101100010100
    connect \A { $auto$alumacc.cc:485:replace_alu$569.A [21] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [17] $abc$285720$new_new_n4835__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288262
    parameter \INIT_VALUE 351005460
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$569.A [21] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [17] $abc$285720$new_new_n4835__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288263
    parameter \INIT_VALUE 32'11111110101111110000000101000000
    connect \A { $auto$alumacc.cc:485:replace_alu$569.A [22] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [21:20] $abc$285720$new_new_n4835__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288264
    parameter \INIT_VALUE 64'0000000101000000111111101011111111111110101111110000000101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$569.A [22] $abc$285720$new_new_n4838__ $auto$alumacc.cc:485:replace_alu$569.A [21:20] $abc$285720$new_new_n4835__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$695.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288265
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288266
    parameter \INIT_VALUE 64'1111111111101000000000000001011100010111111111111110100000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [18:17] $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.B [16] $auto$alumacc.cc:485:replace_alu$575.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288267
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288268
    parameter \INIT_VALUE 8'00010111
    connect \A { $auto$alumacc.cc:485:replace_alu$575.B [16] $abc$285720$new_new_n4851__ $auto$alumacc.cc:485:replace_alu$575.A [16] }
    connect \Y $abc$285720$new_new_n5779__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288269
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n5779__ \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$575.A [19] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288270
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n5779__ $auto$alumacc.cc:485:replace_alu$575.A [19] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288271
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4853__ \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$575.A [20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288272
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4853__ $auto$alumacc.cc:485:replace_alu$575.A [20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288273
    parameter \INIT_VALUE 1270099410
    connect \A { $abc$285720$new_new_n4853__ \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$575.A [21:20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288274
    parameter \INIT_VALUE 16'1011010011010010
    connect \A { $abc$285720$new_new_n4853__ $auto$alumacc.cc:485:replace_alu$575.A [21:20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288275
    parameter \INIT_VALUE 64'0100000010111111101111110100000000000010111111011111110100000010
    connect \A { $abc$285720$new_new_n4853__ \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$575.A [22:20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288276
    parameter \INIT_VALUE 32'10111111010000001111110100000010
    connect \A { $abc$285720$new_new_n4853__ $auto$alumacc.cc:485:replace_alu$575.A [22:20] $auto$alumacc.cc:485:replace_alu$575.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288277
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$698.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288278
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288279
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288280
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288281
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288282
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288283
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288284
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288285
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288286
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288287
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288288
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$581.A [10] $auto$alumacc.cc:485:replace_alu$581.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288289
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$581.A [10] $auto$alumacc.cc:485:replace_alu$581.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288290
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$581.B [11] $auto$alumacc.cc:485:replace_alu$581.A [11:10] $auto$alumacc.cc:485:replace_alu$581.B [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288291
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$581.B [11] $auto$alumacc.cc:485:replace_alu$581.A [11:10] $auto$alumacc.cc:485:replace_alu$581.B [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$701.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288292
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288293
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288294
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288295
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288296
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288297
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288298
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288299
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [10] $auto$alumacc.cc:485:replace_alu$587.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288300
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$587.B [10] $auto$alumacc.cc:485:replace_alu$587.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288301
    parameter \INIT_VALUE 16'1000011101111000
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [11] $auto$alumacc.cc:485:replace_alu$587.B [11:10] $auto$alumacc.cc:485:replace_alu$587.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288302
    parameter \INIT_VALUE 2022147960
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11] $auto$alumacc.cc:485:replace_alu$587.A [11] $auto$alumacc.cc:485:replace_alu$587.B [11:10] $auto$alumacc.cc:485:replace_alu$587.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288303
    parameter \INIT_VALUE 64'1111100010000000000001110111111100000111011111111111100010000000
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [12] $auto$alumacc.cc:485:replace_alu$587.B [12] $auto$alumacc.cc:485:replace_alu$587.A [11] $auto$alumacc.cc:485:replace_alu$587.B [11:10] $auto$alumacc.cc:485:replace_alu$587.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288304
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288305
    parameter \INIT_VALUE 64'0000000101010111000101010111111100010101011111110001010101111111
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [10] $auto$alumacc.cc:485:replace_alu$587.B [10] $auto$alumacc.cc:485:replace_alu$587.A [12:11] $auto$alumacc.cc:485:replace_alu$587.B [11] $auto$alumacc.cc:485:replace_alu$587.B [12] }
    connect \Y $abc$285720$new_new_n5816__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288306
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n5816__ \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13] $auto$alumacc.cc:485:replace_alu$587.A [13] $auto$alumacc.cc:485:replace_alu$587.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288307
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n5816__ $auto$alumacc.cc:485:replace_alu$587.A [13] $auto$alumacc.cc:485:replace_alu$587.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288308
    parameter \INIT_VALUE 32'10110010010011010100110110110010
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [14] $auto$alumacc.cc:485:replace_alu$587.A [14:13] $abc$285720$new_new_n5816__ $auto$alumacc.cc:485:replace_alu$587.B [13] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288309
    parameter \INIT_VALUE 64'0111000110001110100011100111000110001110011100010111000110001110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14] $auto$alumacc.cc:485:replace_alu$587.B [14] $auto$alumacc.cc:485:replace_alu$587.A [14] $abc$285720$new_new_n5816__ $auto$alumacc.cc:485:replace_alu$587.A [13] $auto$alumacc.cc:485:replace_alu$587.B [13] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288310
    parameter \INIT_VALUE 1336979535
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [15] $auto$alumacc.cc:485:replace_alu$587.A [15] $abc$285720$new_new_n4781__ $abc$285720$new_new_n4780__ $abc$285720$new_new_n4779__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288311
    parameter \INIT_VALUE 64'1011000001001111010011111011000001001111101100001011000001001111
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$587.B [15] $auto$alumacc.cc:485:replace_alu$587.A [15] $abc$285720$new_new_n4781__ $abc$285720$new_new_n4780__ $abc$285720$new_new_n4779__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288312
    parameter \INIT_VALUE 16'0110100110010110
    connect \A { $abc$285720$new_new_n4782__ \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16] $auto$alumacc.cc:485:replace_alu$587.B [16] $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288313
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4782__ $auto$alumacc.cc:485:replace_alu$587.B [16] $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288314
    parameter \INIT_VALUE 32'11101000000101110001011111101000
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [17] $auto$alumacc.cc:485:replace_alu$587.B [23] $abc$285720$new_new_n4782__ $auto$alumacc.cc:485:replace_alu$587.B [16] $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288315
    parameter \INIT_VALUE 64'0001011111101000111010000001011111101000000101110001011111101000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$587.A [17] $auto$alumacc.cc:485:replace_alu$587.B [23] $abc$285720$new_new_n4782__ $auto$alumacc.cc:485:replace_alu$587.B [16] $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288316
    parameter \INIT_VALUE 64'1111111100010111000000001110100011101000111111110001011100000000
    connect \A { $auto$alumacc.cc:485:replace_alu$587.A [17] $auto$alumacc.cc:485:replace_alu$587.A [18] $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [16] $abc$285720$new_new_n4782__ $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288317
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288318
    parameter \INIT_VALUE 8'00010111
    connect \A { $auto$alumacc.cc:485:replace_alu$587.B [16] $abc$285720$new_new_n4782__ $auto$alumacc.cc:485:replace_alu$587.A [16] }
    connect \Y $abc$285720$new_new_n5829__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288319
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$587.A [19] $abc$285720$new_new_n5829__ $auto$alumacc.cc:485:replace_alu$587.A [18:17] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288320
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { $abc$285720$new_new_n5829__ $auto$alumacc.cc:485:replace_alu$587.A [19:17] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288321
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n4784__ \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$587.A [20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288322
    parameter \INIT_VALUE 8'01101001
    connect \A { $abc$285720$new_new_n4784__ $auto$alumacc.cc:485:replace_alu$587.A [20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288323
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21] $auto$alumacc.cc:485:replace_alu$587.A [21] $abc$285720$new_new_n4784__ $auto$alumacc.cc:485:replace_alu$587.A [20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288324
    parameter \INIT_VALUE 16'1101001010110100
    connect \A { $abc$285720$new_new_n4784__ $auto$alumacc.cc:485:replace_alu$587.A [21:20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288325
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$587.A [22] $abc$285720$new_new_n4784__ $auto$alumacc.cc:485:replace_alu$587.A [21:20] $auto$alumacc.cc:485:replace_alu$587.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$704.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288326
    parameter \INIT_VALUE 16'1001011001101001
    connect \A { $abc$285720$new_new_n3233__ \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15] $auto$alumacc.cc:485:replace_alu$626.B [15] $auto$alumacc.cc:485:replace_alu$626.A [15] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288327
    parameter \INIT_VALUE 64'0000111111111111000011111111111100110011001100110101010101010101
    connect \A { $abc$285720$new_new_n3278__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n3261__ $abc$285720$new_new_n5296__ $abc$285720$new_new_n5232__ $abc$285720$new_new_n5253__ }
    connect \Y $abc$285720$new_new_n5838__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288328
    parameter \INIT_VALUE 64'1100110011001100101010101010101011111111000000001111000011110000
    connect \A { $auto$maccmap.cc:240:synth$2515.B [6] $abc$285720$new_new_n3260__ $abc$285720$new_new_n5270__ $abc$285720$new_new_n5272__ $abc$285720$new_new_n5182__ $abc$285720$new_new_n5184__ }
    connect \Y $abc$285720$new_new_n5839__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288329
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5190__ $abc$285720$new_new_n5839__ $abc$285720$new_new_n5175__ $abc$285720$new_new_n5180__ }
    connect \Y $abc$285720$new_new_n5840__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288330
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5202__ $abc$285720$new_new_n5181__ $abc$285720$new_new_n5203__ $abc$285720$new_new_n5183__ }
    connect \Y $abc$285720$new_new_n5841__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288331
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3261__ $abc$285720$new_new_n3278__ $abc$285720$new_new_n5210__ $abc$285720$new_new_n5841__ $abc$285720$new_new_n5196__ $abc$285720$new_new_n5201__ }
    connect \Y $abc$285720$new_new_n5842__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288332
    parameter \INIT_VALUE 64'0000000000000000110011001010101000000000000000001111000011110000
    connect \A { $abc$285720$new_new_n3302__ $abc$285720$new_new_n3304__ $abc$285720$new_new_n3303__ $abc$285720$new_new_n5204__ $abc$285720$new_new_n5840__ $abc$285720$new_new_n5842__ }
    connect \Y $abc$285720$new_new_n5843__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288333
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5256__ $abc$285720$new_new_n5297__ $abc$285720$new_new_n5258__ $abc$285720$new_new_n5298__ }
    connect \Y $abc$285720$new_new_n5844__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288334
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5261__ $abc$285720$new_new_n5255__ $abc$285720$new_new_n5263__ $abc$285720$new_new_n5257__ }
    connect \Y $abc$285720$new_new_n5845__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288335
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5266__ $abc$285720$new_new_n5260__ $abc$285720$new_new_n5268__ $abc$285720$new_new_n5262__ }
    connect \Y $abc$285720$new_new_n5846__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288336
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3279__ $abc$285720$new_new_n3260__ $abc$285720$new_new_n5271__ $abc$285720$new_new_n5265__ $abc$285720$new_new_n5273__ $abc$285720$new_new_n5267__ }
    connect \Y $abc$285720$new_new_n5847__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288337
    parameter \INIT_VALUE 64'1111111100000000110011001100110011110000111100001010101010101010
    connect \A { $abc$285720$new_new_n3303__ $abc$285720$new_new_n3302__ $abc$285720$new_new_n5844__ $abc$285720$new_new_n5845__ $abc$285720$new_new_n5846__ $abc$285720$new_new_n5847__ }
    connect \Y $abc$285720$new_new_n5848__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288338
    parameter \INIT_VALUE 64'1011111100000000101111111011111100000000000000000000000000000000
    connect \A { $abc$55767$lo6 $abc$285720$new_new_n5299__ $abc$285720$new_new_n3255__ $abc$285720$new_new_n5848__ $abc$285720$new_new_n3394__ $abc$285720$new_new_n3261__ }
    connect \Y $abc$285720$new_new_n5849__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$285720$auto$blifparse.cc:535:parse_blif$288339
    parameter \INIT_VALUE 16'0000110100000000
    connect \A { $abc$285720$new_new_n5849__ $abc$285720$new_new_n5843__ $abc$285720$new_new_n5838__ $abc$285720$new_new_n3708__ }
    connect \Y $iopadmap$o_data [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288340
    parameter \INIT_VALUE 8'10010110
    connect \A { $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.B [16] $auto$alumacc.cc:485:replace_alu$593.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288341
    parameter \INIT_VALUE 32'11101000000101110001011111101000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [17] $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.B [16] $auto$alumacc.cc:485:replace_alu$593.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288342
    parameter \INIT_VALUE 64'0001011111101000111010000001011111101000000101110001011111101000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [17] $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.B [16] $auto$alumacc.cc:485:replace_alu$593.A [16] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288343
    parameter \INIT_VALUE 64'1111111111101000000000000001011100010111111111111110100000000000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [18:17] $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.B [16] $auto$alumacc.cc:485:replace_alu$593.A [16] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288344
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288345
    parameter \INIT_VALUE 8'00010111
    connect \A { $auto$alumacc.cc:485:replace_alu$593.B [16] $abc$285720$new_new_n4814__ $auto$alumacc.cc:485:replace_alu$593.A [16] }
    connect \Y $abc$285720$new_new_n5856__
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288346
    parameter \INIT_VALUE 64'0001000011101111111011110001000000001000111101111111011100001000
    connect \A { $abc$285720$new_new_n5856__ \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19] $auto$alumacc.cc:485:replace_alu$593.A [19] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [18:17] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288347
    parameter \INIT_VALUE 32'11101111000100001111011100001000
    connect \A { $abc$285720$new_new_n5856__ $auto$alumacc.cc:485:replace_alu$593.A [19] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [18:17] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288348
    parameter \INIT_VALUE 64'0001000000000011111011111111110011101111111111000001000000000011
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20] $auto$alumacc.cc:485:replace_alu$593.A [20] $abc$285720$new_new_n5856__ $auto$alumacc.cc:485:replace_alu$593.B [23] $abc$285720$new_new_n4817__ $abc$285720$new_new_n4818__ }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288349
    parameter \INIT_VALUE 32'11101111111111000001000000000011
    connect \A { $auto$alumacc.cc:485:replace_alu$593.A [20] $abc$285720$new_new_n5856__ $auto$alumacc.cc:485:replace_alu$593.B [23] $abc$285720$new_new_n4817__ $abc$285720$new_new_n4818__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288350
    parameter \INIT_VALUE 64'1111111011111111111111111100111100000001000000000000000000110000
    connect \A { $auto$alumacc.cc:485:replace_alu$593.A [21] $abc$285720$new_new_n5856__ $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.A [20] $abc$285720$new_new_n4817__ $abc$285720$new_new_n4818__ }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288351
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69"
  cell \LUT6 $abc$285720$auto$blifparse.cc:535:parse_blif$288352
    parameter \INIT_VALUE 64'0000001001000000111111011011111111111101101111110000001001000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22] $auto$alumacc.cc:485:replace_alu$593.A [22] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$593.A [21:20] $auto$alumacc.cc:485:replace_alu$593.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288353
    parameter \INIT_VALUE 32'11111101000000101011111101000000
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20] $auto$alumacc.cc:485:replace_alu$593.A [22:20] $auto$alumacc.cc:485:replace_alu$593.B [23] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288354
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25] }
    connect \Y $auto$alumacc.cc:485:replace_alu$707.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288355
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288356
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288357
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288358
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288359
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288360
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288361
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288362
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288363
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288364
    parameter \INIT_VALUE 4'0110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$285720$auto$blifparse.cc:535:parse_blif$288365
    parameter \INIT_VALUE 4'0110
    connect \A { $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.A [10] }
    connect \Y \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69"
  cell \LUT3 $abc$285720$auto$blifparse.cc:535:parse_blif$288366
    parameter \INIT_VALUE 8'10010110
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10] $auto$alumacc.cc:485:replace_alu$599.B [10] $auto$alumacc.cc:485:replace_alu$599.A [10] }
    connect \Y $auto$alumacc.cc:485:replace_alu$710.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69"
  cell \LUT5 $abc$285720$auto$blifparse.cc:535:parse_blif$288367
    parameter \INIT_VALUE 618388260
    connect \A { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18] $auto$alumacc.cc:485:replace_alu$626.A [18] $abc$285720$new_new_n3234__ $auto$alumacc.cc:485:replace_alu$626.A [17] $auto$alumacc.cc:485:replace_alu$626.B [23] }
    connect \Y $auto$alumacc.cc:485:replace_alu$686.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$285720$auto$blifparse.cc:535:parse_blif$288368
    parameter \INIT_VALUE 2'01
    connect \A $abc$55767$lo3
    connect \Y \ppi_commutator.r_idx [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$285720$auto$blifparse.cc:535:parse_blif$288369
    parameter \INIT_VALUE 2'01
    connect \A $abc$55767$lo2
    connect \Y \ppi_commutator.r_idx [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$285720$auto$blifparse.cc:535:parse_blif$288370
    parameter \INIT_VALUE 2'01
    connect \A $auto$alumacc.cc:485:replace_alu$535.BB [0]
    connect \Y \ppi_commutator.r_idx [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$285720$auto$blifparse.cc:535:parse_blif$288371
    parameter \INIT_VALUE 2'01
    connect \A $abc$55767$lo5
    connect \Y \ppi_commutator.r_idx [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$285720$auto$blifparse.cc:535:parse_blif$288372
    parameter \INIT_VALUE 2'01
    connect \A $abc$55767$lo4
    connect \Y \ppi_commutator.r_idx [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$285720$auto$blifparse.cc:535:parse_blif$288373
    parameter \INIT_VALUE 2'01
    connect \A $abc$55767$lo6
    connect \Y \ppi_commutator.r_idx [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56111
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56112
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56113
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56114
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56115
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56116
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56117
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56118
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56119
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56120
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56121
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56122
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56123
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56124
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56125
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56126
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56127
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56128
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56129
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56130
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56131
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56132
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56133
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56134
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56135
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56136
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56137
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56138
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56139
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56140
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56141
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56142
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56143
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56144
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56145
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56146
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56147
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56148
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56149
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56150
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56151
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56152
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56153
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56154
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56155
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56156
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56157
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56158
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56159
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56160
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56161
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56162
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56163
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56164
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56165
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56166
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56167
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56168
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56169
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56170
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56171
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56172
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56173
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56174
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56175
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56176
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56177
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56178
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56179
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56180
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56181
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56182
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56183
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56184
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56185
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56186
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56187
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56188
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56189
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56190
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56191
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56192
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56193
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56194
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56195
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56196
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56197
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56198
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56199
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56200
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56201
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56202
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56203
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56204
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56205
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56206
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56207
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56208
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56209
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56210
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56211
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56212
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56213
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56214
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56215
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56216
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56217
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56218
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56219
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56220
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56221
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56222
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56223
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56224
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56225
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56226
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56227
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56228
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56229
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56230
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56231
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56232
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56233
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56234
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56235
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56236
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56237
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56238
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56239
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56240
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56241
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56242
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56243
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56244
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56245
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56246
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56247
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56248
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56249
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56250
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56251
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56252
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56253
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56254
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56255
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56256
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56257
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56258
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56259
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56260
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56261
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56262
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56263
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56264
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56265
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56266
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56267
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56268
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56269
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56270
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56271
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56272
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56273
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56274
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56275
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56276
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56277
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56278
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56279
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56280
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56281
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56282
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56283
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56284
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56285
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56286
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56287
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56288
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56289
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56290
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56291
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56292
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56293
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56294
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56295
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56296
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56297
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56298
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56299
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56300
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56301
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56302
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56303
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56304
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56305
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56306
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56307
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56308
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56309
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56310
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56311
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56312
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56313
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56314
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56315
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56316
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56317
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56318
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56319
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56320
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56321
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56322
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56323
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56324
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56325
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56326
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56327
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56328
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56329
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56330
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56331
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56332
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56333
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56334
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56335
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56336
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56337
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56338
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56339
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56340
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56341
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56342
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56343
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56344
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56345
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56346
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56347
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56348
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56349
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56350
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56351
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56352
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56353
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56354
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56355
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56356
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56357
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56358
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56359
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56360
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56361
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56362
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56363
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56364
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56365
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56366
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56367
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56368
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56369
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56370
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56371
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56372
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56373
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56374
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56375
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56376
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56377
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56378
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56379
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56380
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56381
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56382
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56383
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56384
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56385
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56386
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56387
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56388
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56389
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56390
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56391
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56392
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56393
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56394
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56395
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56396
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56397
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56398
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56399
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56400
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56401
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56402
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56403
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56404
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56405
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56406
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56407
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56408
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56409
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56410
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56411
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56412
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56413
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56414
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56415
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56416
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56417
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56418
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56419
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56420
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56421
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56422
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56423
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56424
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56425
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56426
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56427
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56428
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56429
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56430
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56431
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56432
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56433
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56434
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56435
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56436
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56437
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56438
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56439
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56440
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56441
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56442
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56443
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56444
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56445
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56446
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56447
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56448
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56449
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56450
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56451
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56452
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56453
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56454
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56455
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56456
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56457
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56458
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56459
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56460
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56461
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56462
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56463
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56464
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56465
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56466
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56467
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56468
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56469
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56470
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56471
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56472
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56473
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56474
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56475
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56476
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56477
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56478
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56479
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56480
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56481
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56482
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56483
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56484
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56485
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56486
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56487
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56488
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56489
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56490
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56491
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56492
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56493
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56494
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56495
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56496
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56497
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56498
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56499
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56500
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56501
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56502
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56503
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56504
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56505
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56506
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56507
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56508
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56509
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56510
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56511
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56512
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56513
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56514
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56515
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56516
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56517
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56518
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56519
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56520
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56521
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56522
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56523
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56524
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56525
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56526
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56527
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56528
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56529
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56530
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56531
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56532
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56533
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56534
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56535
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56536
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56537
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56538
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56539
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56540
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56541
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56542
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56543
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56544
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56545
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56546
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56547
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56548
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56549
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56550
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56551
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56552
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56553
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56554
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56555
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56556
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56557
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56558
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56559
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56560
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56561
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56562
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56563
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56564
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56565
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56566
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56567
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56568
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56569
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56570
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56571
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56572
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56573
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56574
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56575
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56576
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56577
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56578
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56579
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56580
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56581
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56582
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56583
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56584
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56585
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56586
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56587
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56588
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56589
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56590
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56591
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56592
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56593
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56594
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56595
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56596
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56597
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56598
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56599
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56600
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56601
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56602
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56603
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56604
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56605
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56606
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56607
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56608
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56609
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56610
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56611
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56612
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56613
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56614
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56615
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56616
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56617
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56618
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56619
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56620
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56621
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56622
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56623
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56624
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56625
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56626
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56627
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56628
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56629
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56630
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56631
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56632
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56633
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56634
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56635
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56636
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56637
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56638
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56639
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56640
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56641
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56642
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56643
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56644
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56645
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56646
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56647
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56648
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56649
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56650
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56651
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56652
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56653
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56654
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56655
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56656
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56657
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56658
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56659
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56660
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56661
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$56110$auto$blifparse.cc:377:parse_blif$56662
    connect \C $auto$clkbufmap.cc:317:execute$288376
    connect \D \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60275
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60276
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60277
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60278
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60279
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60280
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60281
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60282
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60283
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60284
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60285
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60286
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60287
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60288
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60289
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60290
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60291
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60292
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60293
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60294
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60295
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60296
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60297
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60298
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60299
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$60274$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$60274$auto$blifparse.cc:377:parse_blif$60300
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$60274$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63035
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63036
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63037
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63038
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63039
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63040
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63041
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63042
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63043
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63044
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63045
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63046
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63047
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63048
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63049
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63050
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63051
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63052
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63053
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63054
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63055
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63056
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63057
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63034$auto$blifparse.cc:377:parse_blif$63058
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63339
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63340
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63341
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63342
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63343
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63344
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63345
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63346
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63347
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63348
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63349
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63350
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63351
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63352
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63353
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63354
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63355
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63356
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63357
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63358
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63359
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63360
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63361
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63338$auto$blifparse.cc:377:parse_blif$63362
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63526
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63527
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63528
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63529
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63530
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63531
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63532
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63533
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63534
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63535
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63536
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63537
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63538
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63539
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63540
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63541
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63542
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63543
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63544
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63545
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63546
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63547
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63548
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63525$auto$blifparse.cc:377:parse_blif$63549
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63711
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63712
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63713
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63714
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63715
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63716
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63717
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63718
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63719
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63720
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63721
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63722
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63723
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63724
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63725
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63726
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63727
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63728
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63729
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63730
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63731
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63732
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63733
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63710$auto$blifparse.cc:377:parse_blif$63734
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63896
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63897
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63898
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63899
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63900
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63901
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63902
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63903
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63904
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63905
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63906
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li10_li10
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63907
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li11_li11
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63908
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li12_li12
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63909
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li13_li13
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63910
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li14_li14
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63911
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li15_li15
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63912
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li16_li16
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63913
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li17_li17
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63914
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li18_li18
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63915
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li19_li19
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63916
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li20_li20
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63917
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li21_li21
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63918
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li22_li22
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$63895$auto$blifparse.cc:377:parse_blif$63919
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$63895$li23_li23
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64065
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64066
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64067
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64068
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64069
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64070
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64071
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64072
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64073
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64074
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64075
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64076
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64077
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64078
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64079
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64080
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64081
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64082
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64083
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64084
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64085
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64086
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64087
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64088
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64089
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64064$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64064$auto$blifparse.cc:377:parse_blif$64090
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64064$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64173
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64174
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64175
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64176
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64177
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64178
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64179
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64180
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64181
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64182
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64183
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64184
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64185
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64186
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64187
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64188
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64189
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64190
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64191
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64192
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64193
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64194
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64195
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64196
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64197
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64172$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64172$auto$blifparse.cc:377:parse_blif$64198
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64172$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64281
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64282
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64283
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64284
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64285
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64286
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64287
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64288
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64289
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64290
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64291
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64292
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64293
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64294
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64295
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64296
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64297
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64298
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64299
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64300
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64301
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64302
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64303
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64304
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64305
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64280$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64280$auto$blifparse.cc:377:parse_blif$64306
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64280$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64389
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64390
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64391
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64392
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64393
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64394
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64395
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64396
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64397
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64398
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64399
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64400
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64401
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64402
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64403
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64404
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64405
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64406
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64407
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64408
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64409
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64410
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64411
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64412
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64413
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64388$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64388$auto$blifparse.cc:377:parse_blif$64414
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64388$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64495
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64496
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64497
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64498
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64499
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64500
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64501
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64502
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64503
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64504
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64505
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64506
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64507
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64508
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64509
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64510
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64511
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64512
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64513
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64514
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64515
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64516
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64517
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64518
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64519
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64494$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64494$auto$blifparse.cc:377:parse_blif$64520
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64494$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64601
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64602
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64603
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64604
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64605
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64606
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64607
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64608
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64609
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64610
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64611
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64612
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64613
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64614
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64615
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64616
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64617
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64618
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64619
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64620
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64621
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64622
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64623
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64624
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64625
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64600$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64600$auto$blifparse.cc:377:parse_blif$64626
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64600$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64707
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64708
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64709
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64710
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64711
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64712
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64713
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64714
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64715
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64716
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64717
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64718
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64719
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64720
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64721
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64722
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64723
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64724
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64725
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64726
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64727
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64728
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64729
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64730
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64731
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64706$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64706$auto$blifparse.cc:377:parse_blif$64732
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64706$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64813
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64814
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64815
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64816
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64817
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64818
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64819
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64820
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64821
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64822
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64823
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64824
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64825
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64826
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64827
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64828
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64829
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64830
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64831
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64832
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64833
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64834
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64835
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64836
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64837
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64812$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64812$auto$blifparse.cc:377:parse_blif$64838
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64812$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64919
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64920
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64921
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64922
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64923
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64924
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64925
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64926
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64927
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64928
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64929
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64930
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64931
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64932
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64933
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64934
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64935
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64936
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64937
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64938
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64939
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64940
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64941
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64942
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64943
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64918$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$64918$auto$blifparse.cc:377:parse_blif$64944
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$64918$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65025
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65026
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65027
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65028
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65029
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65030
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65031
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65032
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65033
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65034
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65035
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65036
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65037
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65038
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65039
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65040
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65041
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65042
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65043
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65044
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65045
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65046
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65047
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65048
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65049
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65024$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65024$auto$blifparse.cc:377:parse_blif$65050
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65024$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65131
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65132
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65133
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65134
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65135
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65136
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65137
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65138
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65139
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65140
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65141
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65142
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65143
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65144
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65145
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65146
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65147
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65148
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65149
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65150
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65151
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65152
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65153
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65154
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65155
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65130$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65130$auto$blifparse.cc:377:parse_blif$65156
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65130$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65237
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65238
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65239
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65240
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65241
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65242
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65243
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65244
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65245
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65246
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65247
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65248
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65249
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65250
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65251
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65252
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65253
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65254
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65255
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65256
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65257
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65258
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65259
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65260
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65261
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65236$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65236$auto$blifparse.cc:377:parse_blif$65262
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65236$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65343
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65344
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65345
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65346
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65347
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65348
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65349
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65350
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65351
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65352
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65353
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65354
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65355
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65356
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65357
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65358
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65359
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65360
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65361
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65362
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65363
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65364
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65365
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65366
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65367
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65342$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65342$auto$blifparse.cc:377:parse_blif$65368
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65342$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65449
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65450
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65451
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65452
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65453
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65454
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65455
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65456
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65457
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65458
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65459
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65460
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65461
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65462
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65463
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65464
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65465
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65466
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65467
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65468
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65469
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65470
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65471
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65472
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65473
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65448$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65448$auto$blifparse.cc:377:parse_blif$65474
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65448$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65555
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65556
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65557
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65558
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65559
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65560
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65561
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65562
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65563
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65564
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65565
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65566
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65567
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65568
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65569
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65570
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65571
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65572
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65573
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65574
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65575
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65576
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65577
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65578
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65579
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65554$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65554$auto$blifparse.cc:377:parse_blif$65580
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65554$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65661
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65662
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65663
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65664
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65665
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65666
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65667
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65668
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65669
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65670
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65671
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65672
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65673
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65674
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65675
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65676
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65677
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65678
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65679
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65680
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65681
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65682
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65683
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65684
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65685
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65660$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65660$auto$blifparse.cc:377:parse_blif$65686
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65660$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65767
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65768
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65769
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65770
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65771
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65772
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65773
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65774
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65775
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65776
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65777
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65778
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65779
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65780
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65781
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65782
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65783
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65784
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65785
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65786
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65787
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65788
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65789
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65790
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65791
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65766$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65766$auto$blifparse.cc:377:parse_blif$65792
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65766$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65873
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65874
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65875
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65876
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65877
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65878
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65879
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65880
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65881
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65882
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65883
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65884
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65885
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65886
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65887
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65888
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65889
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65890
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65891
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65892
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65893
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65894
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65895
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65896
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65897
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65872$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65872$auto$blifparse.cc:377:parse_blif$65898
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65872$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65979
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65980
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65981
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65982
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65983
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65984
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65985
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65986
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65987
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65988
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65989
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65990
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65991
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65992
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65993
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65994
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65995
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65996
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65997
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65998
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$65999
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$66000
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$66001
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$66002
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$66003
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65978$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$65978$auto$blifparse.cc:377:parse_blif$66004
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$65978$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66085
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66086
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66087
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66088
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66089
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66090
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66091
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66092
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66093
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66094
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66095
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66096
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66097
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66098
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66099
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66100
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66101
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66102
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66103
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66104
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66105
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66106
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66107
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66108
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66109
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$66084$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66084$auto$blifparse.cc:377:parse_blif$66110
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$66084$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66189
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66190
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66191
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66192
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66193
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66194
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66195
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66196
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66197
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66198
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66199
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66200
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66201
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66202
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66203
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66204
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66205
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66206
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66207
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66208
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66209
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66210
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66211
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66212
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66213
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$66188$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66188$auto$blifparse.cc:377:parse_blif$66214
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$66188$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66293
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66294
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66295
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66296
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66297
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66298
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66299
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66300
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66301
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66302
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66303
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66304
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66305
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66306
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66307
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66308
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66309
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66310
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66311
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66312
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66313
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66314
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66315
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66316
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [23]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66317
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$66292$li24_li24
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [24]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66292$auto$blifparse.cc:377:parse_blif$66318
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D $abc$147964$abc$66292$li25_li25
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66397
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288403
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66398
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288425
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66399
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288427
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66400
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288429
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66401
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288431
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66402
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288433
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66403
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288435
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66404
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288437
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66405
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288439
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66406
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288383
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66407
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288385
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66408
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288387
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66409
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288389
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66410
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288391
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66411
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288393
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66412
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288395
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66413
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288397
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66414
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288399
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66415
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288401
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66416
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288405
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66417
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288407
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66418
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288409
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66419
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288411
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66420
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288413
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66421
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288415
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66422
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288417
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66423
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288419
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66424
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288421
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66396$auto$blifparse.cc:377:parse_blif$66425
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $abc$147964$abc$55648$auto$opt_dff.cc:220:make_patterns_logic$245
    connect \Q $auto$clkbufmap.cc:285:execute$288423
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66514
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66515
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66516
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66517
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66518
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66519
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66520
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66521
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66522
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66523
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66524
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66525
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66526
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66527
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66528
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66529
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66530
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66531
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66532
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66533
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66534
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66535
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66536
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66513$auto$blifparse.cc:377:parse_blif$66537
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66616
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66617
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66618
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66619
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66620
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66621
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66622
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [6]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66623
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [7]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66624
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [8]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66625
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [9]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66626
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [10]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66627
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [11]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66628
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [12]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66629
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [13]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66630
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [14]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66631
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [15]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66632
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [16]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66633
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [17]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66634
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [18]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66635
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [19]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66636
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [20]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66637
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [21]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66638
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [22]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:98.11-98.64"
  cell \DFFRE $abc$66615$auto$blifparse.cc:377:parse_blif$66639
    connect \C \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [25]
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66716
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
    connect \E $iopadmap$i_ena
    connect \Q \ppi_commutator.r_done
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66717
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D \ppi_commutator.r_idx [0]
    connect \E $iopadmap$i_ena
    connect \Q $auto$alumacc.cc:485:replace_alu$535.BB [0]
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66718
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D $abc$147964$abc$66715$li2_li2
    connect \E $iopadmap$i_ena
    connect \Q $abc$55767$lo2
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66719
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D $abc$147964$abc$66715$li3_li3
    connect \E $iopadmap$i_ena
    connect \Q $abc$55767$lo3
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66720
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D $abc$147964$abc$66715$li4_li4
    connect \E $iopadmap$i_ena
    connect \Q $abc$55767$lo4
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66721
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D $abc$147964$abc$66715$li5_li5
    connect \E $iopadmap$i_ena
    connect \Q $abc$55767$lo5
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66722
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D 1'1
    connect \E $iopadmap$i_ena
    connect \Q $abc$55767$lo6
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:425.12-425.65"
  cell \DFFNRE $abc$66715$auto$blifparse.cc:377:parse_blif$66723
    connect \C $auto$clkbufmap.cc:317:execute$288379
    connect \D $abc$147964$abc$66715$li7_li7
    connect \E $iopadmap$i_ena
    connect \Q $auto$clkbufmap.cc:285:execute$288381
    connect \R $iopadmap$i_rst_an
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54484$auto$alumacc.cc:485:replace_alu$644.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$644.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$644.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$644.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$644.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54590$auto$alumacc.cc:485:replace_alu$647.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$647.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$647.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$647.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$647.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$49619$auto$alumacc.cc:485:replace_alu$650.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$650.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$650.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$650.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$650.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54272$auto$alumacc.cc:485:replace_alu$653.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$653.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$653.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$653.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$653.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54908$auto$alumacc.cc:485:replace_alu$656.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$656.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$656.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$656.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$656.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$55014$auto$alumacc.cc:485:replace_alu$659.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$659.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$659.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$659.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$659.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$55120$auto$alumacc.cc:485:replace_alu$662.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$662.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$662.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$662.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$662.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$55226$auto$alumacc.cc:485:replace_alu$665.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$665.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$665.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$665.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$665.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$55332$auto$alumacc.cc:485:replace_alu$668.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$668.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$668.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$668.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$668.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$55438$auto$alumacc.cc:485:replace_alu$671.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$671.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$671.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$671.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$671.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54802$auto$alumacc.cc:485:replace_alu$674.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$674.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$674.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$674.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$674.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53316$auto$alumacc.cc:485:replace_alu$677.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$677.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$677.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$677.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$677.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$55544$auto$alumacc.cc:485:replace_alu$680.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$680.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$680.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$680.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$680.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53424$auto$alumacc.cc:485:replace_alu$683.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$683.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$683.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$683.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$683.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54696$auto$alumacc.cc:485:replace_alu$686.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$686.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$686.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$686.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$686.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53530$auto$alumacc.cc:485:replace_alu$689.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$689.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$689.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$689.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$689.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53636$auto$alumacc.cc:485:replace_alu$692.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$692.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$692.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$692.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$692.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53742$auto$alumacc.cc:485:replace_alu$695.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$695.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$695.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$695.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$695.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53848$auto$alumacc.cc:485:replace_alu$698.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$698.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$698.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$698.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$698.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$53954$auto$alumacc.cc:485:replace_alu$701.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$701.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$701.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$701.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$701.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54060$auto$alumacc.cc:485:replace_alu$704.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$704.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$704.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$704.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$704.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54166$auto$alumacc.cc:485:replace_alu$707.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$707.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$707.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$707.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$707.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.13-85.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.final_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [24]
    connect \G 1'0
    connect \O $abc$147964$abc$54378$auto$alumacc.cc:485:replace_alu$710.co
    connect \P 1'0
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[0].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [0]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [1]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [0]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [0]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [0]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[10].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [10]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [11]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [10]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [10]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [10]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[11].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [11]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [12]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [11]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [11]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [11]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[12].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [12]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [13]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [12]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [12]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [12]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[13].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [13]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [14]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [13]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [13]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [13]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[14].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [14]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [15]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [14]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [14]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [14]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[15].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [15]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [16]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [15]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [15]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [15]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[16].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [16]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [17]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [16]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [16]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [16]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[17].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [17]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [18]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [17]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [17]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [17]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[18].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [18]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [19]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [18]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [18]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [18]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[19].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [19]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [20]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [19]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [19]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [19]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[1].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [1]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [2]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [1]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [1]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [1]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[20].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [20]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [21]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [20]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [20]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [20]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[21].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [21]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [22]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [21]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [21]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [21]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[22].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [22]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [23]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [22]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [22]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [22]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[23].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [23]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [24]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [23]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [25]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[2].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [2]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [3]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [2]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [2]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [2]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[3].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [3]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [4]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [3]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [3]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [3]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[4].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [4]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [5]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [4]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [4]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [4]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[5].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [5]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [6]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [5]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [5]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [5]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[6].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [6]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [7]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [6]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [6]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [6]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[7].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [7]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [8]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [7]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [7]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [7]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[8].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [8]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [9]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [8]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [8]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [8]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.10-72.4"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.genblk1.slice[9].genblk1.my_adder
    connect \CIN $auto$alumacc.cc:485:replace_alu$710.C [9]
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [10]
    connect \G \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9]
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_data [9]
    connect \P $auto$alumacc.cc:485:replace_alu$710.S [9]
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:92.64-92.183|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.13-60.8"
  cell \CARRY $auto$alumacc.cc:485:replace_alu$710.intermediate_adder
    connect \COUT $auto$alumacc.cc:485:replace_alu$710.C [0]
    connect \G 1'0
    connect \P 1'0
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288380
    connect \I $auto$clkbufmap.cc:285:execute$288381
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288382
    connect \I $auto$clkbufmap.cc:285:execute$288383
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288384
    connect \I $auto$clkbufmap.cc:285:execute$288385
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288386
    connect \I $auto$clkbufmap.cc:285:execute$288387
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288388
    connect \I $auto$clkbufmap.cc:285:execute$288389
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288390
    connect \I $auto$clkbufmap.cc:285:execute$288391
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288392
    connect \I $auto$clkbufmap.cc:285:execute$288393
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288394
    connect \I $auto$clkbufmap.cc:285:execute$288395
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288396
    connect \I $auto$clkbufmap.cc:285:execute$288397
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288398
    connect \I $auto$clkbufmap.cc:285:execute$288399
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288400
    connect \I $auto$clkbufmap.cc:285:execute$288401
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288402
    connect \I $auto$clkbufmap.cc:285:execute$288403
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288404
    connect \I $auto$clkbufmap.cc:285:execute$288405
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288406
    connect \I $auto$clkbufmap.cc:285:execute$288407
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288408
    connect \I $auto$clkbufmap.cc:285:execute$288409
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288410
    connect \I $auto$clkbufmap.cc:285:execute$288411
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288412
    connect \I $auto$clkbufmap.cc:285:execute$288413
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288414
    connect \I $auto$clkbufmap.cc:285:execute$288415
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288416
    connect \I $auto$clkbufmap.cc:285:execute$288417
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288418
    connect \I $auto$clkbufmap.cc:285:execute$288419
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288420
    connect \I $auto$clkbufmap.cc:285:execute$288421
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288422
    connect \I $auto$clkbufmap.cc:285:execute$288423
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288424
    connect \I $auto$clkbufmap.cc:285:execute$288425
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288426
    connect \I $auto$clkbufmap.cc:285:execute$288427
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288428
    connect \I $auto$clkbufmap.cc:285:execute$288429
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288430
    connect \I $auto$clkbufmap.cc:285:execute$288431
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288432
    connect \I $auto$clkbufmap.cc:285:execute$288433
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288434
    connect \I $auto$clkbufmap.cc:285:execute$288435
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288436
    connect \I $auto$clkbufmap.cc:285:execute$288437
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk
  end
  cell \FCLK_BUF $auto$clkbufmap.cc:282:execute$288438
    connect \I $auto$clkbufmap.cc:285:execute$288439
    connect \O \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:284:execute$288374
    connect \I $iopadmap$i_clk
    connect \O $auto$clkbufmap.cc:317:execute$288376
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45"
  cell \CLK_BUF $auto$clkbufmap.cc:284:execute$288377
    connect \I $iopadmap$i_fclk
    connect \O $auto$clkbufmap.cc:317:execute$288379
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:47.3-58.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133.66-133.90|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:302.6-306.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  attribute \valid_map 1
  cell \DSP19X2 $flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 { 3'000 \ppi_commutator.r_idx [5] 1'0 $auto$alumacc.cc:485:replace_alu$638.Y [4:1] $auto$alumacc.cc:485:replace_alu$535.BB [0] }
    connect \A2 10'0000000000
    connect \B1 9'000001101
    connect \B2 9'000000000
    connect \DLY_B1 $techmap503$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.dly_b [8:0]
    connect \DLY_B2 $techmap503$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'1
    connect \Z1 { $techmap416$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.Y [18:11] $auto$maccmap.cc:240:synth$2515.B [11:5] $auto$maccmap.cc:240:synth$2515.A [4:3] $auto$maccmap.cc:240:synth$2515.B [2:1] }
    connect \Z2 $techmap471$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.z [37:19]
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:189.6-193.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'0000000000
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 9'000000000
    connect \DLY_B1 $techmap531$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap531$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap468$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$629.A [23:10] }
    connect \Z2 $techmap473$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.z [37:19]
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/filt_ppi.v:31.3-45.5|/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52.74-52.111|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v:377.5-381.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:361.5-365.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:117.5-121.4|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:165.7-169.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:154.11-166.10|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:192.7-207.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 $flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'0000000000
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 9'000000000
    connect \DLY_B1 $techmap513$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap513$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap469$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [16:10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
    connect \Z2 $techmap472$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.z [37:19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_clk
    connect \O $iopadmap$i_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [0]
    connect \O $iopadmap$i_data [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [1]
    connect \O $iopadmap$i_data [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [2]
    connect \O $iopadmap$i_data [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [3]
    connect \O $iopadmap$i_data [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [4]
    connect \O $iopadmap$i_data [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [5]
    connect \O $iopadmap$i_data [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [6]
    connect \O $iopadmap$i_data [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_data_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_data [7]
    connect \O $iopadmap$i_data [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_ena
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_ena
    connect \O $iopadmap$i_ena
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_fclk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_fclk
    connect \O $iopadmap$i_fclk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $iopadmap$filt_ppi.i_rst_an
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \i_rst_an
    connect \O $iopadmap$i_rst_an
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data
    connect \I $iopadmap$o_data [0]
    connect \O \o_data [0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_1
    connect \I $iopadmap$o_data [1]
    connect \O \o_data [1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_10
    connect \I $iopadmap$o_data [10]
    connect \O \o_data [10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_11
    connect \I $iopadmap$o_data [11]
    connect \O \o_data [11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_12
    connect \I $iopadmap$o_data [12]
    connect \O \o_data [12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_13
    connect \I $iopadmap$o_data [13]
    connect \O \o_data [13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_14
    connect \I $iopadmap$o_data [14]
    connect \O \o_data [14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_15
    connect \I $iopadmap$o_data [15]
    connect \O \o_data [15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_16
    connect \I $iopadmap$o_data [16]
    connect \O \o_data [16]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_17
    connect \I $iopadmap$o_data [17]
    connect \O \o_data [17]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_18
    connect \I $iopadmap$o_data [18]
    connect \O \o_data [18]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_19
    connect \I $iopadmap$o_data [19]
    connect \O \o_data [19]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_2
    connect \I $iopadmap$o_data [2]
    connect \O \o_data [2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_20
    connect \I $iopadmap$o_data [20]
    connect \O \o_data [20]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_21
    connect \I $iopadmap$o_data [21]
    connect \O \o_data [21]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_22
    connect \I $iopadmap$o_data [22]
    connect \O \o_data [22]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_23
    connect \I $iopadmap$o_data [23]
    connect \O \o_data [23]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_24
    connect \I $iopadmap$o_data [24]
    connect \O \o_data [24]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_25
    connect \I $iopadmap$o_data [25]
    connect \O \o_data [25]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_3
    connect \I $iopadmap$o_data [3]
    connect \O \o_data [3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_4
    connect \I $iopadmap$o_data [4]
    connect \O \o_data [4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_5
    connect \I $iopadmap$o_data [5]
    connect \O \o_data [5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_6
    connect \I $iopadmap$o_data [6]
    connect \O \o_data [6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_7
    connect \I $iopadmap$o_data [7]
    connect \O \o_data [7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_8
    connect \I $iopadmap$o_data [8]
    connect \O \o_data [8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_data_9
    connect \I $iopadmap$o_data [9]
    connect \O \o_data [9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUF $iopadmap$filt_ppi.o_sclk
    connect \I \ppi_commutator.r_done
    connect \O \o_sclk
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap519\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap519\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap420$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$620.A [23:10] }
    connect \Z2 { $techmap422$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$596.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap515\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap515\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap419$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$19.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap421$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$21.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap520\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap520\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap424$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$560.A [23:10] }
    connect \Z2 { $techmap426$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$584.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap505\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap505\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap423$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$23.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap425$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$25.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap521\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap521\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap428$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$608.A [23:10] }
    connect \Z2 { $techmap430$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$635.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap506\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap506\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap427$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$27.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap429$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$29.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap522\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap522\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap432$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$566.A [23:10] }
    connect \Z2 { $techmap434$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$578.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap512\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap512\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap431$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$31.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$566.B [23] $auto$alumacc.cc:485:replace_alu$566.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap433$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$33.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap523\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap523\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap436$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$590.A [23:10] }
    connect \Z2 { $techmap438$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$602.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap511\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap511\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap435$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$35.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap437$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$37.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap524\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap524\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap440$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$614.A [23:10] }
    connect \Z2 { $techmap442$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$626.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap508\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap508\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap439$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$39.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap441$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$41.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap525\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap525\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap444$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$557.A [23:10] }
    connect \Z2 { $techmap446$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$563.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap504\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap504\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap443$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$43.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap445$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$45.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap526\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap526\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap448$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$569.A [23:10] }
    connect \Z2 { $techmap450$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$575.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap507\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap507\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap447$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$47.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap449$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$49.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap527\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap527\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap452$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$581.A [23:10] }
    connect \Z2 { $techmap454$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$587.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap510\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap510\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap451$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$51.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap453$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$53.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap528\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap528\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap456$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$593.A [23:10] }
    connect \Z2 { $techmap458$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$599.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap509\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap509\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap455$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$55.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap457$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$57.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap529\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap529\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap460$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$605.A [23:10] }
    connect \Z2 { $techmap462$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$611.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap517\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap517\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap459$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$59.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9:0] }
    connect \Z2 { $techmap461$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$61.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap530\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap530\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap464$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$617.A [23:10] }
    connect \Z2 { $techmap466$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$623.A [23:10] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap516\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap516\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap463$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$63.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$617.B [23] $auto$alumacc.cc:485:replace_alu$617.B [16:10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
    connect \Z2 { $techmap465$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$65.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$623.B [23] $auto$alumacc.cc:485:replace_alu$623.B [16:10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap514\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [8:0]
    connect \DLY_B2 $techmap514\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'1
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap467$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$629.B [23] $auto$alumacc.cc:485:replace_alu$629.B [16:10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
    connect \Z2 { $techmap417$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.B [16:10] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9:0] }
  end
  attribute \is_inferred 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:1051.7-1072.6|/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v:140.1-161.2"
  cell \DSP19X2 \simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last
    parameter \COEFF1_0 10'0000000000
    parameter \COEFF1_1 10'0000000000
    parameter \COEFF1_2 10'0000000000
    parameter \COEFF1_3 10'0000000000
    parameter \COEFF2_0 10'0000000000
    parameter \COEFF2_1 10'0000000000
    parameter \COEFF2_2 10'0000000000
    parameter \COEFF2_3 10'0000000000
    parameter \DSP_MODE "MULTIPLY"
    parameter \INPUT_REG_EN "FALSE"
    parameter \OUTPUT_REG_EN "FALSE"
    connect \A1 10'x
    connect \A2 10'x
    connect \B1 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \B2 { $iopadmap$i_data [7] $iopadmap$i_data }
    connect \DLY_B1 $techmap518\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [8:0]
    connect \DLY_B2 $techmap518\simd_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.dly_b [17:9]
    connect \FEEDBACK 3'000
    connect \UNSIGNED_A 1'0
    connect \UNSIGNED_B 1'0
    connect \Z1 { $techmap470$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$632.A [23:10] }
    connect \Z2 { $techmap418$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$17.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$572.A [23:10] }
  end
  connect $auto$alumacc.cc:485:replace_alu$557.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$557.B [22:17] $auto$alumacc.cc:485:replace_alu$557.B [9:0] } { $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.B [23] $auto$alumacc.cc:485:replace_alu$557.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$560.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$560.B [22:17] $auto$alumacc.cc:485:replace_alu$560.B [9:0] } { $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.B [23] $auto$alumacc.cc:485:replace_alu$560.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$563.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$563.B [22:17] $auto$alumacc.cc:485:replace_alu$563.B [9:0] } { $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.B [23] $auto$alumacc.cc:485:replace_alu$563.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$566.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$566.B [22:17] $auto$alumacc.cc:485:replace_alu$566.B [9:0] } { $auto$alumacc.cc:485:replace_alu$566.B [23] $auto$alumacc.cc:485:replace_alu$566.B [23] $auto$alumacc.cc:485:replace_alu$566.B [23] $auto$alumacc.cc:485:replace_alu$566.B [23] $auto$alumacc.cc:485:replace_alu$566.B [23] $auto$alumacc.cc:485:replace_alu$566.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$569.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$569.B [22:17] $auto$alumacc.cc:485:replace_alu$569.B [9:0] } { $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.B [23] $auto$alumacc.cc:485:replace_alu$569.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$572.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$572.B [22:17] $auto$alumacc.cc:485:replace_alu$572.B [9:0] } { $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.B [23] $auto$alumacc.cc:485:replace_alu$572.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$575.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$575.B [22:17] $auto$alumacc.cc:485:replace_alu$575.B [9:0] } { $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.B [23] $auto$alumacc.cc:485:replace_alu$575.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$578.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$578.B [22:17] $auto$alumacc.cc:485:replace_alu$578.B [9:0] } { $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.B [23] $auto$alumacc.cc:485:replace_alu$578.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$581.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$581.B [22:17] $auto$alumacc.cc:485:replace_alu$581.B [9:0] } { $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.B [23] $auto$alumacc.cc:485:replace_alu$581.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$584.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$584.B [22:17] $auto$alumacc.cc:485:replace_alu$584.B [9:0] } { $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.B [23] $auto$alumacc.cc:485:replace_alu$584.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$587.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$587.B [22:17] $auto$alumacc.cc:485:replace_alu$587.B [9:0] } { $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [23] $auto$alumacc.cc:485:replace_alu$587.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$590.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$590.B [22:17] $auto$alumacc.cc:485:replace_alu$590.B [9:0] } { $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.B [23] $auto$alumacc.cc:485:replace_alu$590.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$593.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$593.B [22:17] $auto$alumacc.cc:485:replace_alu$593.B [9:0] } { $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.B [23] $auto$alumacc.cc:485:replace_alu$593.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$596.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$596.B [22:17] $auto$alumacc.cc:485:replace_alu$596.B [9:0] } { $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.B [23] $auto$alumacc.cc:485:replace_alu$596.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$599.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$599.B [22:17] $auto$alumacc.cc:485:replace_alu$599.B [9:0] } { $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [23] $auto$alumacc.cc:485:replace_alu$599.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$602.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$602.B [22:17] $auto$alumacc.cc:485:replace_alu$602.B [9:0] } { $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [23] $auto$alumacc.cc:485:replace_alu$602.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$605.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$605.B [22:17] $auto$alumacc.cc:485:replace_alu$605.B [9:0] } { $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.B [23] $auto$alumacc.cc:485:replace_alu$605.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$608.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$608.B [22:17] $auto$alumacc.cc:485:replace_alu$608.B [9:0] } { $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.B [23] $auto$alumacc.cc:485:replace_alu$608.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$611.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$611.B [22:17] $auto$alumacc.cc:485:replace_alu$611.B [9:0] } { $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.B [23] $auto$alumacc.cc:485:replace_alu$611.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$614.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$614.B [22:17] $auto$alumacc.cc:485:replace_alu$614.B [9:0] } { $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.B [23] $auto$alumacc.cc:485:replace_alu$614.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$617.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$617.B [22:17] $auto$alumacc.cc:485:replace_alu$617.B [9:0] } { $auto$alumacc.cc:485:replace_alu$617.B [23] $auto$alumacc.cc:485:replace_alu$617.B [23] $auto$alumacc.cc:485:replace_alu$617.B [23] $auto$alumacc.cc:485:replace_alu$617.B [23] $auto$alumacc.cc:485:replace_alu$617.B [23] $auto$alumacc.cc:485:replace_alu$617.B [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$620.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$620.B [22:17] $auto$alumacc.cc:485:replace_alu$620.B [9:0] } { $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.B [23] $auto$alumacc.cc:485:replace_alu$620.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$623.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$623.B [22:17] $auto$alumacc.cc:485:replace_alu$623.B [9:0] } { $auto$alumacc.cc:485:replace_alu$623.B [23] $auto$alumacc.cc:485:replace_alu$623.B [23] $auto$alumacc.cc:485:replace_alu$623.B [23] $auto$alumacc.cc:485:replace_alu$623.B [23] $auto$alumacc.cc:485:replace_alu$623.B [23] $auto$alumacc.cc:485:replace_alu$623.B [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$626.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$626.B [22:17] $auto$alumacc.cc:485:replace_alu$626.B [9:0] } { $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.B [23] $auto$alumacc.cc:485:replace_alu$626.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$629.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$629.B [22:17] $auto$alumacc.cc:485:replace_alu$629.B [9:0] } { $auto$alumacc.cc:485:replace_alu$629.B [23] $auto$alumacc.cc:485:replace_alu$629.B [23] $auto$alumacc.cc:485:replace_alu$629.B [23] $auto$alumacc.cc:485:replace_alu$629.B [23] $auto$alumacc.cc:485:replace_alu$629.B [23] $auto$alumacc.cc:485:replace_alu$629.B [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$632.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$632.B [22:17] $auto$alumacc.cc:485:replace_alu$632.B [9:0] } { $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [23] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
  connect $auto$alumacc.cc:485:replace_alu$635.A [9:0] 10'0000000000
  connect { $auto$alumacc.cc:485:replace_alu$635.B [22:17] $auto$alumacc.cc:485:replace_alu$635.B [9:0] } { $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.B [23] $auto$alumacc.cc:485:replace_alu$635.B [23] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [9:0] }
  connect { $auto$alumacc.cc:485:replace_alu$638.Y [5] $auto$alumacc.cc:485:replace_alu$638.Y [0] } { 1'0 $auto$alumacc.cc:485:replace_alu$535.BB [0] }
  connect $auto$alumacc.cc:485:replace_alu$644.S [24:23] { $auto$alumacc.cc:485:replace_alu$644.S [25] $auto$alumacc.cc:485:replace_alu$644.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$647.S [24:23] { $auto$alumacc.cc:485:replace_alu$647.S [25] $auto$alumacc.cc:485:replace_alu$647.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$650.S [24:23] { $auto$alumacc.cc:485:replace_alu$650.S [25] $auto$alumacc.cc:485:replace_alu$650.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$653.S [24:23] { $auto$alumacc.cc:485:replace_alu$653.S [25] $auto$alumacc.cc:485:replace_alu$653.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$656.S [24:23] { $auto$alumacc.cc:485:replace_alu$656.S [25] $auto$alumacc.cc:485:replace_alu$656.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$659.S [24:23] { $auto$alumacc.cc:485:replace_alu$659.S [25] $auto$alumacc.cc:485:replace_alu$659.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$662.S [24:23] { $auto$alumacc.cc:485:replace_alu$662.S [25] $auto$alumacc.cc:485:replace_alu$662.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$665.S [24:23] { $auto$alumacc.cc:485:replace_alu$665.S [25] $auto$alumacc.cc:485:replace_alu$665.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$668.S [24:23] { $auto$alumacc.cc:485:replace_alu$668.S [25] $auto$alumacc.cc:485:replace_alu$668.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$671.S [24:23] { $auto$alumacc.cc:485:replace_alu$671.S [25] $auto$alumacc.cc:485:replace_alu$671.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$674.S [24:23] { $auto$alumacc.cc:485:replace_alu$674.S [25] $auto$alumacc.cc:485:replace_alu$674.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$677.S [24:23] { $auto$alumacc.cc:485:replace_alu$677.S [25] $auto$alumacc.cc:485:replace_alu$677.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$680.S [24:23] { $auto$alumacc.cc:485:replace_alu$680.S [25] $auto$alumacc.cc:485:replace_alu$680.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$683.S [24:23] { $auto$alumacc.cc:485:replace_alu$683.S [25] $auto$alumacc.cc:485:replace_alu$683.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$686.S [24:23] { $auto$alumacc.cc:485:replace_alu$686.S [25] $auto$alumacc.cc:485:replace_alu$686.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$689.S [24:23] { $auto$alumacc.cc:485:replace_alu$689.S [25] $auto$alumacc.cc:485:replace_alu$689.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$692.S [24:23] { $auto$alumacc.cc:485:replace_alu$692.S [25] $auto$alumacc.cc:485:replace_alu$692.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$695.S [24:23] { $auto$alumacc.cc:485:replace_alu$695.S [25] $auto$alumacc.cc:485:replace_alu$695.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$698.S [24:23] { $auto$alumacc.cc:485:replace_alu$698.S [25] $auto$alumacc.cc:485:replace_alu$698.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$701.S [24:23] { $auto$alumacc.cc:485:replace_alu$701.S [25] $auto$alumacc.cc:485:replace_alu$701.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$704.S [24:23] { $auto$alumacc.cc:485:replace_alu$704.S [25] $auto$alumacc.cc:485:replace_alu$704.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$707.S [24:23] { $auto$alumacc.cc:485:replace_alu$707.S [25] $auto$alumacc.cc:485:replace_alu$707.S [25] }
  connect $auto$alumacc.cc:485:replace_alu$710.S [24:23] { $auto$alumacc.cc:485:replace_alu$710.S [25] $auto$alumacc.cc:485:replace_alu$710.S [25] }
  connect { $auto$maccmap.cc:240:synth$2515.A [31:5] $auto$maccmap.cc:240:synth$2515.A [2:0] } 30'111111111111111111111111111110
  connect { $auto$maccmap.cc:240:synth$2515.B [31:12] $auto$maccmap.cc:240:synth$2515.B [4:3] $auto$maccmap.cc:240:synth$2515.B [0] } 23'00000000000000000000000
  connect $techmap471$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.z [18:0] { $techmap416$flatten\ppi_commutator.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/commutator.v:133$3.Y [18:11] $auto$maccmap.cc:240:synth$2515.B [11:5] $auto$maccmap.cc:240:synth$2515.A [4:3] $auto$maccmap.cc:240:synth$2515.B [2:1] }
  connect $techmap472$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.z [18:0] { $techmap469$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$69.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.Y [18] $auto$alumacc.cc:485:replace_alu$632.B [23] $auto$alumacc.cc:485:replace_alu$632.B [16:10] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [9:0] }
  connect $techmap473$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.z [18:0] { $techmap468$flatten\ppi_mul_add.$mul$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/ArchBench/Testcases/filt_ppi/rtl/mul_add.v:52$67.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.Y [18:14] $auto$alumacc.cc:485:replace_alu$629.A [23:10] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [24:23] { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [25] }
  connect \ppi_commutator.r_ring_cnt { \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk \ppi_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[30].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[31].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[32].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[33].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[34].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[35].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[36].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[37].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[38].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[39].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[40].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[41].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[42].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[43].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[44].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[45].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[46].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[47].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[48].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[49].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[50].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[51].g_ccw.TF_ff.r_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.i_data [25] }
  connect \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [24:23] { \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25] \ppi_mul_add.g_tf_ppi.g_tf_reg[52].g_ccw.TF_ff.r_data [25] }
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/06_13_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
