--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml i2c_test_top.twx i2c_test_top.ncd -o i2c_test_top.twr
i2c_test_top.pcf -ucf i2c_test_top.ucf

Design file:              i2c_test_top.ncd
Physical constraint file: i2c_test_top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLKIN1_N_IN
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
I2C_SDA_video|   -1.352(R)|    3.601(R)|clk25_2           |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock CLKIN1_P_IN
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
I2C_SDA_video|   -1.352(R)|    3.601(R)|clk25_2           |   0.000|
-------------+------------+------------+------------------+--------+

Clock CLKIN1_N_IN to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
DVI_D<4>     |    9.076(R)|clk25_2_270deg    |   0.000|
             |    9.076(F)|clk25_2_270deg    |   0.000|
DVI_D<5>     |    9.083(R)|clk25_2_270deg    |   0.000|
             |    9.083(F)|clk25_2_270deg    |   0.000|
DVI_D<6>     |    9.129(R)|clk25_2_270deg    |   0.000|
             |    9.129(F)|clk25_2_270deg    |   0.000|
DVI_D<7>     |    9.134(R)|clk25_2_270deg    |   0.000|
             |    9.134(F)|clk25_2_270deg    |   0.000|
DVI_D<8>     |    9.078(R)|clk25_2_270deg    |   0.000|
             |    9.078(F)|clk25_2_270deg    |   0.000|
DVI_D<9>     |    9.072(R)|clk25_2_270deg    |   0.000|
             |    9.072(F)|clk25_2_270deg    |   0.000|
DVI_D<10>    |    9.150(R)|clk25_2_270deg    |   0.000|
             |    9.150(F)|clk25_2_270deg    |   0.000|
DVI_D<11>    |    9.139(R)|clk25_2_270deg    |   0.000|
             |    9.139(F)|clk25_2_270deg    |   0.000|
DVI_DE       |    9.074(R)|clk25_2_270deg    |   0.000|
DVI_H        |   11.387(R)|clk25_2           |   0.000|
DVI_V        |   11.899(R)|clk25_2           |   0.000|
I2C_SCL_video|   10.584(R)|clk25_2           |   0.000|
I2C_SDA_video|   10.589(R)|clk25_2           |   0.000|
LED_test     |   12.371(R)|clk25_2           |   0.000|
XCLK_N       |    7.940(R)|clk25_2           |   0.000|
             |    7.940(F)|clk25_2           |   0.000|
XCLK_P       |    7.940(R)|clk25_2           |   0.000|
             |    7.940(F)|clk25_2           |   0.000|
-------------+------------+------------------+--------+

Clock CLKIN1_P_IN to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
DVI_D<4>     |    9.076(R)|clk25_2_270deg    |   0.000|
             |    9.076(F)|clk25_2_270deg    |   0.000|
DVI_D<5>     |    9.083(R)|clk25_2_270deg    |   0.000|
             |    9.083(F)|clk25_2_270deg    |   0.000|
DVI_D<6>     |    9.129(R)|clk25_2_270deg    |   0.000|
             |    9.129(F)|clk25_2_270deg    |   0.000|
DVI_D<7>     |    9.134(R)|clk25_2_270deg    |   0.000|
             |    9.134(F)|clk25_2_270deg    |   0.000|
DVI_D<8>     |    9.078(R)|clk25_2_270deg    |   0.000|
             |    9.078(F)|clk25_2_270deg    |   0.000|
DVI_D<9>     |    9.072(R)|clk25_2_270deg    |   0.000|
             |    9.072(F)|clk25_2_270deg    |   0.000|
DVI_D<10>    |    9.150(R)|clk25_2_270deg    |   0.000|
             |    9.150(F)|clk25_2_270deg    |   0.000|
DVI_D<11>    |    9.139(R)|clk25_2_270deg    |   0.000|
             |    9.139(F)|clk25_2_270deg    |   0.000|
DVI_DE       |    9.074(R)|clk25_2_270deg    |   0.000|
DVI_H        |   11.387(R)|clk25_2           |   0.000|
DVI_V        |   11.899(R)|clk25_2           |   0.000|
I2C_SCL_video|   10.584(R)|clk25_2           |   0.000|
I2C_SDA_video|   10.589(R)|clk25_2           |   0.000|
LED_test     |   12.371(R)|clk25_2           |   0.000|
XCLK_N       |    7.940(R)|clk25_2           |   0.000|
             |    7.940(F)|clk25_2           |   0.000|
XCLK_P       |    7.940(R)|clk25_2           |   0.000|
             |    7.940(F)|clk25_2           |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock CLKIN1_N_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN1_N_IN    |    6.941|         |         |         |
CLKIN1_P_IN    |    6.941|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKIN1_P_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKIN1_N_IN    |    6.941|         |         |         |
CLKIN1_P_IN    |    6.941|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 26 14:21:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 344 MB



